Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 18 00:26:28 2025
| Host         : fo-ideapad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (16071)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: VGA/Hsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (16071)
----------------------------------
 There are 16071 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.764        0.000                      0                33114        0.050        0.000                      0                33114        3.000        0.000                       0                 16077  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         13.764        0.000                      0                33114        0.148        0.000                      0                33114       19.500        0.000                       0                 16073  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       13.767        0.000                      0                33114        0.148        0.000                      0                33114       19.500        0.000                       0                 16073  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.764        0.000                      0                33114        0.050        0.000                      0                33114  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.764        0.000                      0                33114        0.050        0.000                      0                33114  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.858ns  (logic 10.762ns (41.620%)  route 15.096ns (58.380%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.513    24.765    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.138 r  CONV_RED/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    25.138    CONV_RED/p_0_in[0]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.029    38.902    CONV_RED/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                         -25.138    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.769ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.855ns  (logic 10.762ns (41.625%)  route 15.093ns (58.375%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.510    24.762    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.135 r  CONV_RED/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    25.135    CONV_RED/p_0_in[1]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.031    38.904    CONV_RED/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -25.135    
  -------------------------------------------------------------------
                         slack                                 13.769    

Slack (MET) :             13.796ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.828ns  (logic 10.762ns (41.668%)  route 15.066ns (58.332%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.483    24.735    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.108 r  CONV_RED/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    25.108    CONV_RED/p_0_in[2]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.031    38.904    CONV_RED/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -25.108    
  -------------------------------------------------------------------
                         slack                                 13.796    

Slack (MET) :             13.798ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.827ns  (logic 10.762ns (41.670%)  route 15.065ns (58.330%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.482    24.734    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.107 r  CONV_RED/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.107    CONV_RED/p_0_in[3]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.032    38.905    CONV_RED/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -25.107    
  -------------------------------------------------------------------
                         slack                                 13.798    

Slack (MET) :             14.045ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.773ns  (logic 10.414ns (40.407%)  route 15.359ns (59.593%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.574    24.659    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    25.032 r  CONV_GREEN/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.032    CONV_GREEN/pixel_out[3]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.031    39.077    CONV_GREEN/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                         -25.032    
  -------------------------------------------------------------------
                         slack                                 14.045    

Slack (MET) :             14.143ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.673ns  (logic 10.414ns (40.564%)  route 15.259ns (59.436%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.474    24.559    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    24.932 r  CONV_GREEN/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    24.932    CONV_GREEN/pixel_out[1]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.029    39.075    CONV_GREEN/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         39.075    
                         arrival time                         -24.932    
  -------------------------------------------------------------------
                         slack                                 14.143    

Slack (MET) :             14.148ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.670ns  (logic 10.414ns (40.569%)  route 15.256ns (59.431%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.471    24.556    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    24.929 r  CONV_GREEN/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    24.929    CONV_GREEN/pixel_out[2]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.031    39.077    CONV_GREEN/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                         -24.929    
  -------------------------------------------------------------------
                         slack                                 14.148    

Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.524ns  (logic 10.414ns (40.801%)  route 15.110ns (59.199%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.645 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.325    24.410    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y172        LUT5 (Prop_lut5_I4_O)        0.373    24.783 r  CONV_GREEN/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    24.783    CONV_GREEN/pixel_out[0]_i_1_n_0
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.665    38.645    CONV_GREEN/clk_out1
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/C
                         clock pessimism              0.497    39.142    
                         clock uncertainty           -0.098    39.044    
    SLICE_X33Y172        FDCE (Setup_fdce_C_D)        0.029    39.073    CONV_GREEN/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         39.073    
                         arrival time                         -24.783    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_BLUE/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.687ns  (logic 10.605ns (42.958%)  route 14.082ns (57.042%))
  Logic Levels:           29  (CARRY4=15 LUT1=2 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.702    -0.838    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y101        FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          2.330     1.948    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X72Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.072 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.072    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.289 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.637     3.926    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.299     4.225 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          2.907     7.132    CNT_BLUE/douta[9]
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.256 r  CNT_BLUE/mult33_carry_i_2__1/O
                         net (fo=1, routed)           0.526     7.782    CONV_BLUE/blue_pixel33[1]
    SLICE_X50Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.302 r  CONV_BLUE/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.302    CNT_BLUE/mult33__7_carry_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.556 r  CNT_BLUE/mult33__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.321     8.877    CONV_BLUE/sum_carry__0_i_6__1_1[0]
    SLICE_X52Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.614     9.491 r  CONV_BLUE/mult33__7_carry/O[0]
                         net (fo=2, routed)           0.706    10.197    CNT_BLUE/sum_carry__0_0[0]
    SLICE_X50Y128        LUT2 (Prop_lut2_I0_O)        0.299    10.496 r  CNT_BLUE/sum_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.496    CONV_BLUE/sum__25_carry__0_i_4__1_3[0]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.923 r  CONV_BLUE/sum_carry__0/O[1]
                         net (fo=1, routed)           0.437    11.360    CNT_BLUE/sum__25_carry__0_1[1]
    SLICE_X51Y127        LUT2 (Prop_lut2_I1_O)        0.306    11.666 r  CNT_BLUE/sum__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    11.666    CONV_BLUE/sum__55_carry__0_i_4__1_2[1]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.246 r  CONV_BLUE/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.632    12.879    CNT_BLUE/sum__55_carry__0_0[2]
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.302    13.181 r  CNT_BLUE/sum__55_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    13.181    CONV_BLUE/sum__88_carry__0_i_4__1_1[2]
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.533 r  CONV_BLUE/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.811    14.343    CONV_BLUE/sum__55_carry__0_i_4__1[3]
    SLICE_X48Y127        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.910 r  CONV_BLUE/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.910    CONV_BLUE/sum__88_carry__0_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.132 r  CONV_BLUE/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.498    15.631    CNT_BLUE/sum__124_carry__0_0[2]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.299    15.930 r  CNT_BLUE/sum__124_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    15.930    CONV_BLUE/sum__152_carry__0_i_1__1[1]
    SLICE_X49Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.510 r  CONV_BLUE/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.722    17.232    CONV_BLUE/sum__124_carry__0_n_5
    SLICE_X51Y131        LUT2 (Prop_lut2_I1_O)        0.302    17.534 r  CONV_BLUE/sum__152_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    17.534    CONV_BLUE/sum__152_carry__1_i_3__1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.114 r  CONV_BLUE/sum__152_carry__1/O[2]
                         net (fo=3, routed)           0.572    18.686    CONV_BLUE/sum__152_carry__1_n_5
    SLICE_X53Y131        LUT2 (Prop_lut2_I1_O)        0.302    18.988 r  CONV_BLUE/sum__189_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    18.988    CONV_BLUE/sum__189_carry__1_i_2__1_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.340 r  CONV_BLUE/sum__189_carry__1/O[3]
                         net (fo=2, routed)           0.554    19.894    CONV_BLUE/C[11]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.306    20.200 r  CONV_BLUE/sum__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    20.200    CONV_BLUE/sum__226_carry__1_i_1__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.601 r  CONV_BLUE/sum__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.601    CONV_BLUE/sum__226_carry__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.823 f  CONV_BLUE/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.440    21.262    CONV_BLUE/sum__226_carry__2_n_7
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.299    21.561 r  CONV_BLUE/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    21.561    CONV_BLUE/pixel_out[3]_i_9_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.816 f  CONV_BLUE/pixel_out_reg[3]_i_3__1/O[3]
                         net (fo=5, routed)           0.659    22.475    CONV_BLUE/pixel_out_reg[3]_i_3__1_n_4
    SLICE_X52Y131        LUT1 (Prop_lut1_I0_O)        0.307    22.782 r  CONV_BLUE/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    22.782    CONV_BLUE/i__carry__0_i_1__1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.146 r  CONV_BLUE/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.330    23.476    CONV_BLUE/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y131        LUT5 (Prop_lut5_I4_O)        0.373    23.849 r  CONV_BLUE/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    23.849    CONV_BLUE/pixel_out[1]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.479    38.458    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/C
                         clock pessimism              0.560    39.018    
                         clock uncertainty           -0.098    38.920    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)        0.029    38.949    CONV_BLUE/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                         -23.849    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.106ns  (required time - arrival time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_BLUE/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.684ns  (logic 10.605ns (42.964%)  route 14.079ns (57.036%))
  Logic Levels:           29  (CARRY4=15 LUT1=2 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.702    -0.838    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y101        FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          2.330     1.948    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X72Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.072 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.072    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.289 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.637     3.926    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.299     4.225 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          2.907     7.132    CNT_BLUE/douta[9]
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.256 r  CNT_BLUE/mult33_carry_i_2__1/O
                         net (fo=1, routed)           0.526     7.782    CONV_BLUE/blue_pixel33[1]
    SLICE_X50Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.302 r  CONV_BLUE/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.302    CNT_BLUE/mult33__7_carry_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.556 r  CNT_BLUE/mult33__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.321     8.877    CONV_BLUE/sum_carry__0_i_6__1_1[0]
    SLICE_X52Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.614     9.491 r  CONV_BLUE/mult33__7_carry/O[0]
                         net (fo=2, routed)           0.706    10.197    CNT_BLUE/sum_carry__0_0[0]
    SLICE_X50Y128        LUT2 (Prop_lut2_I0_O)        0.299    10.496 r  CNT_BLUE/sum_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.496    CONV_BLUE/sum__25_carry__0_i_4__1_3[0]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.923 r  CONV_BLUE/sum_carry__0/O[1]
                         net (fo=1, routed)           0.437    11.360    CNT_BLUE/sum__25_carry__0_1[1]
    SLICE_X51Y127        LUT2 (Prop_lut2_I1_O)        0.306    11.666 r  CNT_BLUE/sum__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    11.666    CONV_BLUE/sum__55_carry__0_i_4__1_2[1]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.246 r  CONV_BLUE/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.632    12.879    CNT_BLUE/sum__55_carry__0_0[2]
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.302    13.181 r  CNT_BLUE/sum__55_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    13.181    CONV_BLUE/sum__88_carry__0_i_4__1_1[2]
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.533 r  CONV_BLUE/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.811    14.343    CONV_BLUE/sum__55_carry__0_i_4__1[3]
    SLICE_X48Y127        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.910 r  CONV_BLUE/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.910    CONV_BLUE/sum__88_carry__0_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.132 r  CONV_BLUE/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.498    15.631    CNT_BLUE/sum__124_carry__0_0[2]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.299    15.930 r  CNT_BLUE/sum__124_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    15.930    CONV_BLUE/sum__152_carry__0_i_1__1[1]
    SLICE_X49Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.510 r  CONV_BLUE/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.722    17.232    CONV_BLUE/sum__124_carry__0_n_5
    SLICE_X51Y131        LUT2 (Prop_lut2_I1_O)        0.302    17.534 r  CONV_BLUE/sum__152_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    17.534    CONV_BLUE/sum__152_carry__1_i_3__1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.114 r  CONV_BLUE/sum__152_carry__1/O[2]
                         net (fo=3, routed)           0.572    18.686    CONV_BLUE/sum__152_carry__1_n_5
    SLICE_X53Y131        LUT2 (Prop_lut2_I1_O)        0.302    18.988 r  CONV_BLUE/sum__189_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    18.988    CONV_BLUE/sum__189_carry__1_i_2__1_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.340 r  CONV_BLUE/sum__189_carry__1/O[3]
                         net (fo=2, routed)           0.554    19.894    CONV_BLUE/C[11]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.306    20.200 r  CONV_BLUE/sum__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    20.200    CONV_BLUE/sum__226_carry__1_i_1__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.601 r  CONV_BLUE/sum__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.601    CONV_BLUE/sum__226_carry__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.823 f  CONV_BLUE/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.440    21.262    CONV_BLUE/sum__226_carry__2_n_7
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.299    21.561 r  CONV_BLUE/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    21.561    CONV_BLUE/pixel_out[3]_i_9_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.816 f  CONV_BLUE/pixel_out_reg[3]_i_3__1/O[3]
                         net (fo=5, routed)           0.659    22.475    CONV_BLUE/pixel_out_reg[3]_i_3__1_n_4
    SLICE_X52Y131        LUT1 (Prop_lut1_I0_O)        0.307    22.782 r  CONV_BLUE/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    22.782    CONV_BLUE/i__carry__0_i_1__1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.146 r  CONV_BLUE/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.327    23.473    CONV_BLUE/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y131        LUT5 (Prop_lut5_I4_O)        0.373    23.846 r  CONV_BLUE/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    23.846    CONV_BLUE/pixel_out[0]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.479    38.458    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/C
                         clock pessimism              0.560    39.018    
                         clock uncertainty           -0.098    38.920    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)        0.031    38.951    CONV_BLUE/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.951    
                         arrival time                         -23.846    
  -------------------------------------------------------------------
                         slack                                 15.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.086%)  route 0.360ns (60.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.567    -0.597    VGA/clk_out1
    SLICE_X28Y149        FDCE                                         r  VGA/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  VGA/hcnt_reg[6]/Q
                         net (fo=8, routed)           0.225    -0.231    VGA/hcnt[6]
    SLICE_X29Y150        LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  VGA/hcnt[0]_i_2/O
                         net (fo=1, routed)           0.135    -0.051    VGA/hcnt[0]_i_2_n_0
    SLICE_X29Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  VGA/hcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    VGA/hcnt_0[0]
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[0]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X29Y150        FDCE (Hold_fdce_C_D)         0.091    -0.154    VGA/hcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.154%)  route 0.129ns (47.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.560    -0.604    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.334    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X67Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.830    -0.843    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.070    -0.498    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.602%)  route 0.085ns (31.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 f  VGA/hcnt_reg[8]/Q
                         net (fo=7, routed)           0.085    -0.289    VGA/hcnt[8]
    SLICE_X29Y150        LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  VGA/hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    VGA/hcnt_0[5]
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/C
                         clock pessimism              0.247    -0.502    
    SLICE_X29Y150        FDCE (Hold_fdce_C_D)         0.092    -0.410    VGA/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CNT_BLUE/buffer1_reg[212][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CNT_BLUE/data_buf1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.269ns (82.743%)  route 0.056ns (17.257%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.554    -0.610    CNT_BLUE/CLK
    SLICE_X55Y136        FDRE                                         r  CNT_BLUE/buffer1_reg[212][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CNT_BLUE/buffer1_reg[212][5]/Q
                         net (fo=1, routed)           0.056    -0.413    CNT_BLUE/buffer1_reg[212]_215[5]
    SLICE_X54Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  CNT_BLUE/data_buf1[5]_i_7__1/O
                         net (fo=1, routed)           0.000    -0.368    CNT_BLUE/data_buf1[5]_i_7__1_n_0
    SLICE_X54Y136        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.304 r  CNT_BLUE/data_buf1_reg[5]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.304    CNT_BLUE/data_buf1_reg[5]_i_3__1_n_0
    SLICE_X54Y136        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.285 r  CNT_BLUE/data_buf1_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.285    CNT_BLUE/data_buf1_reg[5]_i_1__1_n_0
    SLICE_X54Y136        FDCE                                         r  CNT_BLUE/data_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.822    -0.850    CNT_BLUE/CLK
    SLICE_X54Y136        FDCE                                         r  CNT_BLUE/data_buf1_reg[5]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.134    -0.463    CNT_BLUE/data_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.407%)  route 0.103ns (35.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  VGA/hcnt_reg[5]/Q
                         net (fo=8, routed)           0.103    -0.271    VGA/hcnt[5]
    SLICE_X28Y150        LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  VGA/hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA/hcnt_0[8]
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/C
                         clock pessimism              0.247    -0.502    
    SLICE_X28Y150        FDCE (Hold_fdce_C_D)         0.092    -0.410    VGA/hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.085%)  route 0.248ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y105        FDCE                                         r  CNT_BLUE/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  CNT_BLUE/address_reg[9]/Q
                         net (fo=39, routed)          0.248    -0.227    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.415    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.400%)  route 0.358ns (68.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.642    -0.522    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y150        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=35, routed)          0.358     0.001    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X60Y154        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.917    -0.756    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y154        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.500    -0.256    
    SLICE_X60Y154        FDRE (Hold_fdre_C_D)         0.063    -0.193    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.689%)  route 0.304ns (68.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y104        FDCE                                         r  CNT_BLUE/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CNT_BLUE/address_reg[1]/Q
                         net (fo=39, routed)          0.304    -0.157    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.362    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CNT_BLUE/buffer2_reg[213][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CNT_BLUE/data_buf2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.270ns (83.345%)  route 0.054ns (16.655%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.553    -0.611    CNT_BLUE/CLK
    SLICE_X48Y118        FDRE                                         r  CNT_BLUE/buffer2_reg[213][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  CNT_BLUE/buffer2_reg[213][1]/Q
                         net (fo=1, routed)           0.054    -0.416    CNT_BLUE/buffer2_reg[213]_0[1]
    SLICE_X49Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.371 r  CNT_BLUE/data_buf2[1]_i_7__1/O
                         net (fo=1, routed)           0.000    -0.371    CNT_BLUE/data_buf2[1]_i_7__1_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.306 r  CNT_BLUE/data_buf2_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.306    CNT_BLUE/data_buf2_reg[1]_i_3__1_n_0
    SLICE_X49Y118        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.287 r  CNT_BLUE/data_buf2_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    CNT_BLUE/data_buf2_reg[1]_i_1__1_n_0
    SLICE_X49Y118        FDCE                                         r  CNT_BLUE/data_buf2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.822    -0.851    CNT_BLUE/CLK
    SLICE_X49Y118        FDCE                                         r  CNT_BLUE/data_buf2_reg[1]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X49Y118        FDCE (Hold_fdce_C_D)         0.105    -0.493    CNT_BLUE/data_buf2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.450%)  route 0.307ns (68.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y104        FDCE                                         r  CNT_BLUE/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CNT_BLUE/address_reg[6]/Q
                         net (fo=39, routed)          0.307    -0.154    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.362    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y17     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y21     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y22     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y22     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y23     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y24     MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y25     MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y24     MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y25     MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y119    CNT_BLUE/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y119    CNT_BLUE/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y118    CNT_BLUE/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y118    CNT_BLUE/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y121    CNT_BLUE/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y121    CNT_BLUE/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    CNT_BLUE/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    CNT_BLUE/address_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    CNT_BLUE/address_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    CNT_BLUE/address_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y119    CNT_BLUE/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y119    CNT_BLUE/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y118    CNT_BLUE/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y118    CNT_BLUE/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y121    CNT_BLUE/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y121    CNT_BLUE/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    CNT_BLUE/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    CNT_BLUE/address_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    CNT_BLUE/address_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    CNT_BLUE/address_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK_GEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.767ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.858ns  (logic 10.762ns (41.620%)  route 15.096ns (58.380%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.513    24.765    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.138 r  CONV_RED/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    25.138    CONV_RED/p_0_in[0]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.094    38.876    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.029    38.905    CONV_RED/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -25.138    
  -------------------------------------------------------------------
                         slack                                 13.767    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.855ns  (logic 10.762ns (41.625%)  route 15.093ns (58.375%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.510    24.762    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.135 r  CONV_RED/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    25.135    CONV_RED/p_0_in[1]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.094    38.876    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.031    38.907    CONV_RED/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -25.135    
  -------------------------------------------------------------------
                         slack                                 13.772    

Slack (MET) :             13.799ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.828ns  (logic 10.762ns (41.668%)  route 15.066ns (58.332%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.483    24.735    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.108 r  CONV_RED/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    25.108    CONV_RED/p_0_in[2]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.094    38.876    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.031    38.907    CONV_RED/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -25.108    
  -------------------------------------------------------------------
                         slack                                 13.799    

Slack (MET) :             13.801ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.827ns  (logic 10.762ns (41.670%)  route 15.065ns (58.330%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.482    24.734    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.107 r  CONV_RED/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.107    CONV_RED/p_0_in[3]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.094    38.876    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.032    38.908    CONV_RED/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.107    
  -------------------------------------------------------------------
                         slack                                 13.801    

Slack (MET) :             14.049ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.773ns  (logic 10.414ns (40.407%)  route 15.359ns (59.593%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.574    24.659    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    25.032 r  CONV_GREEN/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.032    CONV_GREEN/pixel_out[3]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.094    39.050    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.031    39.081    CONV_GREEN/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                         -25.032    
  -------------------------------------------------------------------
                         slack                                 14.049    

Slack (MET) :             14.146ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.673ns  (logic 10.414ns (40.564%)  route 15.259ns (59.436%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.474    24.559    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    24.932 r  CONV_GREEN/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    24.932    CONV_GREEN/pixel_out[1]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.094    39.050    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.029    39.079    CONV_GREEN/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         39.079    
                         arrival time                         -24.932    
  -------------------------------------------------------------------
                         slack                                 14.146    

Slack (MET) :             14.151ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.670ns  (logic 10.414ns (40.569%)  route 15.256ns (59.431%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.471    24.556    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    24.929 r  CONV_GREEN/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    24.929    CONV_GREEN/pixel_out[2]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.094    39.050    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.031    39.081    CONV_GREEN/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                         -24.929    
  -------------------------------------------------------------------
                         slack                                 14.151    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.524ns  (logic 10.414ns (40.801%)  route 15.110ns (59.199%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.645 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.325    24.410    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y172        LUT5 (Prop_lut5_I4_O)        0.373    24.783 r  CONV_GREEN/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    24.783    CONV_GREEN/pixel_out[0]_i_1_n_0
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.665    38.645    CONV_GREEN/clk_out1
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/C
                         clock pessimism              0.497    39.142    
                         clock uncertainty           -0.094    39.048    
    SLICE_X33Y172        FDCE (Setup_fdce_C_D)        0.029    39.077    CONV_GREEN/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                         -24.783    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             15.104ns  (required time - arrival time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_BLUE/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.687ns  (logic 10.605ns (42.958%)  route 14.082ns (57.042%))
  Logic Levels:           29  (CARRY4=15 LUT1=2 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.702    -0.838    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y101        FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          2.330     1.948    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X72Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.072 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.072    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.289 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.637     3.926    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.299     4.225 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          2.907     7.132    CNT_BLUE/douta[9]
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.256 r  CNT_BLUE/mult33_carry_i_2__1/O
                         net (fo=1, routed)           0.526     7.782    CONV_BLUE/blue_pixel33[1]
    SLICE_X50Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.302 r  CONV_BLUE/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.302    CNT_BLUE/mult33__7_carry_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.556 r  CNT_BLUE/mult33__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.321     8.877    CONV_BLUE/sum_carry__0_i_6__1_1[0]
    SLICE_X52Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.614     9.491 r  CONV_BLUE/mult33__7_carry/O[0]
                         net (fo=2, routed)           0.706    10.197    CNT_BLUE/sum_carry__0_0[0]
    SLICE_X50Y128        LUT2 (Prop_lut2_I0_O)        0.299    10.496 r  CNT_BLUE/sum_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.496    CONV_BLUE/sum__25_carry__0_i_4__1_3[0]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.923 r  CONV_BLUE/sum_carry__0/O[1]
                         net (fo=1, routed)           0.437    11.360    CNT_BLUE/sum__25_carry__0_1[1]
    SLICE_X51Y127        LUT2 (Prop_lut2_I1_O)        0.306    11.666 r  CNT_BLUE/sum__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    11.666    CONV_BLUE/sum__55_carry__0_i_4__1_2[1]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.246 r  CONV_BLUE/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.632    12.879    CNT_BLUE/sum__55_carry__0_0[2]
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.302    13.181 r  CNT_BLUE/sum__55_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    13.181    CONV_BLUE/sum__88_carry__0_i_4__1_1[2]
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.533 r  CONV_BLUE/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.811    14.343    CONV_BLUE/sum__55_carry__0_i_4__1[3]
    SLICE_X48Y127        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.910 r  CONV_BLUE/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.910    CONV_BLUE/sum__88_carry__0_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.132 r  CONV_BLUE/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.498    15.631    CNT_BLUE/sum__124_carry__0_0[2]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.299    15.930 r  CNT_BLUE/sum__124_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    15.930    CONV_BLUE/sum__152_carry__0_i_1__1[1]
    SLICE_X49Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.510 r  CONV_BLUE/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.722    17.232    CONV_BLUE/sum__124_carry__0_n_5
    SLICE_X51Y131        LUT2 (Prop_lut2_I1_O)        0.302    17.534 r  CONV_BLUE/sum__152_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    17.534    CONV_BLUE/sum__152_carry__1_i_3__1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.114 r  CONV_BLUE/sum__152_carry__1/O[2]
                         net (fo=3, routed)           0.572    18.686    CONV_BLUE/sum__152_carry__1_n_5
    SLICE_X53Y131        LUT2 (Prop_lut2_I1_O)        0.302    18.988 r  CONV_BLUE/sum__189_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    18.988    CONV_BLUE/sum__189_carry__1_i_2__1_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.340 r  CONV_BLUE/sum__189_carry__1/O[3]
                         net (fo=2, routed)           0.554    19.894    CONV_BLUE/C[11]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.306    20.200 r  CONV_BLUE/sum__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    20.200    CONV_BLUE/sum__226_carry__1_i_1__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.601 r  CONV_BLUE/sum__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.601    CONV_BLUE/sum__226_carry__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.823 f  CONV_BLUE/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.440    21.262    CONV_BLUE/sum__226_carry__2_n_7
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.299    21.561 r  CONV_BLUE/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    21.561    CONV_BLUE/pixel_out[3]_i_9_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.816 f  CONV_BLUE/pixel_out_reg[3]_i_3__1/O[3]
                         net (fo=5, routed)           0.659    22.475    CONV_BLUE/pixel_out_reg[3]_i_3__1_n_4
    SLICE_X52Y131        LUT1 (Prop_lut1_I0_O)        0.307    22.782 r  CONV_BLUE/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    22.782    CONV_BLUE/i__carry__0_i_1__1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.146 r  CONV_BLUE/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.330    23.476    CONV_BLUE/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y131        LUT5 (Prop_lut5_I4_O)        0.373    23.849 r  CONV_BLUE/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    23.849    CONV_BLUE/pixel_out[1]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.479    38.458    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/C
                         clock pessimism              0.560    39.018    
                         clock uncertainty           -0.094    38.923    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)        0.029    38.952    CONV_BLUE/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.952    
                         arrival time                         -23.849    
  -------------------------------------------------------------------
                         slack                                 15.104    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_BLUE/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.684ns  (logic 10.605ns (42.964%)  route 14.079ns (57.036%))
  Logic Levels:           29  (CARRY4=15 LUT1=2 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.702    -0.838    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y101        FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          2.330     1.948    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X72Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.072 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.072    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.289 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.637     3.926    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.299     4.225 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          2.907     7.132    CNT_BLUE/douta[9]
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.256 r  CNT_BLUE/mult33_carry_i_2__1/O
                         net (fo=1, routed)           0.526     7.782    CONV_BLUE/blue_pixel33[1]
    SLICE_X50Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.302 r  CONV_BLUE/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.302    CNT_BLUE/mult33__7_carry_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.556 r  CNT_BLUE/mult33__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.321     8.877    CONV_BLUE/sum_carry__0_i_6__1_1[0]
    SLICE_X52Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.614     9.491 r  CONV_BLUE/mult33__7_carry/O[0]
                         net (fo=2, routed)           0.706    10.197    CNT_BLUE/sum_carry__0_0[0]
    SLICE_X50Y128        LUT2 (Prop_lut2_I0_O)        0.299    10.496 r  CNT_BLUE/sum_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.496    CONV_BLUE/sum__25_carry__0_i_4__1_3[0]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.923 r  CONV_BLUE/sum_carry__0/O[1]
                         net (fo=1, routed)           0.437    11.360    CNT_BLUE/sum__25_carry__0_1[1]
    SLICE_X51Y127        LUT2 (Prop_lut2_I1_O)        0.306    11.666 r  CNT_BLUE/sum__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    11.666    CONV_BLUE/sum__55_carry__0_i_4__1_2[1]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.246 r  CONV_BLUE/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.632    12.879    CNT_BLUE/sum__55_carry__0_0[2]
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.302    13.181 r  CNT_BLUE/sum__55_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    13.181    CONV_BLUE/sum__88_carry__0_i_4__1_1[2]
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.533 r  CONV_BLUE/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.811    14.343    CONV_BLUE/sum__55_carry__0_i_4__1[3]
    SLICE_X48Y127        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.910 r  CONV_BLUE/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.910    CONV_BLUE/sum__88_carry__0_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.132 r  CONV_BLUE/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.498    15.631    CNT_BLUE/sum__124_carry__0_0[2]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.299    15.930 r  CNT_BLUE/sum__124_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    15.930    CONV_BLUE/sum__152_carry__0_i_1__1[1]
    SLICE_X49Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.510 r  CONV_BLUE/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.722    17.232    CONV_BLUE/sum__124_carry__0_n_5
    SLICE_X51Y131        LUT2 (Prop_lut2_I1_O)        0.302    17.534 r  CONV_BLUE/sum__152_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    17.534    CONV_BLUE/sum__152_carry__1_i_3__1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.114 r  CONV_BLUE/sum__152_carry__1/O[2]
                         net (fo=3, routed)           0.572    18.686    CONV_BLUE/sum__152_carry__1_n_5
    SLICE_X53Y131        LUT2 (Prop_lut2_I1_O)        0.302    18.988 r  CONV_BLUE/sum__189_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    18.988    CONV_BLUE/sum__189_carry__1_i_2__1_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.340 r  CONV_BLUE/sum__189_carry__1/O[3]
                         net (fo=2, routed)           0.554    19.894    CONV_BLUE/C[11]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.306    20.200 r  CONV_BLUE/sum__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    20.200    CONV_BLUE/sum__226_carry__1_i_1__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.601 r  CONV_BLUE/sum__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.601    CONV_BLUE/sum__226_carry__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.823 f  CONV_BLUE/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.440    21.262    CONV_BLUE/sum__226_carry__2_n_7
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.299    21.561 r  CONV_BLUE/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    21.561    CONV_BLUE/pixel_out[3]_i_9_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.816 f  CONV_BLUE/pixel_out_reg[3]_i_3__1/O[3]
                         net (fo=5, routed)           0.659    22.475    CONV_BLUE/pixel_out_reg[3]_i_3__1_n_4
    SLICE_X52Y131        LUT1 (Prop_lut1_I0_O)        0.307    22.782 r  CONV_BLUE/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    22.782    CONV_BLUE/i__carry__0_i_1__1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.146 r  CONV_BLUE/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.327    23.473    CONV_BLUE/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y131        LUT5 (Prop_lut5_I4_O)        0.373    23.846 r  CONV_BLUE/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    23.846    CONV_BLUE/pixel_out[0]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.479    38.458    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/C
                         clock pessimism              0.560    39.018    
                         clock uncertainty           -0.094    38.923    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)        0.031    38.954    CONV_BLUE/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.954    
                         arrival time                         -23.846    
  -------------------------------------------------------------------
                         slack                                 15.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.086%)  route 0.360ns (60.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.567    -0.597    VGA/clk_out1
    SLICE_X28Y149        FDCE                                         r  VGA/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  VGA/hcnt_reg[6]/Q
                         net (fo=8, routed)           0.225    -0.231    VGA/hcnt[6]
    SLICE_X29Y150        LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  VGA/hcnt[0]_i_2/O
                         net (fo=1, routed)           0.135    -0.051    VGA/hcnt[0]_i_2_n_0
    SLICE_X29Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  VGA/hcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    VGA/hcnt_0[0]
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[0]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X29Y150        FDCE (Hold_fdce_C_D)         0.091    -0.154    VGA/hcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.154%)  route 0.129ns (47.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.560    -0.604    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.334    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X67Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.830    -0.843    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.070    -0.498    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.602%)  route 0.085ns (31.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 f  VGA/hcnt_reg[8]/Q
                         net (fo=7, routed)           0.085    -0.289    VGA/hcnt[8]
    SLICE_X29Y150        LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  VGA/hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    VGA/hcnt_0[5]
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/C
                         clock pessimism              0.247    -0.502    
    SLICE_X29Y150        FDCE (Hold_fdce_C_D)         0.092    -0.410    VGA/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CNT_BLUE/buffer1_reg[212][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CNT_BLUE/data_buf1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.269ns (82.743%)  route 0.056ns (17.257%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.554    -0.610    CNT_BLUE/CLK
    SLICE_X55Y136        FDRE                                         r  CNT_BLUE/buffer1_reg[212][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CNT_BLUE/buffer1_reg[212][5]/Q
                         net (fo=1, routed)           0.056    -0.413    CNT_BLUE/buffer1_reg[212]_215[5]
    SLICE_X54Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  CNT_BLUE/data_buf1[5]_i_7__1/O
                         net (fo=1, routed)           0.000    -0.368    CNT_BLUE/data_buf1[5]_i_7__1_n_0
    SLICE_X54Y136        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.304 r  CNT_BLUE/data_buf1_reg[5]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.304    CNT_BLUE/data_buf1_reg[5]_i_3__1_n_0
    SLICE_X54Y136        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.285 r  CNT_BLUE/data_buf1_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.285    CNT_BLUE/data_buf1_reg[5]_i_1__1_n_0
    SLICE_X54Y136        FDCE                                         r  CNT_BLUE/data_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.822    -0.850    CNT_BLUE/CLK
    SLICE_X54Y136        FDCE                                         r  CNT_BLUE/data_buf1_reg[5]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.134    -0.463    CNT_BLUE/data_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.407%)  route 0.103ns (35.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  VGA/hcnt_reg[5]/Q
                         net (fo=8, routed)           0.103    -0.271    VGA/hcnt[5]
    SLICE_X28Y150        LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  VGA/hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA/hcnt_0[8]
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/C
                         clock pessimism              0.247    -0.502    
    SLICE_X28Y150        FDCE (Hold_fdce_C_D)         0.092    -0.410    VGA/hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.085%)  route 0.248ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y105        FDCE                                         r  CNT_BLUE/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  CNT_BLUE/address_reg[9]/Q
                         net (fo=39, routed)          0.248    -0.227    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.415    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.400%)  route 0.358ns (68.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.642    -0.522    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y150        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=35, routed)          0.358     0.001    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X60Y154        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.917    -0.756    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y154        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.500    -0.256    
    SLICE_X60Y154        FDRE (Hold_fdre_C_D)         0.063    -0.193    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.689%)  route 0.304ns (68.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y104        FDCE                                         r  CNT_BLUE/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CNT_BLUE/address_reg[1]/Q
                         net (fo=39, routed)          0.304    -0.157    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.362    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CNT_BLUE/buffer2_reg[213][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CNT_BLUE/data_buf2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.270ns (83.345%)  route 0.054ns (16.655%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.553    -0.611    CNT_BLUE/CLK
    SLICE_X48Y118        FDRE                                         r  CNT_BLUE/buffer2_reg[213][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  CNT_BLUE/buffer2_reg[213][1]/Q
                         net (fo=1, routed)           0.054    -0.416    CNT_BLUE/buffer2_reg[213]_0[1]
    SLICE_X49Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.371 r  CNT_BLUE/data_buf2[1]_i_7__1/O
                         net (fo=1, routed)           0.000    -0.371    CNT_BLUE/data_buf2[1]_i_7__1_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.306 r  CNT_BLUE/data_buf2_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.306    CNT_BLUE/data_buf2_reg[1]_i_3__1_n_0
    SLICE_X49Y118        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.287 r  CNT_BLUE/data_buf2_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    CNT_BLUE/data_buf2_reg[1]_i_1__1_n_0
    SLICE_X49Y118        FDCE                                         r  CNT_BLUE/data_buf2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.822    -0.851    CNT_BLUE/CLK
    SLICE_X49Y118        FDCE                                         r  CNT_BLUE/data_buf2_reg[1]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X49Y118        FDCE (Hold_fdce_C_D)         0.105    -0.493    CNT_BLUE/data_buf2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.450%)  route 0.307ns (68.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y104        FDCE                                         r  CNT_BLUE/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CNT_BLUE/address_reg[6]/Q
                         net (fo=39, routed)          0.307    -0.154    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.362    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y17     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y21     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y22     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y22     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y23     MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y24     MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y25     MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y24     MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y25     MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y119    CNT_BLUE/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y119    CNT_BLUE/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y118    CNT_BLUE/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y118    CNT_BLUE/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y121    CNT_BLUE/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y121    CNT_BLUE/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    CNT_BLUE/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    CNT_BLUE/address_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    CNT_BLUE/address_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    CNT_BLUE/address_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y119    CNT_BLUE/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y119    CNT_BLUE/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y118    CNT_BLUE/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y118    CNT_BLUE/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y121    CNT_BLUE/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y121    CNT_BLUE/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    CNT_BLUE/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    CNT_BLUE/address_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    CNT_BLUE/address_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    CNT_BLUE/address_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK_GEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.858ns  (logic 10.762ns (41.620%)  route 15.096ns (58.380%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.513    24.765    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.138 r  CONV_RED/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    25.138    CONV_RED/p_0_in[0]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.029    38.902    CONV_RED/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                         -25.138    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.769ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.855ns  (logic 10.762ns (41.625%)  route 15.093ns (58.375%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.510    24.762    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.135 r  CONV_RED/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    25.135    CONV_RED/p_0_in[1]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.031    38.904    CONV_RED/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -25.135    
  -------------------------------------------------------------------
                         slack                                 13.769    

Slack (MET) :             13.796ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.828ns  (logic 10.762ns (41.668%)  route 15.066ns (58.332%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.483    24.735    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.108 r  CONV_RED/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    25.108    CONV_RED/p_0_in[2]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.031    38.904    CONV_RED/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -25.108    
  -------------------------------------------------------------------
                         slack                                 13.796    

Slack (MET) :             13.798ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.827ns  (logic 10.762ns (41.670%)  route 15.065ns (58.330%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.482    24.734    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.107 r  CONV_RED/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.107    CONV_RED/p_0_in[3]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.032    38.905    CONV_RED/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -25.107    
  -------------------------------------------------------------------
                         slack                                 13.798    

Slack (MET) :             14.045ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.773ns  (logic 10.414ns (40.407%)  route 15.359ns (59.593%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.574    24.659    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    25.032 r  CONV_GREEN/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.032    CONV_GREEN/pixel_out[3]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.031    39.077    CONV_GREEN/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                         -25.032    
  -------------------------------------------------------------------
                         slack                                 14.045    

Slack (MET) :             14.143ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.673ns  (logic 10.414ns (40.564%)  route 15.259ns (59.436%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.474    24.559    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    24.932 r  CONV_GREEN/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    24.932    CONV_GREEN/pixel_out[1]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.029    39.075    CONV_GREEN/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         39.075    
                         arrival time                         -24.932    
  -------------------------------------------------------------------
                         slack                                 14.143    

Slack (MET) :             14.148ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.670ns  (logic 10.414ns (40.569%)  route 15.256ns (59.431%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.471    24.556    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    24.929 r  CONV_GREEN/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    24.929    CONV_GREEN/pixel_out[2]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.031    39.077    CONV_GREEN/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                         -24.929    
  -------------------------------------------------------------------
                         slack                                 14.148    

Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.524ns  (logic 10.414ns (40.801%)  route 15.110ns (59.199%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.645 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.325    24.410    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y172        LUT5 (Prop_lut5_I4_O)        0.373    24.783 r  CONV_GREEN/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    24.783    CONV_GREEN/pixel_out[0]_i_1_n_0
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.665    38.645    CONV_GREEN/clk_out1
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/C
                         clock pessimism              0.497    39.142    
                         clock uncertainty           -0.098    39.044    
    SLICE_X33Y172        FDCE (Setup_fdce_C_D)        0.029    39.073    CONV_GREEN/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         39.073    
                         arrival time                         -24.783    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_BLUE/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.687ns  (logic 10.605ns (42.958%)  route 14.082ns (57.042%))
  Logic Levels:           29  (CARRY4=15 LUT1=2 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.702    -0.838    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y101        FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          2.330     1.948    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X72Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.072 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.072    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.289 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.637     3.926    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.299     4.225 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          2.907     7.132    CNT_BLUE/douta[9]
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.256 r  CNT_BLUE/mult33_carry_i_2__1/O
                         net (fo=1, routed)           0.526     7.782    CONV_BLUE/blue_pixel33[1]
    SLICE_X50Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.302 r  CONV_BLUE/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.302    CNT_BLUE/mult33__7_carry_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.556 r  CNT_BLUE/mult33__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.321     8.877    CONV_BLUE/sum_carry__0_i_6__1_1[0]
    SLICE_X52Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.614     9.491 r  CONV_BLUE/mult33__7_carry/O[0]
                         net (fo=2, routed)           0.706    10.197    CNT_BLUE/sum_carry__0_0[0]
    SLICE_X50Y128        LUT2 (Prop_lut2_I0_O)        0.299    10.496 r  CNT_BLUE/sum_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.496    CONV_BLUE/sum__25_carry__0_i_4__1_3[0]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.923 r  CONV_BLUE/sum_carry__0/O[1]
                         net (fo=1, routed)           0.437    11.360    CNT_BLUE/sum__25_carry__0_1[1]
    SLICE_X51Y127        LUT2 (Prop_lut2_I1_O)        0.306    11.666 r  CNT_BLUE/sum__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    11.666    CONV_BLUE/sum__55_carry__0_i_4__1_2[1]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.246 r  CONV_BLUE/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.632    12.879    CNT_BLUE/sum__55_carry__0_0[2]
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.302    13.181 r  CNT_BLUE/sum__55_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    13.181    CONV_BLUE/sum__88_carry__0_i_4__1_1[2]
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.533 r  CONV_BLUE/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.811    14.343    CONV_BLUE/sum__55_carry__0_i_4__1[3]
    SLICE_X48Y127        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.910 r  CONV_BLUE/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.910    CONV_BLUE/sum__88_carry__0_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.132 r  CONV_BLUE/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.498    15.631    CNT_BLUE/sum__124_carry__0_0[2]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.299    15.930 r  CNT_BLUE/sum__124_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    15.930    CONV_BLUE/sum__152_carry__0_i_1__1[1]
    SLICE_X49Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.510 r  CONV_BLUE/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.722    17.232    CONV_BLUE/sum__124_carry__0_n_5
    SLICE_X51Y131        LUT2 (Prop_lut2_I1_O)        0.302    17.534 r  CONV_BLUE/sum__152_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    17.534    CONV_BLUE/sum__152_carry__1_i_3__1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.114 r  CONV_BLUE/sum__152_carry__1/O[2]
                         net (fo=3, routed)           0.572    18.686    CONV_BLUE/sum__152_carry__1_n_5
    SLICE_X53Y131        LUT2 (Prop_lut2_I1_O)        0.302    18.988 r  CONV_BLUE/sum__189_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    18.988    CONV_BLUE/sum__189_carry__1_i_2__1_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.340 r  CONV_BLUE/sum__189_carry__1/O[3]
                         net (fo=2, routed)           0.554    19.894    CONV_BLUE/C[11]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.306    20.200 r  CONV_BLUE/sum__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    20.200    CONV_BLUE/sum__226_carry__1_i_1__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.601 r  CONV_BLUE/sum__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.601    CONV_BLUE/sum__226_carry__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.823 f  CONV_BLUE/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.440    21.262    CONV_BLUE/sum__226_carry__2_n_7
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.299    21.561 r  CONV_BLUE/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    21.561    CONV_BLUE/pixel_out[3]_i_9_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.816 f  CONV_BLUE/pixel_out_reg[3]_i_3__1/O[3]
                         net (fo=5, routed)           0.659    22.475    CONV_BLUE/pixel_out_reg[3]_i_3__1_n_4
    SLICE_X52Y131        LUT1 (Prop_lut1_I0_O)        0.307    22.782 r  CONV_BLUE/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    22.782    CONV_BLUE/i__carry__0_i_1__1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.146 r  CONV_BLUE/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.330    23.476    CONV_BLUE/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y131        LUT5 (Prop_lut5_I4_O)        0.373    23.849 r  CONV_BLUE/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    23.849    CONV_BLUE/pixel_out[1]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.479    38.458    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/C
                         clock pessimism              0.560    39.018    
                         clock uncertainty           -0.098    38.920    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)        0.029    38.949    CONV_BLUE/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                         -23.849    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.106ns  (required time - arrival time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_BLUE/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.684ns  (logic 10.605ns (42.964%)  route 14.079ns (57.036%))
  Logic Levels:           29  (CARRY4=15 LUT1=2 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.702    -0.838    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y101        FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          2.330     1.948    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X72Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.072 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.072    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.289 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.637     3.926    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.299     4.225 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          2.907     7.132    CNT_BLUE/douta[9]
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.256 r  CNT_BLUE/mult33_carry_i_2__1/O
                         net (fo=1, routed)           0.526     7.782    CONV_BLUE/blue_pixel33[1]
    SLICE_X50Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.302 r  CONV_BLUE/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.302    CNT_BLUE/mult33__7_carry_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.556 r  CNT_BLUE/mult33__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.321     8.877    CONV_BLUE/sum_carry__0_i_6__1_1[0]
    SLICE_X52Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.614     9.491 r  CONV_BLUE/mult33__7_carry/O[0]
                         net (fo=2, routed)           0.706    10.197    CNT_BLUE/sum_carry__0_0[0]
    SLICE_X50Y128        LUT2 (Prop_lut2_I0_O)        0.299    10.496 r  CNT_BLUE/sum_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.496    CONV_BLUE/sum__25_carry__0_i_4__1_3[0]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.923 r  CONV_BLUE/sum_carry__0/O[1]
                         net (fo=1, routed)           0.437    11.360    CNT_BLUE/sum__25_carry__0_1[1]
    SLICE_X51Y127        LUT2 (Prop_lut2_I1_O)        0.306    11.666 r  CNT_BLUE/sum__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    11.666    CONV_BLUE/sum__55_carry__0_i_4__1_2[1]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.246 r  CONV_BLUE/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.632    12.879    CNT_BLUE/sum__55_carry__0_0[2]
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.302    13.181 r  CNT_BLUE/sum__55_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    13.181    CONV_BLUE/sum__88_carry__0_i_4__1_1[2]
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.533 r  CONV_BLUE/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.811    14.343    CONV_BLUE/sum__55_carry__0_i_4__1[3]
    SLICE_X48Y127        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.910 r  CONV_BLUE/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.910    CONV_BLUE/sum__88_carry__0_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.132 r  CONV_BLUE/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.498    15.631    CNT_BLUE/sum__124_carry__0_0[2]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.299    15.930 r  CNT_BLUE/sum__124_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    15.930    CONV_BLUE/sum__152_carry__0_i_1__1[1]
    SLICE_X49Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.510 r  CONV_BLUE/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.722    17.232    CONV_BLUE/sum__124_carry__0_n_5
    SLICE_X51Y131        LUT2 (Prop_lut2_I1_O)        0.302    17.534 r  CONV_BLUE/sum__152_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    17.534    CONV_BLUE/sum__152_carry__1_i_3__1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.114 r  CONV_BLUE/sum__152_carry__1/O[2]
                         net (fo=3, routed)           0.572    18.686    CONV_BLUE/sum__152_carry__1_n_5
    SLICE_X53Y131        LUT2 (Prop_lut2_I1_O)        0.302    18.988 r  CONV_BLUE/sum__189_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    18.988    CONV_BLUE/sum__189_carry__1_i_2__1_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.340 r  CONV_BLUE/sum__189_carry__1/O[3]
                         net (fo=2, routed)           0.554    19.894    CONV_BLUE/C[11]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.306    20.200 r  CONV_BLUE/sum__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    20.200    CONV_BLUE/sum__226_carry__1_i_1__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.601 r  CONV_BLUE/sum__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.601    CONV_BLUE/sum__226_carry__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.823 f  CONV_BLUE/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.440    21.262    CONV_BLUE/sum__226_carry__2_n_7
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.299    21.561 r  CONV_BLUE/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    21.561    CONV_BLUE/pixel_out[3]_i_9_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.816 f  CONV_BLUE/pixel_out_reg[3]_i_3__1/O[3]
                         net (fo=5, routed)           0.659    22.475    CONV_BLUE/pixel_out_reg[3]_i_3__1_n_4
    SLICE_X52Y131        LUT1 (Prop_lut1_I0_O)        0.307    22.782 r  CONV_BLUE/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    22.782    CONV_BLUE/i__carry__0_i_1__1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.146 r  CONV_BLUE/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.327    23.473    CONV_BLUE/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y131        LUT5 (Prop_lut5_I4_O)        0.373    23.846 r  CONV_BLUE/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    23.846    CONV_BLUE/pixel_out[0]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.479    38.458    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/C
                         clock pessimism              0.560    39.018    
                         clock uncertainty           -0.098    38.920    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)        0.031    38.951    CONV_BLUE/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.951    
                         arrival time                         -23.846    
  -------------------------------------------------------------------
                         slack                                 15.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.086%)  route 0.360ns (60.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.567    -0.597    VGA/clk_out1
    SLICE_X28Y149        FDCE                                         r  VGA/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  VGA/hcnt_reg[6]/Q
                         net (fo=8, routed)           0.225    -0.231    VGA/hcnt[6]
    SLICE_X29Y150        LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  VGA/hcnt[0]_i_2/O
                         net (fo=1, routed)           0.135    -0.051    VGA/hcnt[0]_i_2_n_0
    SLICE_X29Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  VGA/hcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    VGA/hcnt_0[0]
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[0]/C
                         clock pessimism              0.504    -0.245    
                         clock uncertainty            0.098    -0.147    
    SLICE_X29Y150        FDCE (Hold_fdce_C_D)         0.091    -0.056    VGA/hcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.154%)  route 0.129ns (47.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.560    -0.604    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.334    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X67Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.830    -0.843    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.070    -0.401    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.602%)  route 0.085ns (31.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 f  VGA/hcnt_reg[8]/Q
                         net (fo=7, routed)           0.085    -0.289    VGA/hcnt[8]
    SLICE_X29Y150        LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  VGA/hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    VGA/hcnt_0[5]
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/C
                         clock pessimism              0.247    -0.502    
                         clock uncertainty            0.098    -0.404    
    SLICE_X29Y150        FDCE (Hold_fdce_C_D)         0.092    -0.312    VGA/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CNT_BLUE/buffer1_reg[212][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CNT_BLUE/data_buf1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.269ns (82.743%)  route 0.056ns (17.257%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.554    -0.610    CNT_BLUE/CLK
    SLICE_X55Y136        FDRE                                         r  CNT_BLUE/buffer1_reg[212][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CNT_BLUE/buffer1_reg[212][5]/Q
                         net (fo=1, routed)           0.056    -0.413    CNT_BLUE/buffer1_reg[212]_215[5]
    SLICE_X54Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  CNT_BLUE/data_buf1[5]_i_7__1/O
                         net (fo=1, routed)           0.000    -0.368    CNT_BLUE/data_buf1[5]_i_7__1_n_0
    SLICE_X54Y136        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.304 r  CNT_BLUE/data_buf1_reg[5]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.304    CNT_BLUE/data_buf1_reg[5]_i_3__1_n_0
    SLICE_X54Y136        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.285 r  CNT_BLUE/data_buf1_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.285    CNT_BLUE/data_buf1_reg[5]_i_1__1_n_0
    SLICE_X54Y136        FDCE                                         r  CNT_BLUE/data_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.822    -0.850    CNT_BLUE/CLK
    SLICE_X54Y136        FDCE                                         r  CNT_BLUE/data_buf1_reg[5]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.134    -0.366    CNT_BLUE/data_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.407%)  route 0.103ns (35.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  VGA/hcnt_reg[5]/Q
                         net (fo=8, routed)           0.103    -0.271    VGA/hcnt[5]
    SLICE_X28Y150        LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  VGA/hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA/hcnt_0[8]
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/C
                         clock pessimism              0.247    -0.502    
                         clock uncertainty            0.098    -0.404    
    SLICE_X28Y150        FDCE (Hold_fdce_C_D)         0.092    -0.312    VGA/hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.085%)  route 0.248ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y105        FDCE                                         r  CNT_BLUE/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  CNT_BLUE/address_reg[9]/Q
                         net (fo=39, routed)          0.248    -0.227    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.447    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.317    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.400%)  route 0.358ns (68.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.642    -0.522    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y150        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=35, routed)          0.358     0.001    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X60Y154        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.917    -0.756    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y154        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.500    -0.256    
                         clock uncertainty            0.098    -0.158    
    SLICE_X60Y154        FDRE (Hold_fdre_C_D)         0.063    -0.095    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.689%)  route 0.304ns (68.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y104        FDCE                                         r  CNT_BLUE/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CNT_BLUE/address_reg[1]/Q
                         net (fo=39, routed)          0.304    -0.157    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.447    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.264    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CNT_BLUE/buffer2_reg[213][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CNT_BLUE/data_buf2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.270ns (83.345%)  route 0.054ns (16.655%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.553    -0.611    CNT_BLUE/CLK
    SLICE_X48Y118        FDRE                                         r  CNT_BLUE/buffer2_reg[213][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  CNT_BLUE/buffer2_reg[213][1]/Q
                         net (fo=1, routed)           0.054    -0.416    CNT_BLUE/buffer2_reg[213]_0[1]
    SLICE_X49Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.371 r  CNT_BLUE/data_buf2[1]_i_7__1/O
                         net (fo=1, routed)           0.000    -0.371    CNT_BLUE/data_buf2[1]_i_7__1_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.306 r  CNT_BLUE/data_buf2_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.306    CNT_BLUE/data_buf2_reg[1]_i_3__1_n_0
    SLICE_X49Y118        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.287 r  CNT_BLUE/data_buf2_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    CNT_BLUE/data_buf2_reg[1]_i_1__1_n_0
    SLICE_X49Y118        FDCE                                         r  CNT_BLUE/data_buf2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.822    -0.851    CNT_BLUE/CLK
    SLICE_X49Y118        FDCE                                         r  CNT_BLUE/data_buf2_reg[1]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X49Y118        FDCE (Hold_fdce_C_D)         0.105    -0.396    CNT_BLUE/data_buf2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.450%)  route 0.307ns (68.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y104        FDCE                                         r  CNT_BLUE/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CNT_BLUE/address_reg[6]/Q
                         net (fo=39, routed)          0.307    -0.154    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.447    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.264    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.858ns  (logic 10.762ns (41.620%)  route 15.096ns (58.380%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.513    24.765    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.138 r  CONV_RED/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    25.138    CONV_RED/p_0_in[0]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.029    38.902    CONV_RED/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                         -25.138    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.769ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.855ns  (logic 10.762ns (41.625%)  route 15.093ns (58.375%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.510    24.762    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.135 r  CONV_RED/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    25.135    CONV_RED/p_0_in[1]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.031    38.904    CONV_RED/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -25.135    
  -------------------------------------------------------------------
                         slack                                 13.769    

Slack (MET) :             13.796ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.828ns  (logic 10.762ns (41.668%)  route 15.066ns (58.332%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.483    24.735    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.108 r  CONV_RED/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    25.108    CONV_RED/p_0_in[2]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.031    38.904    CONV_RED/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -25.108    
  -------------------------------------------------------------------
                         slack                                 13.796    

Slack (MET) :             13.798ns  (required time - arrival time)
  Source:                 MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_RED/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.827ns  (logic 10.762ns (41.670%)  route 15.065ns (58.330%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.820    -0.720    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y46         FDRE                                         r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.911     3.709    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X63Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.833 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.833    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X63Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.071 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.852     5.923    MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.298     6.221 r  MEM_RED/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          1.783     8.004    CNT_RED/douta[9]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  CNT_RED/mult33_carry_i_2/O
                         net (fo=1, routed)           0.323     8.451    CONV_RED/red_pixel33[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.971 r  CONV_RED/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    CNT_RED/mult33__7_carry_0[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.225 r  CNT_RED/mult33__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.624     9.849    CONV_RED/sum_carry__0_i_6_0[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.794    10.643 r  CONV_RED/mult33__7_carry/O[1]
                         net (fo=2, routed)           0.462    11.105    CNT_RED/mult33[5]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.411 r  CNT_RED/sum_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.411    CONV_RED/sum__25_carry__0_i_4_2[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.991 r  CONV_RED/sum_carry__0/O[2]
                         net (fo=2, routed)           0.501    12.492    CNT_RED/sum__25_carry__0_0[2]
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.302    12.794 r  CNT_RED/sum__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.794    CONV_RED/sum__55_carry__0_i_4_1[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.042 r  CONV_RED/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.793    13.834    CONV_RED/sum__25_carry__0_i_4[2]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.450 r  CONV_RED/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.641    15.091    CONV_RED/sum__55_carry__0_i_4[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    15.669 r  CONV_RED/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.669    CONV_RED/sum__88_carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.888 r  CONV_RED/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.518    16.406    CNT_RED/sum__124_carry__0_0[2]
    SLICE_X41Y74         LUT2 (Prop_lut2_I0_O)        0.295    16.701 r  CNT_RED/sum__124_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.701    CONV_RED/sum__152_carry__0_i_1[1]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.281 r  CONV_RED/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.801    18.082    CONV_RED/sum__124_carry__0_n_5
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.302    18.384 r  CONV_RED/sum__152_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.384    CONV_RED/sum__152_carry__1_i_3_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.611 r  CONV_RED/sum__152_carry__1/O[1]
                         net (fo=3, routed)           0.567    19.179    CONV_RED/sum__152_carry__1_n_6
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.303    19.482 r  CONV_RED/sum__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    19.482    CONV_RED/sum__189_carry__1_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.709 r  CONV_RED/sum__189_carry__1/O[1]
                         net (fo=3, routed)           0.623    20.332    CONV_RED/C[9]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.303    20.635 r  CONV_RED/sum__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    20.635    CONV_RED/sum__226_carry__1_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.213 f  CONV_RED/sum__226_carry__1/O[2]
                         net (fo=1, routed)           0.553    21.766    CONV_RED/sum[10]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.301    22.067 r  CONV_RED/pixel_out[3]_i_11/O
                         net (fo=1, routed)           0.000    22.067    CONV_RED/pixel_out[3]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.647 f  CONV_RED/pixel_out_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.632    23.278    CONV_RED/pixel_out_reg[3]_i_3_n_5
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.302    23.580 r  CONV_RED/i__carry_i_5/O
                         net (fo=1, routed)           0.000    23.580    CONV_RED/i__carry_i_5_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.981 r  CONV_RED/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.981    CONV_RED/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.252 r  CONV_RED/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.482    24.734    CONV_RED/pixel_out10_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.373    25.107 r  CONV_RED/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.107    CONV_RED/p_0_in[3]
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.503    38.483    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/C
                         clock pessimism              0.487    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X49Y81         FDCE (Setup_fdce_C_D)        0.032    38.905    CONV_RED/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -25.107    
  -------------------------------------------------------------------
                         slack                                 13.798    

Slack (MET) :             14.045ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.773ns  (logic 10.414ns (40.407%)  route 15.359ns (59.593%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.574    24.659    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    25.032 r  CONV_GREEN/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.032    CONV_GREEN/pixel_out[3]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.031    39.077    CONV_GREEN/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                         -25.032    
  -------------------------------------------------------------------
                         slack                                 14.045    

Slack (MET) :             14.143ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.673ns  (logic 10.414ns (40.564%)  route 15.259ns (59.436%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.474    24.559    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    24.932 r  CONV_GREEN/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    24.932    CONV_GREEN/pixel_out[1]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.029    39.075    CONV_GREEN/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         39.075    
                         arrival time                         -24.932    
  -------------------------------------------------------------------
                         slack                                 14.143    

Slack (MET) :             14.148ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.670ns  (logic 10.414ns (40.569%)  route 15.256ns (59.431%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.647 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.471    24.556    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y171        LUT5 (Prop_lut5_I4_O)        0.373    24.929 r  CONV_GREEN/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    24.929    CONV_GREEN/pixel_out[2]_i_1_n_0
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.667    38.647    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/C
                         clock pessimism              0.497    39.144    
                         clock uncertainty           -0.098    39.046    
    SLICE_X33Y171        FDCE (Setup_fdce_C_D)        0.031    39.077    CONV_GREEN/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                         -24.929    
  -------------------------------------------------------------------
                         slack                                 14.148    

Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_GREEN/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.524ns  (logic 10.414ns (40.801%)  route 15.110ns (59.199%))
  Logic Levels:           30  (CARRY4=16 LUT1=3 LUT2=6 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.645 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.799    -0.741    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y155        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.223 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          3.528     3.306    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y111         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.675     5.319    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.297     5.616 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          2.169     7.785    CNT_GREEN/douta[5]
    SLICE_X30Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CNT_GREEN/mult33_carry_i_2__0/O
                         net (fo=1, routed)           0.542     8.451    CONV_GREEN/green_pixel33[1]
    SLICE_X29Y179        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.958 r  CONV_GREEN/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.958    CNT_GREEN/mult33__7_carry_0[0]
    SLICE_X29Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.229 r  CNT_GREEN/mult33__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.783    10.012    CONV_GREEN/sum_carry__0_i_6__0_1[0]
    SLICE_X23Y177        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.909    10.921 f  CONV_GREEN/mult33__7_carry/CO[2]
                         net (fo=6, routed)           0.578    11.500    CNT_GREEN/sum_carry__0_2[0]
    SLICE_X25Y177        LUT1 (Prop_lut1_I0_O)        0.309    11.809 r  CNT_GREEN/sum_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    11.809    CONV_GREEN/sum__25_carry__0_i_4__0_2[0]
    SLICE_X25Y177        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.210 r  CONV_GREEN/sum_carry__0/O[3]
                         net (fo=2, routed)           0.635    12.844    CONV_GREEN/sum_carry__0_i_6__0[3]
    SLICE_X26Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.411 r  CONV_GREEN/sum__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.411    CONV_GREEN/sum__25_carry__0_n_0
    SLICE_X26Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.633 r  CONV_GREEN/sum__25_carry__1/O[0]
                         net (fo=3, routed)           0.672    14.305    CNT_GREEN/sum__55_carry__1_0[1]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.299    14.604 r  CNT_GREEN/sum__55_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    14.604    CONV_GREEN/sum__88_carry__1_i_3__0[0]
    SLICE_X27Y178        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.851 r  CONV_GREEN/sum__55_carry__1/O[0]
                         net (fo=3, routed)           0.748    15.599    CNT_GREEN/sum__88_carry__1_0[1]
    SLICE_X30Y178        LUT2 (Prop_lut2_I0_O)        0.299    15.898 r  CNT_GREEN/sum__88_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    15.898    CONV_GREEN/sum__124_carry__0_i_2__0[1]
    SLICE_X30Y178        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.476 r  CONV_GREEN/sum__88_carry__1/O[2]
                         net (fo=3, routed)           0.471    16.947    CNT_GREEN/sum__124_carry__1_0[0]
    SLICE_X32Y177        LUT2 (Prop_lut2_I1_O)        0.301    17.248 r  CNT_GREEN/sum__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.248    CONV_GREEN/sum__152_carry__0_i_1__0[3]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.649 r  CONV_GREEN/sum__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.649    CONV_GREEN/sum__124_carry__0_n_0
    SLICE_X32Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.871 r  CONV_GREEN/sum__124_carry__1/O[0]
                         net (fo=2, routed)           0.558    18.429    CONV_GREEN/sum__124_carry__1_i_2__0[0]
    SLICE_X31Y177        LUT2 (Prop_lut2_I1_O)        0.299    18.728 r  CONV_GREEN/sum__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    18.728    CONV_GREEN/sum__152_carry__1_i_1__0_n_0
    SLICE_X31Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.129 r  CONV_GREEN/sum__152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    CONV_GREEN/sum__152_carry__1_n_0
    SLICE_X31Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.351 r  CONV_GREEN/sum__152_carry__2/O[0]
                         net (fo=1, routed)           0.770    20.121    CONV_GREEN/sum__152_carry__2_n_7
    SLICE_X31Y174        LUT2 (Prop_lut2_I1_O)        0.299    20.420 r  CONV_GREEN/sum__189_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    20.420    CONV_GREEN/sum__189_carry__2_i_1__0_n_0
    SLICE_X31Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.667 r  CONV_GREEN/sum__189_carry__2/O[0]
                         net (fo=1, routed)           0.474    21.140    CONV_GREEN/C[12]
    SLICE_X29Y175        LUT2 (Prop_lut2_I1_O)        0.299    21.439 r  CONV_GREEN/sum__226_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    21.439    CONV_GREEN/sum__226_carry__2_i_1__0_n_0
    SLICE_X29Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.686 f  CONV_GREEN/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.489    22.175    CONV_GREEN/sum__226_carry__2_n_7
    SLICE_X32Y174        LUT1 (Prop_lut1_I0_O)        0.299    22.474 r  CONV_GREEN/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    22.474    CONV_GREEN/pixel_out[3]_i_9_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.722 f  CONV_GREEN/pixel_out_reg[3]_i_3__0/O[3]
                         net (fo=5, routed)           0.693    23.415    CONV_GREEN/pixel_out_reg[3]_i_3__0_n_4
    SLICE_X33Y174        LUT1 (Prop_lut1_I0_O)        0.306    23.721 r  CONV_GREEN/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    23.721    CONV_GREEN/i__carry__0_i_1__0_n_0
    SLICE_X33Y174        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    24.085 r  CONV_GREEN/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.325    24.410    CONV_GREEN/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X33Y172        LUT5 (Prop_lut5_I4_O)        0.373    24.783 r  CONV_GREEN/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    24.783    CONV_GREEN/pixel_out[0]_i_1_n_0
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.665    38.645    CONV_GREEN/clk_out1
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/C
                         clock pessimism              0.497    39.142    
                         clock uncertainty           -0.098    39.044    
    SLICE_X33Y172        FDCE (Setup_fdce_C_D)        0.029    39.073    CONV_GREEN/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         39.073    
                         arrival time                         -24.783    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_BLUE/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.687ns  (logic 10.605ns (42.958%)  route 14.082ns (57.042%))
  Logic Levels:           29  (CARRY4=15 LUT1=2 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.702    -0.838    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y101        FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          2.330     1.948    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X72Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.072 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.072    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.289 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.637     3.926    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.299     4.225 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          2.907     7.132    CNT_BLUE/douta[9]
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.256 r  CNT_BLUE/mult33_carry_i_2__1/O
                         net (fo=1, routed)           0.526     7.782    CONV_BLUE/blue_pixel33[1]
    SLICE_X50Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.302 r  CONV_BLUE/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.302    CNT_BLUE/mult33__7_carry_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.556 r  CNT_BLUE/mult33__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.321     8.877    CONV_BLUE/sum_carry__0_i_6__1_1[0]
    SLICE_X52Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.614     9.491 r  CONV_BLUE/mult33__7_carry/O[0]
                         net (fo=2, routed)           0.706    10.197    CNT_BLUE/sum_carry__0_0[0]
    SLICE_X50Y128        LUT2 (Prop_lut2_I0_O)        0.299    10.496 r  CNT_BLUE/sum_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.496    CONV_BLUE/sum__25_carry__0_i_4__1_3[0]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.923 r  CONV_BLUE/sum_carry__0/O[1]
                         net (fo=1, routed)           0.437    11.360    CNT_BLUE/sum__25_carry__0_1[1]
    SLICE_X51Y127        LUT2 (Prop_lut2_I1_O)        0.306    11.666 r  CNT_BLUE/sum__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    11.666    CONV_BLUE/sum__55_carry__0_i_4__1_2[1]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.246 r  CONV_BLUE/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.632    12.879    CNT_BLUE/sum__55_carry__0_0[2]
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.302    13.181 r  CNT_BLUE/sum__55_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    13.181    CONV_BLUE/sum__88_carry__0_i_4__1_1[2]
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.533 r  CONV_BLUE/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.811    14.343    CONV_BLUE/sum__55_carry__0_i_4__1[3]
    SLICE_X48Y127        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.910 r  CONV_BLUE/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.910    CONV_BLUE/sum__88_carry__0_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.132 r  CONV_BLUE/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.498    15.631    CNT_BLUE/sum__124_carry__0_0[2]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.299    15.930 r  CNT_BLUE/sum__124_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    15.930    CONV_BLUE/sum__152_carry__0_i_1__1[1]
    SLICE_X49Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.510 r  CONV_BLUE/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.722    17.232    CONV_BLUE/sum__124_carry__0_n_5
    SLICE_X51Y131        LUT2 (Prop_lut2_I1_O)        0.302    17.534 r  CONV_BLUE/sum__152_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    17.534    CONV_BLUE/sum__152_carry__1_i_3__1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.114 r  CONV_BLUE/sum__152_carry__1/O[2]
                         net (fo=3, routed)           0.572    18.686    CONV_BLUE/sum__152_carry__1_n_5
    SLICE_X53Y131        LUT2 (Prop_lut2_I1_O)        0.302    18.988 r  CONV_BLUE/sum__189_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    18.988    CONV_BLUE/sum__189_carry__1_i_2__1_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.340 r  CONV_BLUE/sum__189_carry__1/O[3]
                         net (fo=2, routed)           0.554    19.894    CONV_BLUE/C[11]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.306    20.200 r  CONV_BLUE/sum__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    20.200    CONV_BLUE/sum__226_carry__1_i_1__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.601 r  CONV_BLUE/sum__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.601    CONV_BLUE/sum__226_carry__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.823 f  CONV_BLUE/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.440    21.262    CONV_BLUE/sum__226_carry__2_n_7
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.299    21.561 r  CONV_BLUE/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    21.561    CONV_BLUE/pixel_out[3]_i_9_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.816 f  CONV_BLUE/pixel_out_reg[3]_i_3__1/O[3]
                         net (fo=5, routed)           0.659    22.475    CONV_BLUE/pixel_out_reg[3]_i_3__1_n_4
    SLICE_X52Y131        LUT1 (Prop_lut1_I0_O)        0.307    22.782 r  CONV_BLUE/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    22.782    CONV_BLUE/i__carry__0_i_1__1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.146 r  CONV_BLUE/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.330    23.476    CONV_BLUE/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y131        LUT5 (Prop_lut5_I4_O)        0.373    23.849 r  CONV_BLUE/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    23.849    CONV_BLUE/pixel_out[1]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.479    38.458    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/C
                         clock pessimism              0.560    39.018    
                         clock uncertainty           -0.098    38.920    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)        0.029    38.949    CONV_BLUE/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                         -23.849    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.106ns  (required time - arrival time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CONV_BLUE/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.684ns  (logic 10.605ns (42.964%)  route 14.079ns (57.036%))
  Logic Levels:           29  (CARRY4=15 LUT1=2 LUT2=7 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.702    -0.838    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X75Y101        FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=65, routed)          2.330     1.948    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X72Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.072 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.072    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.289 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.637     3.926    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.299     4.225 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=13, routed)          2.907     7.132    CNT_BLUE/douta[9]
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.256 r  CNT_BLUE/mult33_carry_i_2__1/O
                         net (fo=1, routed)           0.526     7.782    CONV_BLUE/blue_pixel33[1]
    SLICE_X50Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.302 r  CONV_BLUE/mult33_carry/CO[3]
                         net (fo=1, routed)           0.000     8.302    CNT_BLUE/mult33__7_carry_0[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.556 r  CNT_BLUE/mult33__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.321     8.877    CONV_BLUE/sum_carry__0_i_6__1_1[0]
    SLICE_X52Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.614     9.491 r  CONV_BLUE/mult33__7_carry/O[0]
                         net (fo=2, routed)           0.706    10.197    CNT_BLUE/sum_carry__0_0[0]
    SLICE_X50Y128        LUT2 (Prop_lut2_I0_O)        0.299    10.496 r  CNT_BLUE/sum_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.496    CONV_BLUE/sum__25_carry__0_i_4__1_3[0]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.923 r  CONV_BLUE/sum_carry__0/O[1]
                         net (fo=1, routed)           0.437    11.360    CNT_BLUE/sum__25_carry__0_1[1]
    SLICE_X51Y127        LUT2 (Prop_lut2_I1_O)        0.306    11.666 r  CNT_BLUE/sum__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    11.666    CONV_BLUE/sum__55_carry__0_i_4__1_2[1]
    SLICE_X51Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.246 r  CONV_BLUE/sum__25_carry__0/O[2]
                         net (fo=2, routed)           0.632    12.879    CNT_BLUE/sum__55_carry__0_0[2]
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.302    13.181 r  CNT_BLUE/sum__55_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    13.181    CONV_BLUE/sum__88_carry__0_i_4__1_1[2]
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.533 r  CONV_BLUE/sum__55_carry__0/O[3]
                         net (fo=2, routed)           0.811    14.343    CONV_BLUE/sum__55_carry__0_i_4__1[3]
    SLICE_X48Y127        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    14.910 r  CONV_BLUE/sum__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.910    CONV_BLUE/sum__88_carry__0_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.132 r  CONV_BLUE/sum__88_carry__1/O[0]
                         net (fo=3, routed)           0.498    15.631    CNT_BLUE/sum__124_carry__0_0[2]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.299    15.930 r  CNT_BLUE/sum__124_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    15.930    CONV_BLUE/sum__152_carry__0_i_1__1[1]
    SLICE_X49Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.510 r  CONV_BLUE/sum__124_carry__0/O[2]
                         net (fo=3, routed)           0.722    17.232    CONV_BLUE/sum__124_carry__0_n_5
    SLICE_X51Y131        LUT2 (Prop_lut2_I1_O)        0.302    17.534 r  CONV_BLUE/sum__152_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    17.534    CONV_BLUE/sum__152_carry__1_i_3__1_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.114 r  CONV_BLUE/sum__152_carry__1/O[2]
                         net (fo=3, routed)           0.572    18.686    CONV_BLUE/sum__152_carry__1_n_5
    SLICE_X53Y131        LUT2 (Prop_lut2_I1_O)        0.302    18.988 r  CONV_BLUE/sum__189_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    18.988    CONV_BLUE/sum__189_carry__1_i_2__1_n_0
    SLICE_X53Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.340 r  CONV_BLUE/sum__189_carry__1/O[3]
                         net (fo=2, routed)           0.554    19.894    CONV_BLUE/C[11]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.306    20.200 r  CONV_BLUE/sum__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    20.200    CONV_BLUE/sum__226_carry__1_i_1__1_n_0
    SLICE_X55Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.601 r  CONV_BLUE/sum__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.601    CONV_BLUE/sum__226_carry__1_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.823 f  CONV_BLUE/sum__226_carry__2/O[0]
                         net (fo=1, routed)           0.440    21.262    CONV_BLUE/sum__226_carry__2_n_7
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.299    21.561 r  CONV_BLUE/pixel_out[3]_i_9/O
                         net (fo=1, routed)           0.000    21.561    CONV_BLUE/pixel_out[3]_i_9_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.816 f  CONV_BLUE/pixel_out_reg[3]_i_3__1/O[3]
                         net (fo=5, routed)           0.659    22.475    CONV_BLUE/pixel_out_reg[3]_i_3__1_n_4
    SLICE_X52Y131        LUT1 (Prop_lut1_I0_O)        0.307    22.782 r  CONV_BLUE/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    22.782    CONV_BLUE/i__carry__0_i_1__1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    23.146 r  CONV_BLUE/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.327    23.473    CONV_BLUE/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y131        LUT5 (Prop_lut5_I4_O)        0.373    23.846 r  CONV_BLUE/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    23.846    CONV_BLUE/pixel_out[0]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.479    38.458    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/C
                         clock pessimism              0.560    39.018    
                         clock uncertainty           -0.098    38.920    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)        0.031    38.951    CONV_BLUE/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.951    
                         arrival time                         -23.846    
  -------------------------------------------------------------------
                         slack                                 15.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.086%)  route 0.360ns (60.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.567    -0.597    VGA/clk_out1
    SLICE_X28Y149        FDCE                                         r  VGA/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  VGA/hcnt_reg[6]/Q
                         net (fo=8, routed)           0.225    -0.231    VGA/hcnt[6]
    SLICE_X29Y150        LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  VGA/hcnt[0]_i_2/O
                         net (fo=1, routed)           0.135    -0.051    VGA/hcnt[0]_i_2_n_0
    SLICE_X29Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  VGA/hcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    VGA/hcnt_0[0]
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[0]/C
                         clock pessimism              0.504    -0.245    
                         clock uncertainty            0.098    -0.147    
    SLICE_X29Y150        FDCE (Hold_fdce_C_D)         0.091    -0.056    VGA/hcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.154%)  route 0.129ns (47.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.560    -0.604    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.334    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X67Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.830    -0.843    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X67Y80         FDRE                                         r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.070    -0.401    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.602%)  route 0.085ns (31.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 f  VGA/hcnt_reg[8]/Q
                         net (fo=7, routed)           0.085    -0.289    VGA/hcnt[8]
    SLICE_X29Y150        LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  VGA/hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    VGA/hcnt_0[5]
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/C
                         clock pessimism              0.247    -0.502    
                         clock uncertainty            0.098    -0.404    
    SLICE_X29Y150        FDCE (Hold_fdce_C_D)         0.092    -0.312    VGA/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CNT_BLUE/buffer1_reg[212][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CNT_BLUE/data_buf1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.269ns (82.743%)  route 0.056ns (17.257%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.554    -0.610    CNT_BLUE/CLK
    SLICE_X55Y136        FDRE                                         r  CNT_BLUE/buffer1_reg[212][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CNT_BLUE/buffer1_reg[212][5]/Q
                         net (fo=1, routed)           0.056    -0.413    CNT_BLUE/buffer1_reg[212]_215[5]
    SLICE_X54Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  CNT_BLUE/data_buf1[5]_i_7__1/O
                         net (fo=1, routed)           0.000    -0.368    CNT_BLUE/data_buf1[5]_i_7__1_n_0
    SLICE_X54Y136        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.304 r  CNT_BLUE/data_buf1_reg[5]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.304    CNT_BLUE/data_buf1_reg[5]_i_3__1_n_0
    SLICE_X54Y136        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.285 r  CNT_BLUE/data_buf1_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.285    CNT_BLUE/data_buf1_reg[5]_i_1__1_n_0
    SLICE_X54Y136        FDCE                                         r  CNT_BLUE/data_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.822    -0.850    CNT_BLUE/CLK
    SLICE_X54Y136        FDCE                                         r  CNT_BLUE/data_buf1_reg[5]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.134    -0.366    CNT_BLUE/data_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 VGA/hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.407%)  route 0.103ns (35.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X29Y150        FDCE                                         r  VGA/hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  VGA/hcnt_reg[5]/Q
                         net (fo=8, routed)           0.103    -0.271    VGA/hcnt[5]
    SLICE_X28Y150        LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  VGA/hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA/hcnt_0[8]
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.924    -0.749    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/hcnt_reg[8]/C
                         clock pessimism              0.247    -0.502    
                         clock uncertainty            0.098    -0.404    
    SLICE_X28Y150        FDCE (Hold_fdce_C_D)         0.092    -0.312    VGA/hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.085%)  route 0.248ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y105        FDCE                                         r  CNT_BLUE/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  CNT_BLUE/address_reg[9]/Q
                         net (fo=39, routed)          0.248    -0.227    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.447    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.317    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.400%)  route 0.358ns (68.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.642    -0.522    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y150        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=35, routed)          0.358     0.001    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X60Y154        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.917    -0.756    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y154        FDRE                                         r  MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.500    -0.256    
                         clock uncertainty            0.098    -0.158    
    SLICE_X60Y154        FDRE (Hold_fdre_C_D)         0.063    -0.095    MEM_GREEN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.689%)  route 0.304ns (68.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y104        FDCE                                         r  CNT_BLUE/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CNT_BLUE/address_reg[1]/Q
                         net (fo=39, routed)          0.304    -0.157    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.447    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.264    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CNT_BLUE/buffer2_reg[213][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CNT_BLUE/data_buf2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.270ns (83.345%)  route 0.054ns (16.655%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.553    -0.611    CNT_BLUE/CLK
    SLICE_X48Y118        FDRE                                         r  CNT_BLUE/buffer2_reg[213][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  CNT_BLUE/buffer2_reg[213][1]/Q
                         net (fo=1, routed)           0.054    -0.416    CNT_BLUE/buffer2_reg[213]_0[1]
    SLICE_X49Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.371 r  CNT_BLUE/data_buf2[1]_i_7__1/O
                         net (fo=1, routed)           0.000    -0.371    CNT_BLUE/data_buf2[1]_i_7__1_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.306 r  CNT_BLUE/data_buf2_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.306    CNT_BLUE/data_buf2_reg[1]_i_3__1_n_0
    SLICE_X49Y118        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.287 r  CNT_BLUE/data_buf2_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    CNT_BLUE/data_buf2_reg[1]_i_1__1_n_0
    SLICE_X49Y118        FDCE                                         r  CNT_BLUE/data_buf2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.822    -0.851    CNT_BLUE/CLK
    SLICE_X49Y118        FDCE                                         r  CNT_BLUE/data_buf2_reg[1]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X49Y118        FDCE (Hold_fdce_C_D)         0.105    -0.396    CNT_BLUE/data_buf2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CNT_BLUE/address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.450%)  route 0.307ns (68.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.562    -0.602    CNT_BLUE/CLK
    SLICE_X63Y104        FDCE                                         r  CNT_BLUE/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  CNT_BLUE/address_reg[6]/Q
                         net (fo=39, routed)          0.307    -0.154    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.874    -0.799    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.447    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.264    MEM_BLUE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.110    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Vsync_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.254ns  (logic 1.477ns (9.084%)  route 14.778ns (90.916%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.778    16.254    VGA/rst_IBUF
    SLICE_X16Y150        FDCE                                         f  VGA/Vsync_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.250ns  (logic 1.477ns (9.087%)  route 14.773ns (90.913%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.773    16.250    VGA/rst_IBUF
    SLICE_X17Y150        FDCE                                         f  VGA/vcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.250ns  (logic 1.477ns (9.087%)  route 14.773ns (90.913%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.773    16.250    VGA/rst_IBUF
    SLICE_X17Y150        FDCE                                         f  VGA/vcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.250ns  (logic 1.477ns (9.087%)  route 14.773ns (90.913%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.773    16.250    VGA/rst_IBUF
    SLICE_X17Y150        FDCE                                         f  VGA/vcnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.966ns  (logic 1.477ns (9.248%)  route 14.489ns (90.752%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.489    15.966    VGA/rst_IBUF
    SLICE_X18Y150        FDCE                                         f  VGA/vcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.966ns  (logic 1.477ns (9.248%)  route 14.489ns (90.752%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.489    15.966    VGA/rst_IBUF
    SLICE_X18Y150        FDCE                                         f  VGA/vcnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.961ns  (logic 1.477ns (9.251%)  route 14.485ns (90.749%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.485    15.961    VGA/rst_IBUF
    SLICE_X19Y150        FDCE                                         f  VGA/vcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.961ns  (logic 1.477ns (9.251%)  route 14.485ns (90.749%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.485    15.961    VGA/rst_IBUF
    SLICE_X19Y150        FDCE                                         f  VGA/vcnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.961ns  (logic 1.477ns (9.251%)  route 14.485ns (90.749%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.485    15.961    VGA/rst_IBUF
    SLICE_X19Y150        FDCE                                         f  VGA/vcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/vcnt_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.961ns  (logic 1.477ns (9.251%)  route 14.485ns (90.749%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        14.485    15.961    VGA/rst_IBUF
    SLICE_X19Y150        FDCE                                         f  VGA/vcnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.191ns (61.207%)  route 0.121ns (38.793%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDCE                         0.000     0.000 r  VGA/vcnt_reg[3]/C
    SLICE_X18Y150        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.121     0.267    VGA/vcnt[3]
    SLICE_X19Y150        LUT6 (Prop_lut6_I3_O)        0.045     0.312 r  VGA/vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.312    VGA/vcnt_1[5]
    SLICE_X19Y150        FDCE                                         r  VGA/vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.191ns (54.582%)  route 0.159ns (45.418%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDCE                         0.000     0.000 r  VGA/vcnt_reg[4]/C
    SLICE_X18Y150        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/vcnt_reg[4]/Q
                         net (fo=9, routed)           0.159     0.305    VGA/vcnt[4]
    SLICE_X19Y150        LUT4 (Prop_lut4_I1_O)        0.045     0.350 r  VGA/vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.350    VGA/vcnt_1[6]
    SLICE_X19Y150        FDCE                                         r  VGA/vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.191ns (54.582%)  route 0.159ns (45.418%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDCE                         0.000     0.000 r  VGA/vcnt_reg[4]/C
    SLICE_X18Y150        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/vcnt_reg[4]/Q
                         net (fo=9, routed)           0.159     0.305    VGA/vcnt[4]
    SLICE_X19Y150        LUT5 (Prop_lut5_I2_O)        0.045     0.350 r  VGA/vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.350    VGA/vcnt_1[7]
    SLICE_X19Y150        FDCE                                         r  VGA/vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.191ns (52.558%)  route 0.172ns (47.442%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/vcnt_reg[0]/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.172     0.318    VGA/vcnt[0]
    SLICE_X17Y150        LUT5 (Prop_lut5_I3_O)        0.045     0.363 r  VGA/vcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    VGA/vcnt_1[1]
    SLICE_X17Y150        FDCE                                         r  VGA/vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.195ns (53.075%)  route 0.172ns (46.925%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/vcnt_reg[0]/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.172     0.318    VGA/vcnt[0]
    SLICE_X17Y150        LUT5 (Prop_lut5_I4_O)        0.049     0.367 r  VGA/vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    VGA/vcnt_1[2]
    SLICE_X17Y150        FDCE                                         r  VGA/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.188ns (48.832%)  route 0.197ns (51.168%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/vcnt_reg[0]/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 f  VGA/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.197     0.343    VGA/vcnt[0]
    SLICE_X18Y151        LUT1 (Prop_lut1_I0_O)        0.042     0.385 r  VGA/vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.385    VGA/vcnt_1[0]
    SLICE_X18Y151        FDCE                                         r  VGA/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.231ns (59.679%)  route 0.156ns (40.321%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDCE                         0.000     0.000 r  VGA/vcnt_reg[7]/C
    SLICE_X19Y150        FDCE (Prop_fdce_C_Q)         0.133     0.133 r  VGA/vcnt_reg[7]/Q
                         net (fo=6, routed)           0.156     0.289    VGA/vcnt[7]
    SLICE_X19Y150        LUT6 (Prop_lut6_I4_O)        0.098     0.387 r  VGA/vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.387    VGA/vcnt_1[8]
    SLICE_X19Y150        FDCE                                         r  VGA/vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.188ns (47.478%)  route 0.208ns (52.522%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDCE                         0.000     0.000 r  VGA/vcnt_reg[3]/C
    SLICE_X18Y150        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.208     0.354    VGA/vcnt[3]
    SLICE_X18Y150        LUT5 (Prop_lut5_I1_O)        0.042     0.396 r  VGA/vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.396    VGA/vcnt_1[3]
    SLICE_X18Y150        FDCE                                         r  VGA/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.191ns (47.587%)  route 0.210ns (52.413%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/vcnt_reg[0]/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.210     0.356    VGA/vcnt[0]
    SLICE_X17Y150        LUT6 (Prop_lut6_I2_O)        0.045     0.401 r  VGA/vcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.401    VGA/vcnt_1[9]
    SLICE_X17Y150        FDCE                                         r  VGA/vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/vcnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.195ns (46.074%)  route 0.228ns (53.926%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/vcnt_reg[0]/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.169     0.315    VGA/vcnt[0]
    SLICE_X19Y150        LUT5 (Prop_lut5_I2_O)        0.049     0.364 r  VGA/vcnt[4]_i_1/O
                         net (fo=1, routed)           0.059     0.423    VGA/vcnt_1[4]
    SLICE_X18Y150        FDCE                                         r  VGA/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.090ns  (logic 3.991ns (43.909%)  route 5.098ns (56.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.623    -0.917    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  CONV_RED/pixel_out_reg[2]/Q
                         net (fo=1, routed)           5.098     4.638    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     8.173 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.173    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 4.008ns (46.062%)  route 4.693ns (53.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.623    -0.917    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  CONV_RED/pixel_out_reg[3]/Q
                         net (fo=1, routed)           4.693     4.232    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552     7.784 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.784    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.558ns  (logic 4.004ns (46.789%)  route 4.554ns (53.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.623    -0.917    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  CONV_RED/pixel_out_reg[1]/Q
                         net (fo=1, routed)           4.554     4.093    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548     7.641 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.641    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 4.010ns (46.912%)  route 4.538ns (53.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.623    -0.917    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  CONV_RED/pixel_out_reg[0]/Q
                         net (fo=1, routed)           4.538     4.077    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     7.631 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.631    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.324ns  (logic 4.002ns (48.083%)  route 4.322ns (51.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.795    -0.745    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.456    -0.289 r  CONV_GREEN/pixel_out_reg[3]/Q
                         net (fo=1, routed)           4.322     4.033    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     7.579 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.579    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.001ns (48.755%)  route 4.205ns (51.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.795    -0.745    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.456    -0.289 r  CONV_GREEN/pixel_out_reg[1]/Q
                         net (fo=1, routed)           4.205     3.916    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.461 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.461    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.002ns (49.859%)  route 4.025ns (50.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.795    -0.745    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.456    -0.289 r  CONV_GREEN/pixel_out_reg[2]/Q
                         net (fo=1, routed)           4.025     3.736    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.283 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.283    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 3.994ns (49.840%)  route 4.020ns (50.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.792    -0.748    CONV_GREEN/clk_out1
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y172        FDCE (Prop_fdce_C_Q)         0.456    -0.292 r  CONV_GREEN/pixel_out_reg[0]/Q
                         net (fo=1, routed)           4.020     3.728    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.266 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.266    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.003ns (55.333%)  route 3.231ns (44.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.599    -0.941    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  CONV_BLUE/pixel_out_reg[0]/Q
                         net (fo=1, routed)           3.231     2.746    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     6.293 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.293    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 4.070ns (57.083%)  route 3.060ns (42.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.599    -0.941    CONV_BLUE/clk_out1
    SLICE_X56Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.423 r  CONV_BLUE/pixel_out_reg[3]/Q
                         net (fo=1, routed)           3.060     2.637    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     6.188 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.188    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/Hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.406ns (62.272%)  route 0.852ns (37.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  VGA/Hsync_reg/Q
                         net (fo=14, routed)          0.852     0.478    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.743 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     1.743    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.388ns (57.285%)  route 1.035ns (42.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.552    -0.612    CONV_BLUE/clk_out1
    SLICE_X56Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  CONV_BLUE/pixel_out_reg[2]/Q
                         net (fo=1, routed)           1.035     0.587    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.811 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.811    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.416ns (57.760%)  route 1.036ns (42.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.552    -0.612    CONV_BLUE/clk_out1
    SLICE_X56Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  CONV_BLUE/pixel_out_reg[3]/Q
                         net (fo=1, routed)           1.036     0.588    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.840 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.840    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.393ns (56.427%)  route 1.076ns (43.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.552    -0.612    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CONV_BLUE/pixel_out_reg[1]/Q
                         net (fo=1, routed)           1.076     0.604    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.856 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.856    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.389ns (55.524%)  route 1.112ns (44.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.552    -0.612    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CONV_BLUE/pixel_out_reg[0]/Q
                         net (fo=1, routed)           1.112     0.641    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.889 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.889    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.380ns (48.542%)  route 1.463ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.638    -0.526    CONV_GREEN/clk_out1
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y172        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  CONV_GREEN/pixel_out_reg[0]/Q
                         net (fo=1, routed)           1.463     1.078    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     2.317 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.317    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.388ns (48.704%)  route 1.462ns (51.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.638    -0.526    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  CONV_GREEN/pixel_out_reg[2]/Q
                         net (fo=1, routed)           1.462     1.077    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.324 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.324    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.386ns (47.473%)  route 1.534ns (52.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.638    -0.526    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  CONV_GREEN/pixel_out_reg[1]/Q
                         net (fo=1, routed)           1.534     1.149    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.395 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.395    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.388ns (46.664%)  route 1.587ns (53.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.638    -0.526    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  CONV_GREEN/pixel_out_reg[3]/Q
                         net (fo=1, routed)           1.587     1.202    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.449 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.449    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.118ns  (logic 1.395ns (44.753%)  route 1.723ns (55.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.559    -0.605    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  CONV_RED/pixel_out_reg[0]/Q
                         net (fo=1, routed)           1.723     1.258    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.513 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.513    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.090ns  (logic 3.991ns (43.909%)  route 5.098ns (56.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.623    -0.917    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  CONV_RED/pixel_out_reg[2]/Q
                         net (fo=1, routed)           5.098     4.638    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     8.173 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.173    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 4.008ns (46.062%)  route 4.693ns (53.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.623    -0.917    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  CONV_RED/pixel_out_reg[3]/Q
                         net (fo=1, routed)           4.693     4.232    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552     7.784 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.784    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.558ns  (logic 4.004ns (46.789%)  route 4.554ns (53.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.623    -0.917    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  CONV_RED/pixel_out_reg[1]/Q
                         net (fo=1, routed)           4.554     4.093    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548     7.641 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.641    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 4.010ns (46.912%)  route 4.538ns (53.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.623    -0.917    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  CONV_RED/pixel_out_reg[0]/Q
                         net (fo=1, routed)           4.538     4.077    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     7.631 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.631    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.324ns  (logic 4.002ns (48.083%)  route 4.322ns (51.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.795    -0.745    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.456    -0.289 r  CONV_GREEN/pixel_out_reg[3]/Q
                         net (fo=1, routed)           4.322     4.033    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     7.579 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.579    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.001ns (48.755%)  route 4.205ns (51.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.795    -0.745    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.456    -0.289 r  CONV_GREEN/pixel_out_reg[1]/Q
                         net (fo=1, routed)           4.205     3.916    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.461 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.461    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.002ns (49.859%)  route 4.025ns (50.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.795    -0.745    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.456    -0.289 r  CONV_GREEN/pixel_out_reg[2]/Q
                         net (fo=1, routed)           4.025     3.736    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.283 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.283    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 3.994ns (49.840%)  route 4.020ns (50.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.792    -0.748    CONV_GREEN/clk_out1
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y172        FDCE (Prop_fdce_C_Q)         0.456    -0.292 r  CONV_GREEN/pixel_out_reg[0]/Q
                         net (fo=1, routed)           4.020     3.728    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.266 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.266    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.003ns (55.333%)  route 3.231ns (44.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.599    -0.941    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  CONV_BLUE/pixel_out_reg[0]/Q
                         net (fo=1, routed)           3.231     2.746    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     6.293 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.293    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 4.070ns (57.083%)  route 3.060ns (42.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.599    -0.941    CONV_BLUE/clk_out1
    SLICE_X56Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.423 r  CONV_BLUE/pixel_out_reg[3]/Q
                         net (fo=1, routed)           3.060     2.637    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     6.188 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.188    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/Hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.406ns (62.272%)  route 0.852ns (37.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.649    -0.515    VGA/clk_out1
    SLICE_X28Y150        FDCE                                         r  VGA/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  VGA/Hsync_reg/Q
                         net (fo=14, routed)          0.852     0.478    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.743 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     1.743    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.388ns (57.285%)  route 1.035ns (42.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.552    -0.612    CONV_BLUE/clk_out1
    SLICE_X56Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  CONV_BLUE/pixel_out_reg[2]/Q
                         net (fo=1, routed)           1.035     0.587    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.811 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.811    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.416ns (57.760%)  route 1.036ns (42.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.552    -0.612    CONV_BLUE/clk_out1
    SLICE_X56Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  CONV_BLUE/pixel_out_reg[3]/Q
                         net (fo=1, routed)           1.036     0.588    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.840 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.840    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.393ns (56.427%)  route 1.076ns (43.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.552    -0.612    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CONV_BLUE/pixel_out_reg[1]/Q
                         net (fo=1, routed)           1.076     0.604    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.856 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.856    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_BLUE/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.389ns (55.524%)  route 1.112ns (44.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.552    -0.612    CONV_BLUE/clk_out1
    SLICE_X57Y131        FDCE                                         r  CONV_BLUE/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  CONV_BLUE/pixel_out_reg[0]/Q
                         net (fo=1, routed)           1.112     0.641    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.889 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.889    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.380ns (48.542%)  route 1.463ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.638    -0.526    CONV_GREEN/clk_out1
    SLICE_X33Y172        FDCE                                         r  CONV_GREEN/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y172        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  CONV_GREEN/pixel_out_reg[0]/Q
                         net (fo=1, routed)           1.463     1.078    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     2.317 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.317    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.388ns (48.704%)  route 1.462ns (51.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.638    -0.526    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  CONV_GREEN/pixel_out_reg[2]/Q
                         net (fo=1, routed)           1.462     1.077    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.324 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.324    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.386ns (47.473%)  route 1.534ns (52.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.638    -0.526    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  CONV_GREEN/pixel_out_reg[1]/Q
                         net (fo=1, routed)           1.534     1.149    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.395 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.395    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_GREEN/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.388ns (46.664%)  route 1.587ns (53.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.638    -0.526    CONV_GREEN/clk_out1
    SLICE_X33Y171        FDCE                                         r  CONV_GREEN/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y171        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  CONV_GREEN/pixel_out_reg[3]/Q
                         net (fo=1, routed)           1.587     1.202    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.449 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.449    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONV_RED/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.118ns  (logic 1.395ns (44.753%)  route 1.723ns (55.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.559    -0.605    CONV_RED/clk_out1
    SLICE_X49Y81         FDCE                                         r  CONV_RED/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  CONV_RED/pixel_out_reg[0]/Q
                         net (fo=1, routed)           1.723     1.258    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.513 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.513    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         16062 Endpoints
Min Delay         16062 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.160ns  (logic 1.725ns (7.138%)  route 22.435ns (92.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          5.192    22.996    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y194        LUT3 (Prop_lut3_I2_O)        0.124    23.120 r  CNT_GREEN/buffer2[15][11]_i_1__0/O
                         net (fo=12, routed)          1.040    24.160    CNT_GREEN/buffer2[15][11]_i_1__0_n_0
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.672    -1.348    CNT_GREEN/CLK
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[15][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.160ns  (logic 1.725ns (7.138%)  route 22.435ns (92.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          5.192    22.996    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y194        LUT3 (Prop_lut3_I2_O)        0.124    23.120 r  CNT_GREEN/buffer2[15][11]_i_1__0/O
                         net (fo=12, routed)          1.040    24.160    CNT_GREEN/buffer2[15][11]_i_1__0_n_0
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.672    -1.348    CNT_GREEN/CLK
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[15][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.160ns  (logic 1.725ns (7.138%)  route 22.435ns (92.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          5.192    22.996    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y194        LUT3 (Prop_lut3_I2_O)        0.124    23.120 r  CNT_GREEN/buffer2[15][11]_i_1__0/O
                         net (fo=12, routed)          1.040    24.160    CNT_GREEN/buffer2[15][11]_i_1__0_n_0
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.672    -1.348    CNT_GREEN/CLK
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.160ns  (logic 1.725ns (7.138%)  route 22.435ns (92.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          5.192    22.996    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y194        LUT3 (Prop_lut3_I2_O)        0.124    23.120 r  CNT_GREEN/buffer2[15][11]_i_1__0/O
                         net (fo=12, routed)          1.040    24.160    CNT_GREEN/buffer2[15][11]_i_1__0_n_0
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.672    -1.348    CNT_GREEN/CLK
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/buf_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.191ns (22.062%)  route 0.675ns (77.938%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.619     0.765    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  CNT_GREEN/address[16]_i_1__0/O
                         net (fo=26, routed)          0.056     0.866    CNT_GREEN/address[16]_i_1__0_n_0
    SLICE_X36Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.915    -0.758    CNT_GREEN/CLK
    SLICE_X36Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[3]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/buf_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.191ns (20.626%)  route 0.735ns (79.374%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.619     0.765    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  CNT_GREEN/address[16]_i_1__0/O
                         net (fo=26, routed)          0.116     0.926    CNT_GREEN/address[16]_i_1__0_n_0
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.915    -0.758    CNT_GREEN/CLK
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[2]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/buf_idx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.191ns (20.626%)  route 0.735ns (79.374%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.619     0.765    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  CNT_GREEN/address[16]_i_1__0/O
                         net (fo=26, routed)          0.116     0.926    CNT_GREEN/address[16]_i_1__0_n_0
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.915    -0.758    CNT_GREEN/CLK
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[4]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/buf_idx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.191ns (20.626%)  route 0.735ns (79.374%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.619     0.765    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  CNT_GREEN/address[16]_i_1__0/O
                         net (fo=26, routed)          0.116     0.926    CNT_GREEN/address[16]_i_1__0_n_0
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.915    -0.758    CNT_GREEN/CLK
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[5]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.191ns (20.441%)  route 0.743ns (79.559%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.068     0.934    CNT_GREEN/prev_data
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[1]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.191ns (20.441%)  route 0.743ns (79.559%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.068     0.934    CNT_GREEN/prev_data
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[2]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.191ns (20.441%)  route 0.743ns (79.559%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.068     0.934    CNT_GREEN/prev_data
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[3]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.191ns (19.175%)  route 0.805ns (80.825%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.130     0.996    CNT_GREEN/prev_data
    SLICE_X30Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X30Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[0]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.191ns (19.175%)  route 0.805ns (80.825%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.130     0.996    CNT_GREEN/prev_data
    SLICE_X30Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X30Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[10]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.191ns (19.175%)  route 0.805ns (80.825%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.130     0.996    CNT_GREEN/prev_data
    SLICE_X31Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X31Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay         16062 Endpoints
Min Delay         16062 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[14][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.264ns  (logic 1.725ns (7.107%)  route 22.540ns (92.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          4.684    22.488    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I5_O)        0.124    22.612 r  CNT_GREEN/buffer2[14][11]_i_1__0/O
                         net (fo=12, routed)          1.652    24.264    CNT_GREEN/buffer2[14][11]_i_1__0_n_0
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.673    -1.347    CNT_GREEN/CLK
    SLICE_X45Y195        FDRE                                         r  CNT_GREEN/buffer2_reg[14][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.160ns  (logic 1.725ns (7.138%)  route 22.435ns (92.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          5.192    22.996    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y194        LUT3 (Prop_lut3_I2_O)        0.124    23.120 r  CNT_GREEN/buffer2[15][11]_i_1__0/O
                         net (fo=12, routed)          1.040    24.160    CNT_GREEN/buffer2[15][11]_i_1__0_n_0
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.672    -1.348    CNT_GREEN/CLK
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[15][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.160ns  (logic 1.725ns (7.138%)  route 22.435ns (92.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          5.192    22.996    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y194        LUT3 (Prop_lut3_I2_O)        0.124    23.120 r  CNT_GREEN/buffer2[15][11]_i_1__0/O
                         net (fo=12, routed)          1.040    24.160    CNT_GREEN/buffer2[15][11]_i_1__0_n_0
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.672    -1.348    CNT_GREEN/CLK
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[15][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.160ns  (logic 1.725ns (7.138%)  route 22.435ns (92.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          5.192    22.996    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y194        LUT3 (Prop_lut3_I2_O)        0.124    23.120 r  CNT_GREEN/buffer2[15][11]_i_1__0/O
                         net (fo=12, routed)          1.040    24.160    CNT_GREEN/buffer2[15][11]_i_1__0_n_0
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.672    -1.348    CNT_GREEN/CLK
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CNT_GREEN/buffer2_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.160ns  (logic 1.725ns (7.138%)  route 22.435ns (92.862%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=460, routed)        16.204    17.681    CNT_GREEN/rst_IBUF
    SLICE_X39Y176        LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  CNT_GREEN/buffer2[63][11]_i_4__0/O
                         net (fo=64, routed)          5.192    22.996    CNT_GREEN/buffer2[63][11]_i_4__0_n_0
    SLICE_X47Y194        LUT3 (Prop_lut3_I2_O)        0.124    23.120 r  CNT_GREEN/buffer2[15][11]_i_1__0/O
                         net (fo=12, routed)          1.040    24.160    CNT_GREEN/buffer2[15][11]_i_1__0_n_0
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       1.672    -1.348    CNT_GREEN/CLK
    SLICE_X47Y197        FDRE                                         r  CNT_GREEN/buffer2_reg[15][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/buf_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.191ns (22.062%)  route 0.675ns (77.938%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.619     0.765    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  CNT_GREEN/address[16]_i_1__0/O
                         net (fo=26, routed)          0.056     0.866    CNT_GREEN/address[16]_i_1__0_n_0
    SLICE_X36Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.915    -0.758    CNT_GREEN/CLK
    SLICE_X36Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[3]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/buf_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.191ns (20.626%)  route 0.735ns (79.374%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.619     0.765    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  CNT_GREEN/address[16]_i_1__0/O
                         net (fo=26, routed)          0.116     0.926    CNT_GREEN/address[16]_i_1__0_n_0
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.915    -0.758    CNT_GREEN/CLK
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[2]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/buf_idx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.191ns (20.626%)  route 0.735ns (79.374%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.619     0.765    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  CNT_GREEN/address[16]_i_1__0/O
                         net (fo=26, routed)          0.116     0.926    CNT_GREEN/address[16]_i_1__0_n_0
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.915    -0.758    CNT_GREEN/CLK
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[4]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/buf_idx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.191ns (20.626%)  route 0.735ns (79.374%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.619     0.765    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  CNT_GREEN/address[16]_i_1__0/O
                         net (fo=26, routed)          0.116     0.926    CNT_GREEN/address[16]_i_1__0_n_0
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.915    -0.758    CNT_GREEN/CLK
    SLICE_X37Y165        FDCE                                         r  CNT_GREEN/buf_idx_reg[5]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.191ns (20.441%)  route 0.743ns (79.559%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.068     0.934    CNT_GREEN/prev_data
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[1]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.191ns (20.441%)  route 0.743ns (79.559%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.068     0.934    CNT_GREEN/prev_data
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[2]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.191ns (20.441%)  route 0.743ns (79.559%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.068     0.934    CNT_GREEN/prev_data
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X32Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[3]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.191ns (19.175%)  route 0.805ns (80.825%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.130     0.996    CNT_GREEN/prev_data
    SLICE_X30Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X30Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[0]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.191ns (19.175%)  route 0.805ns (80.825%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.130     0.996    CNT_GREEN/prev_data
    SLICE_X30Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X30Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[10]/C

Slack:                    inf
  Source:                 VGA/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT_GREEN/prev_buf1_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.191ns (19.175%)  route 0.805ns (80.825%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y151        FDCE                         0.000     0.000 r  VGA/Vact_reg/C
    SLICE_X18Y151        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  VGA/Vact_reg/Q
                         net (fo=44, routed)          0.675     0.821    CNT_GREEN/buf_idx_reg[0]_1
    SLICE_X32Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.866 r  CNT_GREEN/prev_data[11]_i_1__0/O
                         net (fo=44, routed)          0.130     0.996    CNT_GREEN/prev_data
    SLICE_X31Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/inst/clkout1_buf/O
                         net (fo=16071, routed)       0.911    -0.762    CNT_GREEN/CLK
    SLICE_X31Y170        FDCE                                         r  CNT_GREEN/prev_buf1_reg[11]/C





