
ByggernNode2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e34  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00080e34  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000088  2000043c  00081270  0002043c  2**2
                  ALLOC
  3 .stack        00000404  200004c4  000812f8  0002043c  2**0
                  ALLOC
  4 .heap         00000200  200008c8  000816fc  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY
  7 .debug_info   000084d7  00000000  00000000  000204be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001596  00000000  00000000  00028995  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001238  00000000  00000000  00029f2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000210  00000000  00000000  0002b163  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a8  00000000  00000000  0002b373  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00012fab  00000000  00000000  0002b51b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000053da  00000000  00000000  0003e4c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054479  00000000  00000000  000438a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000598  00000000  00000000  00097d1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c8 08 00 20 81 03 08 00 7d 03 08 00 7d 03 08 00     ... ....}...}...
   80010:	7d 03 08 00 7d 03 08 00 7d 03 08 00 00 00 00 00     }...}...}.......
	...
   8002c:	7d 03 08 00 7d 03 08 00 00 00 00 00 7d 03 08 00     }...}.......}...
   8003c:	89 06 08 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     ....}...}...}...
   8004c:	7d 03 08 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     }...}...}...}...
   8005c:	7d 03 08 00 c9 0b 08 00 7d 03 08 00 00 00 00 00     }.......}.......
   8006c:	7d 03 08 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     }...}...}...}...
	...
   80084:	7d 03 08 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     }...}...}...}...
   80094:	7d 03 08 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     }...}...}...}...
   800a4:	00 00 00 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     ....}...}...}...
   800b4:	7d 03 08 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     }...}...}...}...
   800c4:	7d 03 08 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     }...}...}...}...
   800d4:	7d 03 08 00 7d 03 08 00 7d 03 08 00 7d 03 08 00     }...}...}...}...
   800e4:	7d 03 08 00 7d 03 08 00 e5 02 08 00 7d 03 08 00     }...}.......}...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2000043c 	.word	0x2000043c
   80110:	00000000 	.word	0x00000000
   80114:	00080e34 	.word	0x00080e34

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080e34 	.word	0x00080e34
   80154:	20000440 	.word	0x20000440
   80158:	00080e34 	.word	0x00080e34
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
   8017e:	6913      	ldr	r3, [r2, #16]
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
   80194:	665c      	str	r4, [r3, #100]	; 0x64
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
   801ac:	6150      	str	r0, [r2, #20]
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
   801b6:	46a1      	mov	r9, r4
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
   80238:	2001      	movs	r0, #1
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
   80250:	b508      	push	{r3, lr}
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
   80274:	b430      	push	{r4, r5}
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	7083      	strb	r3, [r0, #2]
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3003      	adds	r0, #3
   802a2:	2300      	movs	r3, #0
   802a4:	2b03      	cmp	r3, #3
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
   802aa:	0a12      	lsrle	r2, r2, #8
   802ac:	7004      	strbgt	r4, [r0, #0]
   802ae:	0a24      	lsrgt	r4, r4, #8
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
   802d6:	2000      	movs	r0, #0
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e4:	b530      	push	{r4, r5, lr}
   802e6:	b085      	sub	sp, #20
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   802e8:	4b1c      	ldr	r3, [pc, #112]	; (8035c <CAN0_Handler+0x78>)
   802ea:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802ec:	f014 0f06 	tst.w	r4, #6
   802f0:	d01d      	beq.n	8032e <CAN0_Handler+0x4a>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802f2:	f014 0f02 	tst.w	r4, #2
   802f6:	d127      	bne.n	80348 <CAN0_Handler+0x64>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802f8:	f014 0f04 	tst.w	r4, #4
   802fc:	d029      	beq.n	80352 <CAN0_Handler+0x6e>
		
		{
			can_receive(&message, 2);
   802fe:	2102      	movs	r1, #2
   80300:	a801      	add	r0, sp, #4
   80302:	4b17      	ldr	r3, [pc, #92]	; (80360 <CAN0_Handler+0x7c>)
   80304:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80306:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8030a:	b11a      	cbz	r2, 80314 <CAN0_Handler+0x30>
   8030c:	2300      	movs	r3, #0
   8030e:	3301      	adds	r3, #1
   80310:	4293      	cmp	r3, r2
   80312:	d1fc      	bne.n	8030e <CAN0_Handler+0x2a>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
		
		//////////////////////////////////////////////
		if (message.id=1){//joystick pos and button
   80314:	ad04      	add	r5, sp, #16
   80316:	2301      	movs	r3, #1
   80318:	f825 3d0c 	strh.w	r3, [r5, #-12]!
			pwm_update_duty_cycle(&message);
   8031c:	4628      	mov	r0, r5
   8031e:	4b11      	ldr	r3, [pc, #68]	; (80364 <CAN0_Handler+0x80>)
   80320:	4798      	blx	r3
			motor_dac_send(&message);
   80322:	4628      	mov	r0, r5
   80324:	4b10      	ldr	r3, [pc, #64]	; (80368 <CAN0_Handler+0x84>)
   80326:	4798      	blx	r3
			motor_solenoid(&message);
   80328:	4628      	mov	r0, r5
   8032a:	4b10      	ldr	r3, [pc, #64]	; (8036c <CAN0_Handler+0x88>)
   8032c:	4798      	blx	r3
		*/

	}

	
	if(can_sr & CAN_SR_MB0)
   8032e:	f014 0f01 	tst.w	r4, #1
   80332:	d002      	beq.n	8033a <CAN0_Handler+0x56>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80334:	2201      	movs	r2, #1
   80336:	4b09      	ldr	r3, [pc, #36]	; (8035c <CAN0_Handler+0x78>)
   80338:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8033a:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8033e:	4b0c      	ldr	r3, [pc, #48]	; (80370 <CAN0_Handler+0x8c>)
   80340:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80344:	b005      	add	sp, #20
   80346:	bd30      	pop	{r4, r5, pc}
			can_receive(&message, 1);
   80348:	2101      	movs	r1, #1
   8034a:	a801      	add	r0, sp, #4
   8034c:	4b04      	ldr	r3, [pc, #16]	; (80360 <CAN0_Handler+0x7c>)
   8034e:	4798      	blx	r3
   80350:	e7d9      	b.n	80306 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80352:	4808      	ldr	r0, [pc, #32]	; (80374 <CAN0_Handler+0x90>)
   80354:	4b08      	ldr	r3, [pc, #32]	; (80378 <CAN0_Handler+0x94>)
   80356:	4798      	blx	r3
   80358:	e7d5      	b.n	80306 <CAN0_Handler+0x22>
   8035a:	bf00      	nop
   8035c:	400b4000 	.word	0x400b4000
   80360:	00080261 	.word	0x00080261
   80364:	00080761 	.word	0x00080761
   80368:	00080621 	.word	0x00080621
   8036c:	00080669 	.word	0x00080669
   80370:	e000e100 	.word	0xe000e100
   80374:	00080da0 	.word	0x00080da0
   80378:	00080b19 	.word	0x00080b19

0008037c <Dummy_Handler>:
   8037c:	e7fe      	b.n	8037c <Dummy_Handler>
	...

00080380 <Reset_Handler>:
   80380:	b508      	push	{r3, lr}
   80382:	4b18      	ldr	r3, [pc, #96]	; (803e4 <Reset_Handler+0x64>)
   80384:	4a18      	ldr	r2, [pc, #96]	; (803e8 <Reset_Handler+0x68>)
   80386:	429a      	cmp	r2, r3
   80388:	d010      	beq.n	803ac <Reset_Handler+0x2c>
   8038a:	4b18      	ldr	r3, [pc, #96]	; (803ec <Reset_Handler+0x6c>)
   8038c:	4a15      	ldr	r2, [pc, #84]	; (803e4 <Reset_Handler+0x64>)
   8038e:	429a      	cmp	r2, r3
   80390:	d20c      	bcs.n	803ac <Reset_Handler+0x2c>
   80392:	3b01      	subs	r3, #1
   80394:	1a9b      	subs	r3, r3, r2
   80396:	f023 0303 	bic.w	r3, r3, #3
   8039a:	3304      	adds	r3, #4
   8039c:	4413      	add	r3, r2
   8039e:	4912      	ldr	r1, [pc, #72]	; (803e8 <Reset_Handler+0x68>)
   803a0:	f851 0b04 	ldr.w	r0, [r1], #4
   803a4:	f842 0b04 	str.w	r0, [r2], #4
   803a8:	429a      	cmp	r2, r3
   803aa:	d1f9      	bne.n	803a0 <Reset_Handler+0x20>
   803ac:	4b10      	ldr	r3, [pc, #64]	; (803f0 <Reset_Handler+0x70>)
   803ae:	4a11      	ldr	r2, [pc, #68]	; (803f4 <Reset_Handler+0x74>)
   803b0:	429a      	cmp	r2, r3
   803b2:	d20a      	bcs.n	803ca <Reset_Handler+0x4a>
   803b4:	3b01      	subs	r3, #1
   803b6:	1a9b      	subs	r3, r3, r2
   803b8:	f023 0303 	bic.w	r3, r3, #3
   803bc:	3304      	adds	r3, #4
   803be:	4413      	add	r3, r2
   803c0:	2100      	movs	r1, #0
   803c2:	f842 1b04 	str.w	r1, [r2], #4
   803c6:	4293      	cmp	r3, r2
   803c8:	d1fb      	bne.n	803c2 <Reset_Handler+0x42>
   803ca:	4b0b      	ldr	r3, [pc, #44]	; (803f8 <Reset_Handler+0x78>)
   803cc:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803d4:	4a09      	ldr	r2, [pc, #36]	; (803fc <Reset_Handler+0x7c>)
   803d6:	6093      	str	r3, [r2, #8]
   803d8:	4b09      	ldr	r3, [pc, #36]	; (80400 <Reset_Handler+0x80>)
   803da:	4798      	blx	r3
   803dc:	4b09      	ldr	r3, [pc, #36]	; (80404 <Reset_Handler+0x84>)
   803de:	4798      	blx	r3
   803e0:	e7fe      	b.n	803e0 <Reset_Handler+0x60>
   803e2:	bf00      	nop
   803e4:	20000000 	.word	0x20000000
   803e8:	00080e34 	.word	0x00080e34
   803ec:	2000043c 	.word	0x2000043c
   803f0:	200004c4 	.word	0x200004c4
   803f4:	2000043c 	.word	0x2000043c
   803f8:	00080000 	.word	0x00080000
   803fc:	e000ed00 	.word	0xe000ed00
   80400:	00080c31 	.word	0x00080c31
   80404:	000807c1 	.word	0x000807c1

00080408 <SystemInit>:
   80408:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8040c:	4a20      	ldr	r2, [pc, #128]	; (80490 <SystemInit+0x88>)
   8040e:	6013      	str	r3, [r2, #0]
   80410:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80414:	6013      	str	r3, [r2, #0]
   80416:	4b1f      	ldr	r3, [pc, #124]	; (80494 <SystemInit+0x8c>)
   80418:	6a1b      	ldr	r3, [r3, #32]
   8041a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8041e:	d107      	bne.n	80430 <SystemInit+0x28>
   80420:	4a1d      	ldr	r2, [pc, #116]	; (80498 <SystemInit+0x90>)
   80422:	4b1c      	ldr	r3, [pc, #112]	; (80494 <SystemInit+0x8c>)
   80424:	621a      	str	r2, [r3, #32]
   80426:	461a      	mov	r2, r3
   80428:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8042a:	f013 0f01 	tst.w	r3, #1
   8042e:	d0fb      	beq.n	80428 <SystemInit+0x20>
   80430:	4a1a      	ldr	r2, [pc, #104]	; (8049c <SystemInit+0x94>)
   80432:	4b18      	ldr	r3, [pc, #96]	; (80494 <SystemInit+0x8c>)
   80434:	621a      	str	r2, [r3, #32]
   80436:	461a      	mov	r2, r3
   80438:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8043a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8043e:	d0fb      	beq.n	80438 <SystemInit+0x30>
   80440:	4a14      	ldr	r2, [pc, #80]	; (80494 <SystemInit+0x8c>)
   80442:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80444:	f023 0303 	bic.w	r3, r3, #3
   80448:	f043 0301 	orr.w	r3, r3, #1
   8044c:	6313      	str	r3, [r2, #48]	; 0x30
   8044e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80450:	f013 0f08 	tst.w	r3, #8
   80454:	d0fb      	beq.n	8044e <SystemInit+0x46>
   80456:	4a12      	ldr	r2, [pc, #72]	; (804a0 <SystemInit+0x98>)
   80458:	4b0e      	ldr	r3, [pc, #56]	; (80494 <SystemInit+0x8c>)
   8045a:	629a      	str	r2, [r3, #40]	; 0x28
   8045c:	461a      	mov	r2, r3
   8045e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80460:	f013 0f02 	tst.w	r3, #2
   80464:	d0fb      	beq.n	8045e <SystemInit+0x56>
   80466:	2211      	movs	r2, #17
   80468:	4b0a      	ldr	r3, [pc, #40]	; (80494 <SystemInit+0x8c>)
   8046a:	631a      	str	r2, [r3, #48]	; 0x30
   8046c:	461a      	mov	r2, r3
   8046e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80470:	f013 0f08 	tst.w	r3, #8
   80474:	d0fb      	beq.n	8046e <SystemInit+0x66>
   80476:	2212      	movs	r2, #18
   80478:	4b06      	ldr	r3, [pc, #24]	; (80494 <SystemInit+0x8c>)
   8047a:	631a      	str	r2, [r3, #48]	; 0x30
   8047c:	461a      	mov	r2, r3
   8047e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80480:	f013 0f08 	tst.w	r3, #8
   80484:	d0fb      	beq.n	8047e <SystemInit+0x76>
   80486:	4a07      	ldr	r2, [pc, #28]	; (804a4 <SystemInit+0x9c>)
   80488:	4b07      	ldr	r3, [pc, #28]	; (804a8 <SystemInit+0xa0>)
   8048a:	601a      	str	r2, [r3, #0]
   8048c:	4770      	bx	lr
   8048e:	bf00      	nop
   80490:	400e0a00 	.word	0x400e0a00
   80494:	400e0600 	.word	0x400e0600
   80498:	00370809 	.word	0x00370809
   8049c:	01370809 	.word	0x01370809
   804a0:	200d3f01 	.word	0x200d3f01
   804a4:	0501bd00 	.word	0x0501bd00
   804a8:	20000000 	.word	0x20000000

000804ac <motor_init>:
PIOA->PIO_SODR |= PIO_SODR_P19;  //set output data register */


void motor_init(void){
	//enable PIO registers
	PIOB->PIO_PER |= PIO_PER_P27; //pwm13
   804ac:	492c      	ldr	r1, [pc, #176]	; (80560 <motor_init+0xb4>)
   804ae:	680b      	ldr	r3, [r1, #0]
   804b0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   804b4:	600b      	str	r3, [r1, #0]
	//MJ1
	PIOD->PIO_PER |= PIO_PER_P0; //!OE
   804b6:	4b2b      	ldr	r3, [pc, #172]	; (80564 <motor_init+0xb8>)
   804b8:	681a      	ldr	r2, [r3, #0]
   804ba:	f042 0201 	orr.w	r2, r2, #1
   804be:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P1; //!RST
   804c0:	681a      	ldr	r2, [r3, #0]
   804c2:	f042 0202 	orr.w	r2, r2, #2
   804c6:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P2; //SEL
   804c8:	681a      	ldr	r2, [r3, #0]
   804ca:	f042 0204 	orr.w	r2, r2, #4
   804ce:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P9; //EN
   804d0:	681a      	ldr	r2, [r3, #0]
   804d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   804d6:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P10;//DIR
   804d8:	681a      	ldr	r2, [r3, #0]
   804da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   804de:	601a      	str	r2, [r3, #0]
	//MJ2
	PIOC->PIO_PER |= PIO_PER_P1; //D0
   804e0:	4a21      	ldr	r2, [pc, #132]	; (80568 <motor_init+0xbc>)
   804e2:	6810      	ldr	r0, [r2, #0]
   804e4:	f040 0002 	orr.w	r0, r0, #2
   804e8:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P2; //D1
   804ea:	6810      	ldr	r0, [r2, #0]
   804ec:	f040 0004 	orr.w	r0, r0, #4
   804f0:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P3; //D2
   804f2:	6810      	ldr	r0, [r2, #0]
   804f4:	f040 0008 	orr.w	r0, r0, #8
   804f8:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P4; //D3
   804fa:	6810      	ldr	r0, [r2, #0]
   804fc:	f040 0010 	orr.w	r0, r0, #16
   80500:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P5; //D4
   80502:	6810      	ldr	r0, [r2, #0]
   80504:	f040 0020 	orr.w	r0, r0, #32
   80508:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P6; //D5
   8050a:	6810      	ldr	r0, [r2, #0]
   8050c:	f040 0040 	orr.w	r0, r0, #64	; 0x40
   80510:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P7; //D6
   80512:	6810      	ldr	r0, [r2, #0]
   80514:	f040 0080 	orr.w	r0, r0, #128	; 0x80
   80518:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P8; //D7
   8051a:	6810      	ldr	r0, [r2, #0]
   8051c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
   80520:	6010      	str	r0, [r2, #0]
	
	//enable input of MJ2 pins
	PIOC->PIO_ODR |= (PIO_ODR_P1 | PIO_ODR_P2 | PIO_ODR_P3 | PIO_ODR_P4 | PIO_ODR_P5 | PIO_ODR_P6 | PIO_ODR_P7 | PIO_ODR_P8);
   80522:	6950      	ldr	r0, [r2, #20]
   80524:	f440 70ff 	orr.w	r0, r0, #510	; 0x1fe
   80528:	6150      	str	r0, [r2, #20]
	
	//enable output of MJ1 pins
	PIOB->PIO_OER |= PIO_OER_P27;
   8052a:	690a      	ldr	r2, [r1, #16]
   8052c:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80530:	610a      	str	r2, [r1, #16]
	PIOD->PIO_OER |= (PIO_OER_P0 | PIO_OER_P1 | PIO_OER_P2 | PIO_OER_P9 | PIO_OER_P10);
   80532:	691a      	ldr	r2, [r3, #16]
   80534:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
   80538:	f042 0207 	orr.w	r2, r2, #7
   8053c:	611a      	str	r2, [r3, #16]
	
	PIOD->PIO_SODR |= PIO_SODR_P9; //set EN to enable motor
   8053e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80540:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80544:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_SODR |= PIO_SODR_P10; //set direction. USE CODR for the other direction
   80546:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80548:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   8054c:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_SODR |= PIO_SODR_P0;	//Set !OE high to disable output of encoder
   8054e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80550:	f042 0201 	orr.w	r2, r2, #1
   80554:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_SODR |= PIO_SODR_P1;	//!RST should be high
   80556:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80558:	f042 0202 	orr.w	r2, r2, #2
   8055c:	631a      	str	r2, [r3, #48]	; 0x30
   8055e:	4770      	bx	lr
   80560:	400e1000 	.word	0x400e1000
   80564:	400e1400 	.word	0x400e1400
   80568:	400e1200 	.word	0x400e1200

0008056c <motor_read_encoder>:
}




int motor_read_encoder(int doReset){
   8056c:	b570      	push	{r4, r5, r6, lr}
   8056e:	4606      	mov	r6, r0
	PIOD->PIO_CODR |= PIO_CODR_P0;	//Set !OE low to enable output of encoder
   80570:	4b1a      	ldr	r3, [pc, #104]	; (805dc <motor_read_encoder+0x70>)
   80572:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   80574:	f042 0201 	orr.w	r2, r2, #1
   80578:	635a      	str	r2, [r3, #52]	; 0x34
	PIOD->PIO_CODR |= PIO_CODR_P2;	//Set SEL low to get the high byte out
   8057a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   8057c:	f042 0204 	orr.w	r2, r2, #4
   80580:	635a      	str	r2, [r3, #52]	; 0x34
   80582:	f241 3388 	movw	r3, #5000	; 0x1388
	
	for(int i =0; i<5000; i++);		//waiting..
   80586:	3b01      	subs	r3, #1
   80588:	d1fd      	bne.n	80586 <motor_read_encoder+0x1a>
	int MSB = PIOC->PIO_PDSR;
   8058a:	4b15      	ldr	r3, [pc, #84]	; (805e0 <motor_read_encoder+0x74>)
   8058c:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
	printf("MSB: %x \t", MSB);		//Read D0 to D7 to get the MSB
   8058e:	4629      	mov	r1, r5
   80590:	4814      	ldr	r0, [pc, #80]	; (805e4 <motor_read_encoder+0x78>)
   80592:	4b15      	ldr	r3, [pc, #84]	; (805e8 <motor_read_encoder+0x7c>)
   80594:	4798      	blx	r3
	
	PIOD->PIO_SODR |= PIO_SODR_P2;	//Set SEL high to get the low byte out
   80596:	4a11      	ldr	r2, [pc, #68]	; (805dc <motor_read_encoder+0x70>)
   80598:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8059a:	f043 0304 	orr.w	r3, r3, #4
   8059e:	6313      	str	r3, [r2, #48]	; 0x30
   805a0:	f241 3388 	movw	r3, #5000	; 0x1388
	for(int i =0; i<5000; i++);		//waiting..
   805a4:	3b01      	subs	r3, #1
   805a6:	d1fd      	bne.n	805a4 <motor_read_encoder+0x38>
	int LSB = PIOC->PIO_PDSR;
   805a8:	4b0d      	ldr	r3, [pc, #52]	; (805e0 <motor_read_encoder+0x74>)
   805aa:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
	printf("LSB: %x \t", LSB);
   805ac:	4621      	mov	r1, r4
   805ae:	480f      	ldr	r0, [pc, #60]	; (805ec <motor_read_encoder+0x80>)
   805b0:	4b0d      	ldr	r3, [pc, #52]	; (805e8 <motor_read_encoder+0x7c>)
   805b2:	4798      	blx	r3
	
	if(doReset){
   805b4:	b146      	cbz	r6, 805c8 <motor_read_encoder+0x5c>
		PIOD->PIO_CODR |= PIO_CODR_P1;	//Toggle !RST to reset encoder
   805b6:	4b09      	ldr	r3, [pc, #36]	; (805dc <motor_read_encoder+0x70>)
   805b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   805ba:	f042 0202 	orr.w	r2, r2, #2
   805be:	635a      	str	r2, [r3, #52]	; 0x34
		PIOD->PIO_SODR |= PIO_SODR_P1;
   805c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   805c2:	f042 0202 	orr.w	r2, r2, #2
   805c6:	631a      	str	r2, [r3, #48]	; 0x30
	}

	PIOD->PIO_SODR |= PIO_SODR_P0;	//Set !OE high to disable output of encoder
   805c8:	4a04      	ldr	r2, [pc, #16]	; (805dc <motor_read_encoder+0x70>)
   805ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805cc:	f043 0301 	orr.w	r3, r3, #1
   805d0:	6313      	str	r3, [r2, #48]	; 0x30
	int result = (short)(((MSB) & 0xFF) << 8 | (LSB) & 0xFF); //Spleise MSB og LSB til ett tall. 
   805d2:	b2e0      	uxtb	r0, r4
   805d4:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	return result;
}
   805d8:	b200      	sxth	r0, r0
   805da:	bd70      	pop	{r4, r5, r6, pc}
   805dc:	400e1400 	.word	0x400e1400
   805e0:	400e1200 	.word	0x400e1200
   805e4:	00080dcc 	.word	0x00080dcc
   805e8:	00080b19 	.word	0x00080b19
   805ec:	00080dd8 	.word	0x00080dd8

000805f0 <motor_dac_init>:
	//REG_PWM_CMR6 |= (PWM_CMR_CALG); eksemple pwm
	//enable clock. pheriperhal
	//acess DACC_MR DACC_CHER and DACC_CDR
	
	
	REG_PMC_PCER1 |= PMC_PCER1_PID38; //enable clock
   805f0:	4a08      	ldr	r2, [pc, #32]	; (80614 <motor_dac_init+0x24>)
   805f2:	6813      	ldr	r3, [r2, #0]
   805f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   805f8:	6013      	str	r3, [r2, #0]
	REG_DACC_MR &= ~DACC_MR_TRGEN_DIS; //freerunning mode
   805fa:	4b07      	ldr	r3, [pc, #28]	; (80618 <motor_dac_init+0x28>)
   805fc:	681a      	ldr	r2, [r3, #0]
   805fe:	601a      	str	r2, [r3, #0]
	REG_DACC_MR |= DACC_MR_USER_SEL_CHANNEL1; //velg kanal 1
   80600:	681a      	ldr	r2, [r3, #0]
   80602:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   80606:	601a      	str	r2, [r3, #0]
	REG_DACC_CHER |= DACC_CHER_CH1;
   80608:	4a04      	ldr	r2, [pc, #16]	; (8061c <motor_dac_init+0x2c>)
   8060a:	6813      	ldr	r3, [r2, #0]
   8060c:	f043 0302 	orr.w	r3, r3, #2
   80610:	6013      	str	r3, [r2, #0]
   80612:	4770      	bx	lr
   80614:	400e0700 	.word	0x400e0700
   80618:	400c8004 	.word	0x400c8004
   8061c:	400c8010 	.word	0x400c8010

00080620 <motor_dac_send>:

}

void motor_dac_send(CAN_MESSAGE *msg){
	uint16_t tall=msg->data[0];
   80620:	78c2      	ldrb	r2, [r0, #3]
   80622:	b293      	uxth	r3, r2
	uint16_t scaler=15; //DAC er 12 bit. Dersom scaler = 40, kommer max opp til 4000, som er under 2^12=4096. Satt til 12 for å roe ned pådrag. 
	if(tall>=0 && tall<=100){
   80624:	2b64      	cmp	r3, #100	; 0x64
   80626:	d90f      	bls.n	80648 <motor_dac_send+0x28>
		tall=tall*scaler;
		PIOD->PIO_CODR |= PIO_CODR_P10; //set direction right?
	}
	else if (tall>=156 && tall<=255 ){
   80628:	f1a3 019c 	sub.w	r1, r3, #156	; 0x9c
   8062c:	b289      	uxth	r1, r1
   8062e:	2963      	cmp	r1, #99	; 0x63
   80630:	d812      	bhi.n	80658 <motor_dac_send+0x38>
		tall=(255-tall)*scaler;
   80632:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
   80636:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
   8063a:	b293      	uxth	r3, r2
		PIOD->PIO_SODR |= PIO_SODR_P10; //set direction left?
   8063c:	4908      	ldr	r1, [pc, #32]	; (80660 <motor_dac_send+0x40>)
   8063e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
   80640:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   80644:	630a      	str	r2, [r1, #48]	; 0x30
   80646:	e007      	b.n	80658 <motor_dac_send+0x38>
		tall=tall*scaler;
   80648:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   8064c:	b29b      	uxth	r3, r3
		PIOD->PIO_CODR |= PIO_CODR_P10; //set direction right?
   8064e:	4904      	ldr	r1, [pc, #16]	; (80660 <motor_dac_send+0x40>)
   80650:	6b4a      	ldr	r2, [r1, #52]	; 0x34
   80652:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   80656:	634a      	str	r2, [r1, #52]	; 0x34
	}
	REG_DACC_CDR=tall;
   80658:	4a02      	ldr	r2, [pc, #8]	; (80664 <motor_dac_send+0x44>)
   8065a:	6013      	str	r3, [r2, #0]
   8065c:	4770      	bx	lr
   8065e:	bf00      	nop
   80660:	400e1400 	.word	0x400e1400
   80664:	400c8020 	.word	0x400c8020

00080668 <motor_solenoid>:
}

void motor_solenoid(CAN_MESSAGE *msg){
	if(msg->data[2]){
   80668:	7943      	ldrb	r3, [r0, #5]
   8066a:	b92b      	cbnz	r3, 80678 <motor_solenoid+0x10>
	PIOB->PIO_CODR |= PIO_CODR_P27; //Pinne 13 på shield? Lurer på om må bytte sånn at knappetrykket gir 0 V (aktivt lav)
	}
	else{
	PIOB->PIO_SODR |= PIO_SODR_P27;		
   8066c:	4a05      	ldr	r2, [pc, #20]	; (80684 <motor_solenoid+0x1c>)
   8066e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80670:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   80674:	6313      	str	r3, [r2, #48]	; 0x30
   80676:	4770      	bx	lr
	PIOB->PIO_CODR |= PIO_CODR_P27; //Pinne 13 på shield? Lurer på om må bytte sånn at knappetrykket gir 0 V (aktivt lav)
   80678:	4a02      	ldr	r2, [pc, #8]	; (80684 <motor_solenoid+0x1c>)
   8067a:	6b53      	ldr	r3, [r2, #52]	; 0x34
   8067c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   80680:	6353      	str	r3, [r2, #52]	; 0x34
   80682:	4770      	bx	lr
   80684:	400e1000 	.word	0x400e1000

00080688 <SysTick_Handler>:
	//Les encoder-verdier
	
	
	//test ved å sette LED-pinner
	
	if(TimeDelay > 0){
   80688:	4b13      	ldr	r3, [pc, #76]	; (806d8 <SysTick_Handler+0x50>)
   8068a:	681b      	ldr	r3, [r3, #0]
   8068c:	2b00      	cmp	r3, #0
   8068e:	dd04      	ble.n	8069a <SysTick_Handler+0x12>
		TimeDelay--;
   80690:	4a11      	ldr	r2, [pc, #68]	; (806d8 <SysTick_Handler+0x50>)
   80692:	6813      	ldr	r3, [r2, #0]
   80694:	3b01      	subs	r3, #1
   80696:	6013      	str	r3, [r2, #0]
   80698:	4770      	bx	lr
	}
	
	else if(TimeDelay == 0){
   8069a:	4b0f      	ldr	r3, [pc, #60]	; (806d8 <SysTick_Handler+0x50>)
   8069c:	681b      	ldr	r3, [r3, #0]
   8069e:	b973      	cbnz	r3, 806be <SysTick_Handler+0x36>
		if(LEDval){
   806a0:	4b0d      	ldr	r3, [pc, #52]	; (806d8 <SysTick_Handler+0x50>)
   806a2:	685b      	ldr	r3, [r3, #4]
   806a4:	b963      	cbnz	r3, 806c0 <SysTick_Handler+0x38>
			PIOA->PIO_CODR |= PIO_CODR_P20;  //set output data register
			LEDval = 0;
			TimeDelay = 50;
		}
		else{
			PIOA->PIO_SODR |= PIO_SODR_P20;  //set output data register
   806a6:	4a0d      	ldr	r2, [pc, #52]	; (806dc <SysTick_Handler+0x54>)
   806a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
   806aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   806ae:	6313      	str	r3, [r2, #48]	; 0x30
			LEDval = 1;
   806b0:	4a09      	ldr	r2, [pc, #36]	; (806d8 <SysTick_Handler+0x50>)
   806b2:	2301      	movs	r3, #1
   806b4:	6053      	str	r3, [r2, #4]
			TimeDelay = 50;
   806b6:	2132      	movs	r1, #50	; 0x32
   806b8:	6011      	str	r1, [r2, #0]
			alarm = 1;
   806ba:	4a09      	ldr	r2, [pc, #36]	; (806e0 <SysTick_Handler+0x58>)
   806bc:	6013      	str	r3, [r2, #0]
   806be:	4770      	bx	lr
			PIOA->PIO_CODR |= PIO_CODR_P20;  //set output data register
   806c0:	4a06      	ldr	r2, [pc, #24]	; (806dc <SysTick_Handler+0x54>)
   806c2:	6b53      	ldr	r3, [r2, #52]	; 0x34
   806c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   806c8:	6353      	str	r3, [r2, #52]	; 0x34
			LEDval = 0;
   806ca:	4b03      	ldr	r3, [pc, #12]	; (806d8 <SysTick_Handler+0x50>)
   806cc:	2200      	movs	r2, #0
   806ce:	605a      	str	r2, [r3, #4]
			TimeDelay = 50;
   806d0:	2232      	movs	r2, #50	; 0x32
   806d2:	601a      	str	r2, [r3, #0]
   806d4:	4770      	bx	lr
   806d6:	bf00      	nop
   806d8:	20000004 	.word	0x20000004
   806dc:	400e0e00 	.word	0x400e0e00
   806e0:	20000458 	.word	0x20000458

000806e4 <pwm_init>:
   806e4:	4a18      	ldr	r2, [pc, #96]	; (80748 <pwm_init+0x64>)
   806e6:	6813      	ldr	r3, [r2, #0]
   806e8:	f043 0310 	orr.w	r3, r3, #16
   806ec:	6013      	str	r3, [r2, #0]
   806ee:	4b17      	ldr	r3, [pc, #92]	; (8074c <pwm_init+0x68>)
   806f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   806f2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   806f6:	671a      	str	r2, [r3, #112]	; 0x70
   806f8:	685a      	ldr	r2, [r3, #4]
   806fa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   806fe:	605a      	str	r2, [r3, #4]
   80700:	4a13      	ldr	r2, [pc, #76]	; (80750 <pwm_init+0x6c>)
   80702:	6813      	ldr	r3, [r2, #0]
   80704:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
   80708:	6013      	str	r3, [r2, #0]
   8070a:	4b12      	ldr	r3, [pc, #72]	; (80754 <pwm_init+0x70>)
   8070c:	681a      	ldr	r2, [r3, #0]
   8070e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80712:	601a      	str	r2, [r3, #0]
   80714:	681a      	ldr	r2, [r3, #0]
   80716:	f042 020c 	orr.w	r2, r2, #12
   8071a:	601a      	str	r2, [r3, #0]
   8071c:	681a      	ldr	r2, [r3, #0]
   8071e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80722:	601a      	str	r2, [r3, #0]
   80724:	4a0c      	ldr	r2, [pc, #48]	; (80758 <pwm_init+0x74>)
   80726:	6813      	ldr	r3, [r2, #0]
   80728:	2100      	movs	r1, #0
   8072a:	6011      	str	r1, [r2, #0]
   8072c:	4b0b      	ldr	r3, [pc, #44]	; (8075c <pwm_init+0x78>)
   8072e:	6818      	ldr	r0, [r3, #0]
   80730:	6019      	str	r1, [r3, #0]
   80732:	f644 6120 	movw	r1, #20000	; 0x4e20
   80736:	6011      	str	r1, [r2, #0]
   80738:	f240 52dc 	movw	r2, #1500	; 0x5dc
   8073c:	601a      	str	r2, [r3, #0]
   8073e:	2240      	movs	r2, #64	; 0x40
   80740:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
   80744:	601a      	str	r2, [r3, #0]
   80746:	4770      	bx	lr
   80748:	400e0700 	.word	0x400e0700
   8074c:	400e1200 	.word	0x400e1200
   80750:	40094000 	.word	0x40094000
   80754:	400942c0 	.word	0x400942c0
   80758:	400942cc 	.word	0x400942cc
   8075c:	400942c4 	.word	0x400942c4

00080760 <pwm_update_duty_cycle>:
   80760:	f990 3003 	ldrsb.w	r3, [r0, #3]
   80764:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80768:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
   8076c:	b21b      	sxth	r3, r3
   8076e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   80772:	bfb8      	it	lt
   80774:	f44f 737a 	movlt.w	r3, #1000	; 0x3e8
   80778:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
   8077c:	bfa8      	it	ge
   8077e:	f44f 63fa 	movge.w	r3, #2000	; 0x7d0
   80782:	4a01      	ldr	r2, [pc, #4]	; (80788 <pwm_update_duty_cycle+0x28>)
   80784:	6013      	str	r3, [r2, #0]
   80786:	4770      	bx	lr
   80788:	400942c8 	.word	0x400942c8

0008078c <adc_init>:
   8078c:	4a0b      	ldr	r2, [pc, #44]	; (807bc <adc_init+0x30>)
   8078e:	6813      	ldr	r3, [r2, #0]
   80790:	f043 0320 	orr.w	r3, r3, #32
   80794:	6013      	str	r3, [r2, #0]
   80796:	f5a2 3201 	sub.w	r2, r2, #132096	; 0x20400
   8079a:	f5a2 723c 	sub.w	r2, r2, #752	; 0x2f0
   8079e:	6813      	ldr	r3, [r2, #0]
   807a0:	f043 0301 	orr.w	r3, r3, #1
   807a4:	6013      	str	r3, [r2, #0]
   807a6:	3a0c      	subs	r2, #12
   807a8:	6813      	ldr	r3, [r2, #0]
   807aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   807ae:	6013      	str	r3, [r2, #0]
   807b0:	3a04      	subs	r2, #4
   807b2:	6813      	ldr	r3, [r2, #0]
   807b4:	f043 0302 	orr.w	r3, r3, #2
   807b8:	6013      	str	r3, [r2, #0]
   807ba:	4770      	bx	lr
   807bc:	400e0700 	.word	0x400e0700

000807c0 <main>:

//1kOhm motstand måtte byttes til en 500 ohm motstand når man holder på med den motoren og no relays
//baudrate til Can init må gjøres

int main(void)
{
   807c0:	b508      	push	{r3, lr}
		PIOA->PIO_PER |= PIO_PER_P19;  //pio enable register
   807c2:	4b18      	ldr	r3, [pc, #96]	; (80824 <main+0x64>)
   807c4:	681a      	ldr	r2, [r3, #0]
   807c6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   807ca:	601a      	str	r2, [r3, #0]
		PIOA->PIO_OER |= PIO_OER_P19;  //pio enable output register
   807cc:	691a      	ldr	r2, [r3, #16]
   807ce:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   807d2:	611a      	str	r2, [r3, #16]
		PIOA->PIO_SODR |= PIO_SODR_P19;  //set output data register
   807d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   807d6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   807da:	631a      	str	r2, [r3, #48]	; 0x30
								
		PIOA->PIO_PER |= PIO_PER_P20;  //pio enable register
   807dc:	681a      	ldr	r2, [r3, #0]
   807de:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   807e2:	601a      	str	r2, [r3, #0]
		PIOA->PIO_OER |= PIO_OER_P20;  //pio enable output register
   807e4:	691a      	ldr	r2, [r3, #16]
   807e6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   807ea:	611a      	str	r2, [r3, #16]
		PIOA->PIO_SODR |= PIO_SODR_P20;  //set output data register
   807ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   807ee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   807f2:	631a      	str	r2, [r3, #48]	; 0x30
		
		/* Initialize the SAM system */
		SystemInit();
   807f4:	4b0c      	ldr	r3, [pc, #48]	; (80828 <main+0x68>)
   807f6:	4798      	blx	r3
		WDT->WDT_MR |= WDT_MR_WDDIS; // disable the watchdog timer
   807f8:	4a0c      	ldr	r2, [pc, #48]	; (8082c <main+0x6c>)
   807fa:	6853      	ldr	r3, [r2, #4]
   807fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   80800:	6053      	str	r3, [r2, #4]
		configure_uart();
   80802:	4b0b      	ldr	r3, [pc, #44]	; (80830 <main+0x70>)
   80804:	4798      	blx	r3
		can_init_def_tx_rx_mb(CAN_BR);
   80806:	480b      	ldr	r0, [pc, #44]	; (80834 <main+0x74>)
   80808:	4b0b      	ldr	r3, [pc, #44]	; (80838 <main+0x78>)
   8080a:	4798      	blx	r3
		pwm_init();
   8080c:	4b0b      	ldr	r3, [pc, #44]	; (8083c <main+0x7c>)
   8080e:	4798      	blx	r3
		adc_init();
   80810:	4b0b      	ldr	r3, [pc, #44]	; (80840 <main+0x80>)
   80812:	4798      	blx	r3
		motor_init();
   80814:	4b0b      	ldr	r3, [pc, #44]	; (80844 <main+0x84>)
   80816:	4798      	blx	r3
		motor_dac_init();
   80818:	4b0b      	ldr	r3, [pc, #44]	; (80848 <main+0x88>)
   8081a:	4798      	blx	r3
		
		int encval = motor_read_encoder(0);
   8081c:	2000      	movs	r0, #0
   8081e:	4b0b      	ldr	r3, [pc, #44]	; (8084c <main+0x8c>)
   80820:	4798      	blx	r3
   80822:	e7fe      	b.n	80822 <main+0x62>
   80824:	400e0e00 	.word	0x400e0e00
   80828:	00080409 	.word	0x00080409
   8082c:	400e1a50 	.word	0x400e1a50
   80830:	00080b3d 	.word	0x00080b3d
   80834:	00290561 	.word	0x00290561
   80838:	00080251 	.word	0x00080251
   8083c:	000806e5 	.word	0x000806e5
   80840:	0008078d 	.word	0x0008078d
   80844:	000804ad 	.word	0x000804ad
   80848:	000805f1 	.word	0x000805f1
   8084c:	0008056d 	.word	0x0008056d

00080850 <prints>:
   80850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80854:	460d      	mov	r5, r1
   80856:	1e16      	subs	r6, r2, #0
   80858:	dd48      	ble.n	808ec <prints+0x9c>
   8085a:	780a      	ldrb	r2, [r1, #0]
   8085c:	2a00      	cmp	r2, #0
   8085e:	d035      	beq.n	808cc <prints+0x7c>
   80860:	460a      	mov	r2, r1
   80862:	2400      	movs	r4, #0
   80864:	3401      	adds	r4, #1
   80866:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   8086a:	2900      	cmp	r1, #0
   8086c:	d1fa      	bne.n	80864 <prints+0x14>
   8086e:	42a6      	cmp	r6, r4
   80870:	dc2d      	bgt.n	808ce <prints+0x7e>
   80872:	2400      	movs	r4, #0
   80874:	f003 0202 	and.w	r2, r3, #2
   80878:	2a00      	cmp	r2, #0
   8087a:	bf0c      	ite	eq
   8087c:	f04f 0820 	moveq.w	r8, #32
   80880:	f04f 0830 	movne.w	r8, #48	; 0x30
   80884:	f013 0301 	ands.w	r3, r3, #1
   80888:	d123      	bne.n	808d2 <prints+0x82>
   8088a:	2c00      	cmp	r4, #0
   8088c:	dd28      	ble.n	808e0 <prints+0x90>
   8088e:	4626      	mov	r6, r4
   80890:	fa5f f988 	uxtb.w	r9, r8
   80894:	4f18      	ldr	r7, [pc, #96]	; (808f8 <prints+0xa8>)
   80896:	4648      	mov	r0, r9
   80898:	47b8      	blx	r7
   8089a:	3e01      	subs	r6, #1
   8089c:	d1fb      	bne.n	80896 <prints+0x46>
   8089e:	7828      	ldrb	r0, [r5, #0]
   808a0:	b188      	cbz	r0, 808c6 <prints+0x76>
   808a2:	4f15      	ldr	r7, [pc, #84]	; (808f8 <prints+0xa8>)
   808a4:	47b8      	blx	r7
   808a6:	3401      	adds	r4, #1
   808a8:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   808ac:	2800      	cmp	r0, #0
   808ae:	d1f9      	bne.n	808a4 <prints+0x54>
   808b0:	2e00      	cmp	r6, #0
   808b2:	dd08      	ble.n	808c6 <prints+0x76>
   808b4:	4635      	mov	r5, r6
   808b6:	fa5f f888 	uxtb.w	r8, r8
   808ba:	4f0f      	ldr	r7, [pc, #60]	; (808f8 <prints+0xa8>)
   808bc:	4640      	mov	r0, r8
   808be:	47b8      	blx	r7
   808c0:	3d01      	subs	r5, #1
   808c2:	d1fb      	bne.n	808bc <prints+0x6c>
   808c4:	4434      	add	r4, r6
   808c6:	4620      	mov	r0, r4
   808c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   808cc:	2400      	movs	r4, #0
   808ce:	1b34      	subs	r4, r6, r4
   808d0:	e7d0      	b.n	80874 <prints+0x24>
   808d2:	4626      	mov	r6, r4
   808d4:	7828      	ldrb	r0, [r5, #0]
   808d6:	b108      	cbz	r0, 808dc <prints+0x8c>
   808d8:	2400      	movs	r4, #0
   808da:	e7e2      	b.n	808a2 <prints+0x52>
   808dc:	2400      	movs	r4, #0
   808de:	e7e7      	b.n	808b0 <prints+0x60>
   808e0:	4626      	mov	r6, r4
   808e2:	461c      	mov	r4, r3
   808e4:	e7db      	b.n	8089e <prints+0x4e>
   808e6:	f04f 0820 	mov.w	r8, #32
   808ea:	e7d8      	b.n	8089e <prints+0x4e>
   808ec:	f013 0401 	ands.w	r4, r3, #1
   808f0:	d0f9      	beq.n	808e6 <prints+0x96>
   808f2:	f04f 0820 	mov.w	r8, #32
   808f6:	e7ed      	b.n	808d4 <prints+0x84>
   808f8:	00080ba5 	.word	0x00080ba5

000808fc <printi>:
   808fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   808fe:	b085      	sub	sp, #20
   80900:	4607      	mov	r7, r0
   80902:	b381      	cbz	r1, 80966 <printi+0x6a>
   80904:	460c      	mov	r4, r1
   80906:	b10b      	cbz	r3, 8090c <printi+0x10>
   80908:	2a0a      	cmp	r2, #10
   8090a:	d038      	beq.n	8097e <printi+0x82>
   8090c:	2300      	movs	r3, #0
   8090e:	f88d 300f 	strb.w	r3, [sp, #15]
   80912:	2600      	movs	r6, #0
   80914:	2900      	cmp	r1, #0
   80916:	d046      	beq.n	809a6 <printi+0xaa>
   80918:	f10d 050f 	add.w	r5, sp, #15
   8091c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8091e:	393a      	subs	r1, #58	; 0x3a
   80920:	fbb4 f3f2 	udiv	r3, r4, r2
   80924:	fb02 4313 	mls	r3, r2, r3, r4
   80928:	2b09      	cmp	r3, #9
   8092a:	bfc8      	it	gt
   8092c:	185b      	addgt	r3, r3, r1
   8092e:	3330      	adds	r3, #48	; 0x30
   80930:	f805 3d01 	strb.w	r3, [r5, #-1]!
   80934:	fbb4 f4f2 	udiv	r4, r4, r2
   80938:	2c00      	cmp	r4, #0
   8093a:	d1f1      	bne.n	80920 <printi+0x24>
   8093c:	b156      	cbz	r6, 80954 <printi+0x58>
   8093e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80940:	b11b      	cbz	r3, 8094a <printi+0x4e>
   80942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80944:	f013 0f02 	tst.w	r3, #2
   80948:	d125      	bne.n	80996 <printi+0x9a>
   8094a:	232d      	movs	r3, #45	; 0x2d
   8094c:	f805 3c01 	strb.w	r3, [r5, #-1]
   80950:	3d01      	subs	r5, #1
   80952:	2600      	movs	r6, #0
   80954:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80956:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80958:	4629      	mov	r1, r5
   8095a:	4638      	mov	r0, r7
   8095c:	4c14      	ldr	r4, [pc, #80]	; (809b0 <printi+0xb4>)
   8095e:	47a0      	blx	r4
   80960:	4430      	add	r0, r6
   80962:	b005      	add	sp, #20
   80964:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80966:	2330      	movs	r3, #48	; 0x30
   80968:	f88d 3004 	strb.w	r3, [sp, #4]
   8096c:	2300      	movs	r3, #0
   8096e:	f88d 3005 	strb.w	r3, [sp, #5]
   80972:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80974:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80976:	a901      	add	r1, sp, #4
   80978:	4c0d      	ldr	r4, [pc, #52]	; (809b0 <printi+0xb4>)
   8097a:	47a0      	blx	r4
   8097c:	e7f1      	b.n	80962 <printi+0x66>
   8097e:	2900      	cmp	r1, #0
   80980:	dac4      	bge.n	8090c <printi+0x10>
   80982:	424c      	negs	r4, r1
   80984:	2300      	movs	r3, #0
   80986:	f88d 300f 	strb.w	r3, [sp, #15]
   8098a:	f10d 050f 	add.w	r5, sp, #15
   8098e:	2c00      	cmp	r4, #0
   80990:	d0d5      	beq.n	8093e <printi+0x42>
   80992:	2601      	movs	r6, #1
   80994:	e7c0      	b.n	80918 <printi+0x1c>
   80996:	202d      	movs	r0, #45	; 0x2d
   80998:	4b06      	ldr	r3, [pc, #24]	; (809b4 <printi+0xb8>)
   8099a:	4798      	blx	r3
   8099c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8099e:	3b01      	subs	r3, #1
   809a0:	930a      	str	r3, [sp, #40]	; 0x28
   809a2:	2601      	movs	r6, #1
   809a4:	e7d6      	b.n	80954 <printi+0x58>
   809a6:	461e      	mov	r6, r3
   809a8:	f10d 050f 	add.w	r5, sp, #15
   809ac:	e7d2      	b.n	80954 <printi+0x58>
   809ae:	bf00      	nop
   809b0:	00080851 	.word	0x00080851
   809b4:	00080ba5 	.word	0x00080ba5

000809b8 <print>:
   809b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   809bc:	b087      	sub	sp, #28
   809be:	4680      	mov	r8, r0
   809c0:	780b      	ldrb	r3, [r1, #0]
   809c2:	2b00      	cmp	r3, #0
   809c4:	f000 8094 	beq.w	80af0 <print+0x138>
   809c8:	468b      	mov	fp, r1
   809ca:	4617      	mov	r7, r2
   809cc:	2500      	movs	r5, #0
   809ce:	4e4e      	ldr	r6, [pc, #312]	; (80b08 <print+0x150>)
   809d0:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80b10 <print+0x158>
   809d4:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80b14 <print+0x15c>
   809d8:	e046      	b.n	80a68 <print+0xb0>
   809da:	2200      	movs	r2, #0
   809dc:	e070      	b.n	80ac0 <print+0x108>
   809de:	6839      	ldr	r1, [r7, #0]
   809e0:	3704      	adds	r7, #4
   809e2:	484a      	ldr	r0, [pc, #296]	; (80b0c <print+0x154>)
   809e4:	2900      	cmp	r1, #0
   809e6:	bf08      	it	eq
   809e8:	4601      	moveq	r1, r0
   809ea:	4640      	mov	r0, r8
   809ec:	47d0      	blx	sl
   809ee:	4405      	add	r5, r0
   809f0:	e035      	b.n	80a5e <print+0xa6>
   809f2:	6839      	ldr	r1, [r7, #0]
   809f4:	3704      	adds	r7, #4
   809f6:	2061      	movs	r0, #97	; 0x61
   809f8:	9002      	str	r0, [sp, #8]
   809fa:	9301      	str	r3, [sp, #4]
   809fc:	9200      	str	r2, [sp, #0]
   809fe:	2301      	movs	r3, #1
   80a00:	220a      	movs	r2, #10
   80a02:	4640      	mov	r0, r8
   80a04:	47c8      	blx	r9
   80a06:	4405      	add	r5, r0
   80a08:	e029      	b.n	80a5e <print+0xa6>
   80a0a:	6839      	ldr	r1, [r7, #0]
   80a0c:	3704      	adds	r7, #4
   80a0e:	2061      	movs	r0, #97	; 0x61
   80a10:	9002      	str	r0, [sp, #8]
   80a12:	9301      	str	r3, [sp, #4]
   80a14:	9200      	str	r2, [sp, #0]
   80a16:	2300      	movs	r3, #0
   80a18:	2210      	movs	r2, #16
   80a1a:	4640      	mov	r0, r8
   80a1c:	47c8      	blx	r9
   80a1e:	4405      	add	r5, r0
   80a20:	e01d      	b.n	80a5e <print+0xa6>
   80a22:	6839      	ldr	r1, [r7, #0]
   80a24:	3704      	adds	r7, #4
   80a26:	2041      	movs	r0, #65	; 0x41
   80a28:	9002      	str	r0, [sp, #8]
   80a2a:	9301      	str	r3, [sp, #4]
   80a2c:	9200      	str	r2, [sp, #0]
   80a2e:	2300      	movs	r3, #0
   80a30:	2210      	movs	r2, #16
   80a32:	4640      	mov	r0, r8
   80a34:	47c8      	blx	r9
   80a36:	4405      	add	r5, r0
   80a38:	e011      	b.n	80a5e <print+0xa6>
   80a3a:	6839      	ldr	r1, [r7, #0]
   80a3c:	3704      	adds	r7, #4
   80a3e:	2061      	movs	r0, #97	; 0x61
   80a40:	9002      	str	r0, [sp, #8]
   80a42:	9301      	str	r3, [sp, #4]
   80a44:	9200      	str	r2, [sp, #0]
   80a46:	2300      	movs	r3, #0
   80a48:	220a      	movs	r2, #10
   80a4a:	4640      	mov	r0, r8
   80a4c:	47c8      	blx	r9
   80a4e:	4405      	add	r5, r0
   80a50:	e005      	b.n	80a5e <print+0xa6>
   80a52:	46a3      	mov	fp, r4
   80a54:	f89b 0000 	ldrb.w	r0, [fp]
   80a58:	47b0      	blx	r6
   80a5a:	3501      	adds	r5, #1
   80a5c:	465c      	mov	r4, fp
   80a5e:	f104 0b01 	add.w	fp, r4, #1
   80a62:	7863      	ldrb	r3, [r4, #1]
   80a64:	2b00      	cmp	r3, #0
   80a66:	d044      	beq.n	80af2 <print+0x13a>
   80a68:	2b25      	cmp	r3, #37	; 0x25
   80a6a:	d1f3      	bne.n	80a54 <print+0x9c>
   80a6c:	f10b 0401 	add.w	r4, fp, #1
   80a70:	f89b 3001 	ldrb.w	r3, [fp, #1]
   80a74:	2b00      	cmp	r3, #0
   80a76:	d03c      	beq.n	80af2 <print+0x13a>
   80a78:	2b25      	cmp	r3, #37	; 0x25
   80a7a:	d0ea      	beq.n	80a52 <print+0x9a>
   80a7c:	2b2d      	cmp	r3, #45	; 0x2d
   80a7e:	bf06      	itte	eq
   80a80:	f10b 0402 	addeq.w	r4, fp, #2
   80a84:	2301      	moveq	r3, #1
   80a86:	2300      	movne	r3, #0
   80a88:	7822      	ldrb	r2, [r4, #0]
   80a8a:	2a30      	cmp	r2, #48	; 0x30
   80a8c:	d105      	bne.n	80a9a <print+0xe2>
   80a8e:	f043 0302 	orr.w	r3, r3, #2
   80a92:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   80a96:	2a30      	cmp	r2, #48	; 0x30
   80a98:	d0f9      	beq.n	80a8e <print+0xd6>
   80a9a:	7821      	ldrb	r1, [r4, #0]
   80a9c:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80aa0:	b2d2      	uxtb	r2, r2
   80aa2:	2a09      	cmp	r2, #9
   80aa4:	d899      	bhi.n	809da <print+0x22>
   80aa6:	2200      	movs	r2, #0
   80aa8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80aac:	3930      	subs	r1, #48	; 0x30
   80aae:	eb01 0242 	add.w	r2, r1, r2, lsl #1
   80ab2:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   80ab6:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80aba:	b2c0      	uxtb	r0, r0
   80abc:	2809      	cmp	r0, #9
   80abe:	d9f3      	bls.n	80aa8 <print+0xf0>
   80ac0:	2973      	cmp	r1, #115	; 0x73
   80ac2:	d08c      	beq.n	809de <print+0x26>
   80ac4:	2964      	cmp	r1, #100	; 0x64
   80ac6:	d094      	beq.n	809f2 <print+0x3a>
   80ac8:	2978      	cmp	r1, #120	; 0x78
   80aca:	d09e      	beq.n	80a0a <print+0x52>
   80acc:	2958      	cmp	r1, #88	; 0x58
   80ace:	d0a8      	beq.n	80a22 <print+0x6a>
   80ad0:	2975      	cmp	r1, #117	; 0x75
   80ad2:	d0b2      	beq.n	80a3a <print+0x82>
   80ad4:	2963      	cmp	r1, #99	; 0x63
   80ad6:	d1c2      	bne.n	80a5e <print+0xa6>
   80ad8:	6839      	ldr	r1, [r7, #0]
   80ada:	3704      	adds	r7, #4
   80adc:	f88d 1014 	strb.w	r1, [sp, #20]
   80ae0:	2100      	movs	r1, #0
   80ae2:	f88d 1015 	strb.w	r1, [sp, #21]
   80ae6:	a905      	add	r1, sp, #20
   80ae8:	4640      	mov	r0, r8
   80aea:	47d0      	blx	sl
   80aec:	4405      	add	r5, r0
   80aee:	e7b6      	b.n	80a5e <print+0xa6>
   80af0:	2500      	movs	r5, #0
   80af2:	f1b8 0f00 	cmp.w	r8, #0
   80af6:	d003      	beq.n	80b00 <print+0x148>
   80af8:	f8d8 3000 	ldr.w	r3, [r8]
   80afc:	2200      	movs	r2, #0
   80afe:	701a      	strb	r2, [r3, #0]
   80b00:	4628      	mov	r0, r5
   80b02:	b007      	add	sp, #28
   80b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80b08:	00080ba5 	.word	0x00080ba5
   80b0c:	00080de4 	.word	0x00080de4
   80b10:	00080851 	.word	0x00080851
   80b14:	000808fd 	.word	0x000808fd

00080b18 <printf>:
   80b18:	b40f      	push	{r0, r1, r2, r3}
   80b1a:	b500      	push	{lr}
   80b1c:	b083      	sub	sp, #12
   80b1e:	aa04      	add	r2, sp, #16
   80b20:	f852 1b04 	ldr.w	r1, [r2], #4
   80b24:	9201      	str	r2, [sp, #4]
   80b26:	2000      	movs	r0, #0
   80b28:	4b03      	ldr	r3, [pc, #12]	; (80b38 <printf+0x20>)
   80b2a:	4798      	blx	r3
   80b2c:	b003      	add	sp, #12
   80b2e:	f85d eb04 	ldr.w	lr, [sp], #4
   80b32:	b004      	add	sp, #16
   80b34:	4770      	bx	lr
   80b36:	bf00      	nop
   80b38:	000809b9 	.word	0x000809b9

00080b3c <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80b3c:	4b16      	ldr	r3, [pc, #88]	; (80b98 <configure_uart+0x5c>)
   80b3e:	2200      	movs	r2, #0
   80b40:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80b42:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80b44:	4b15      	ldr	r3, [pc, #84]	; (80b9c <configure_uart+0x60>)
   80b46:	f44f 7140 	mov.w	r1, #768	; 0x300
   80b4a:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80b4c:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80b4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80b50:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80b52:	4002      	ands	r2, r0
   80b54:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80b58:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80b5a:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80b5c:	f44f 7280 	mov.w	r2, #256	; 0x100
   80b60:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80b64:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80b66:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80b6a:	21ac      	movs	r1, #172	; 0xac
   80b6c:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80b6e:	f240 2123 	movw	r1, #547	; 0x223
   80b72:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80b74:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80b78:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80b7a:	f240 2102 	movw	r1, #514	; 0x202
   80b7e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80b82:	f04f 31ff 	mov.w	r1, #4294967295
   80b86:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80b88:	21e1      	movs	r1, #225	; 0xe1
   80b8a:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80b8c:	4904      	ldr	r1, [pc, #16]	; (80ba0 <configure_uart+0x64>)
   80b8e:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80b90:	2250      	movs	r2, #80	; 0x50
   80b92:	601a      	str	r2, [r3, #0]
   80b94:	4770      	bx	lr
   80b96:	bf00      	nop
   80b98:	2000045c 	.word	0x2000045c
   80b9c:	400e0e00 	.word	0x400e0e00
   80ba0:	e000e100 	.word	0xe000e100

00080ba4 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80ba4:	4b07      	ldr	r3, [pc, #28]	; (80bc4 <uart_putchar+0x20>)
   80ba6:	695b      	ldr	r3, [r3, #20]
   80ba8:	f013 0f02 	tst.w	r3, #2
   80bac:	d008      	beq.n	80bc0 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80bae:	4b05      	ldr	r3, [pc, #20]	; (80bc4 <uart_putchar+0x20>)
   80bb0:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80bb2:	461a      	mov	r2, r3
   80bb4:	6953      	ldr	r3, [r2, #20]
   80bb6:	f413 7f00 	tst.w	r3, #512	; 0x200
   80bba:	d0fb      	beq.n	80bb4 <uart_putchar+0x10>
	return 0;
   80bbc:	2000      	movs	r0, #0
   80bbe:	4770      	bx	lr
	return 1;
   80bc0:	2001      	movs	r0, #1
}
   80bc2:	4770      	bx	lr
   80bc4:	400e0800 	.word	0x400e0800

00080bc8 <UART_Handler>:

void UART_Handler(void)
{
   80bc8:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80bca:	4b15      	ldr	r3, [pc, #84]	; (80c20 <UART_Handler+0x58>)
   80bcc:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80bce:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80bd2:	d003      	beq.n	80bdc <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80bd4:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80bd8:	4a11      	ldr	r2, [pc, #68]	; (80c20 <UART_Handler+0x58>)
   80bda:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80bdc:	f013 0f01 	tst.w	r3, #1
   80be0:	d012      	beq.n	80c08 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80be2:	4810      	ldr	r0, [pc, #64]	; (80c24 <UART_Handler+0x5c>)
   80be4:	7842      	ldrb	r2, [r0, #1]
   80be6:	1c53      	adds	r3, r2, #1
   80be8:	4259      	negs	r1, r3
   80bea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80bee:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80bf2:	bf58      	it	pl
   80bf4:	424b      	negpl	r3, r1
   80bf6:	7801      	ldrb	r1, [r0, #0]
   80bf8:	428b      	cmp	r3, r1
   80bfa:	d006      	beq.n	80c0a <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80bfc:	4908      	ldr	r1, [pc, #32]	; (80c20 <UART_Handler+0x58>)
   80bfe:	6988      	ldr	r0, [r1, #24]
   80c00:	4908      	ldr	r1, [pc, #32]	; (80c24 <UART_Handler+0x5c>)
   80c02:	440a      	add	r2, r1
   80c04:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80c06:	704b      	strb	r3, [r1, #1]
   80c08:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80c0a:	4807      	ldr	r0, [pc, #28]	; (80c28 <UART_Handler+0x60>)
   80c0c:	4b07      	ldr	r3, [pc, #28]	; (80c2c <UART_Handler+0x64>)
   80c0e:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80c10:	4b03      	ldr	r3, [pc, #12]	; (80c20 <UART_Handler+0x58>)
   80c12:	699a      	ldr	r2, [r3, #24]
   80c14:	4b03      	ldr	r3, [pc, #12]	; (80c24 <UART_Handler+0x5c>)
   80c16:	7859      	ldrb	r1, [r3, #1]
   80c18:	440b      	add	r3, r1
   80c1a:	709a      	strb	r2, [r3, #2]
			return;
   80c1c:	bd08      	pop	{r3, pc}
   80c1e:	bf00      	nop
   80c20:	400e0800 	.word	0x400e0800
   80c24:	2000045c 	.word	0x2000045c
   80c28:	00080dec 	.word	0x00080dec
   80c2c:	00080b19 	.word	0x00080b19

00080c30 <__libc_init_array>:
   80c30:	b570      	push	{r4, r5, r6, lr}
   80c32:	4e0f      	ldr	r6, [pc, #60]	; (80c70 <__libc_init_array+0x40>)
   80c34:	4d0f      	ldr	r5, [pc, #60]	; (80c74 <__libc_init_array+0x44>)
   80c36:	1b76      	subs	r6, r6, r5
   80c38:	10b6      	asrs	r6, r6, #2
   80c3a:	bf18      	it	ne
   80c3c:	2400      	movne	r4, #0
   80c3e:	d005      	beq.n	80c4c <__libc_init_array+0x1c>
   80c40:	3401      	adds	r4, #1
   80c42:	f855 3b04 	ldr.w	r3, [r5], #4
   80c46:	4798      	blx	r3
   80c48:	42a6      	cmp	r6, r4
   80c4a:	d1f9      	bne.n	80c40 <__libc_init_array+0x10>
   80c4c:	4e0a      	ldr	r6, [pc, #40]	; (80c78 <__libc_init_array+0x48>)
   80c4e:	4d0b      	ldr	r5, [pc, #44]	; (80c7c <__libc_init_array+0x4c>)
   80c50:	f000 f8de 	bl	80e10 <_init>
   80c54:	1b76      	subs	r6, r6, r5
   80c56:	10b6      	asrs	r6, r6, #2
   80c58:	bf18      	it	ne
   80c5a:	2400      	movne	r4, #0
   80c5c:	d006      	beq.n	80c6c <__libc_init_array+0x3c>
   80c5e:	3401      	adds	r4, #1
   80c60:	f855 3b04 	ldr.w	r3, [r5], #4
   80c64:	4798      	blx	r3
   80c66:	42a6      	cmp	r6, r4
   80c68:	d1f9      	bne.n	80c5e <__libc_init_array+0x2e>
   80c6a:	bd70      	pop	{r4, r5, r6, pc}
   80c6c:	bd70      	pop	{r4, r5, r6, pc}
   80c6e:	bf00      	nop
   80c70:	00080e1c 	.word	0x00080e1c
   80c74:	00080e1c 	.word	0x00080e1c
   80c78:	00080e24 	.word	0x00080e24
   80c7c:	00080e1c 	.word	0x00080e1c

00080c80 <register_fini>:
   80c80:	4b02      	ldr	r3, [pc, #8]	; (80c8c <register_fini+0xc>)
   80c82:	b113      	cbz	r3, 80c8a <register_fini+0xa>
   80c84:	4802      	ldr	r0, [pc, #8]	; (80c90 <register_fini+0x10>)
   80c86:	f000 b805 	b.w	80c94 <atexit>
   80c8a:	4770      	bx	lr
   80c8c:	00000000 	.word	0x00000000
   80c90:	00080ca1 	.word	0x00080ca1

00080c94 <atexit>:
   80c94:	2300      	movs	r3, #0
   80c96:	4601      	mov	r1, r0
   80c98:	461a      	mov	r2, r3
   80c9a:	4618      	mov	r0, r3
   80c9c:	f000 b81e 	b.w	80cdc <__register_exitproc>

00080ca0 <__libc_fini_array>:
   80ca0:	b538      	push	{r3, r4, r5, lr}
   80ca2:	4c0a      	ldr	r4, [pc, #40]	; (80ccc <__libc_fini_array+0x2c>)
   80ca4:	4d0a      	ldr	r5, [pc, #40]	; (80cd0 <__libc_fini_array+0x30>)
   80ca6:	1b64      	subs	r4, r4, r5
   80ca8:	10a4      	asrs	r4, r4, #2
   80caa:	d00a      	beq.n	80cc2 <__libc_fini_array+0x22>
   80cac:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80cb0:	3b01      	subs	r3, #1
   80cb2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80cb6:	3c01      	subs	r4, #1
   80cb8:	f855 3904 	ldr.w	r3, [r5], #-4
   80cbc:	4798      	blx	r3
   80cbe:	2c00      	cmp	r4, #0
   80cc0:	d1f9      	bne.n	80cb6 <__libc_fini_array+0x16>
   80cc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80cc6:	f000 b8ad 	b.w	80e24 <_fini>
   80cca:	bf00      	nop
   80ccc:	00080e34 	.word	0x00080e34
   80cd0:	00080e30 	.word	0x00080e30

00080cd4 <__retarget_lock_acquire_recursive>:
   80cd4:	4770      	bx	lr
   80cd6:	bf00      	nop

00080cd8 <__retarget_lock_release_recursive>:
   80cd8:	4770      	bx	lr
   80cda:	bf00      	nop

00080cdc <__register_exitproc>:
   80cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80ce0:	4d2c      	ldr	r5, [pc, #176]	; (80d94 <__register_exitproc+0xb8>)
   80ce2:	4606      	mov	r6, r0
   80ce4:	6828      	ldr	r0, [r5, #0]
   80ce6:	4698      	mov	r8, r3
   80ce8:	460f      	mov	r7, r1
   80cea:	4691      	mov	r9, r2
   80cec:	f7ff fff2 	bl	80cd4 <__retarget_lock_acquire_recursive>
   80cf0:	4b29      	ldr	r3, [pc, #164]	; (80d98 <__register_exitproc+0xbc>)
   80cf2:	681c      	ldr	r4, [r3, #0]
   80cf4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80cf8:	2b00      	cmp	r3, #0
   80cfa:	d03e      	beq.n	80d7a <__register_exitproc+0x9e>
   80cfc:	685a      	ldr	r2, [r3, #4]
   80cfe:	2a1f      	cmp	r2, #31
   80d00:	dc1c      	bgt.n	80d3c <__register_exitproc+0x60>
   80d02:	f102 0e01 	add.w	lr, r2, #1
   80d06:	b176      	cbz	r6, 80d26 <__register_exitproc+0x4a>
   80d08:	2101      	movs	r1, #1
   80d0a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80d0e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80d12:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80d16:	4091      	lsls	r1, r2
   80d18:	4308      	orrs	r0, r1
   80d1a:	2e02      	cmp	r6, #2
   80d1c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80d20:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80d24:	d023      	beq.n	80d6e <__register_exitproc+0x92>
   80d26:	3202      	adds	r2, #2
   80d28:	f8c3 e004 	str.w	lr, [r3, #4]
   80d2c:	6828      	ldr	r0, [r5, #0]
   80d2e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80d32:	f7ff ffd1 	bl	80cd8 <__retarget_lock_release_recursive>
   80d36:	2000      	movs	r0, #0
   80d38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80d3c:	4b17      	ldr	r3, [pc, #92]	; (80d9c <__register_exitproc+0xc0>)
   80d3e:	b30b      	cbz	r3, 80d84 <__register_exitproc+0xa8>
   80d40:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80d44:	f3af 8000 	nop.w
   80d48:	4603      	mov	r3, r0
   80d4a:	b1d8      	cbz	r0, 80d84 <__register_exitproc+0xa8>
   80d4c:	2000      	movs	r0, #0
   80d4e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80d52:	f04f 0e01 	mov.w	lr, #1
   80d56:	6058      	str	r0, [r3, #4]
   80d58:	6019      	str	r1, [r3, #0]
   80d5a:	4602      	mov	r2, r0
   80d5c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80d60:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80d64:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80d68:	2e00      	cmp	r6, #0
   80d6a:	d0dc      	beq.n	80d26 <__register_exitproc+0x4a>
   80d6c:	e7cc      	b.n	80d08 <__register_exitproc+0x2c>
   80d6e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80d72:	4301      	orrs	r1, r0
   80d74:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80d78:	e7d5      	b.n	80d26 <__register_exitproc+0x4a>
   80d7a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80d7e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80d82:	e7bb      	b.n	80cfc <__register_exitproc+0x20>
   80d84:	6828      	ldr	r0, [r5, #0]
   80d86:	f7ff ffa7 	bl	80cd8 <__retarget_lock_release_recursive>
   80d8a:	f04f 30ff 	mov.w	r0, #4294967295
   80d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80d92:	bf00      	nop
   80d94:	20000438 	.word	0x20000438
   80d98:	00080e0c 	.word	0x00080e0c
   80d9c:	00000000 	.word	0x00000000
   80da0:	304e4143 	.word	0x304e4143
   80da4:	73656d20 	.word	0x73656d20
   80da8:	65676173 	.word	0x65676173
   80dac:	72726120 	.word	0x72726120
   80db0:	64657669 	.word	0x64657669
   80db4:	206e6920 	.word	0x206e6920
   80db8:	2d6e6f6e 	.word	0x2d6e6f6e
   80dbc:	64657375 	.word	0x64657375
   80dc0:	69616d20 	.word	0x69616d20
   80dc4:	786f626c 	.word	0x786f626c
   80dc8:	00000d0a 	.word	0x00000d0a
   80dcc:	3a42534d 	.word	0x3a42534d
   80dd0:	20782520 	.word	0x20782520
   80dd4:	00000009 	.word	0x00000009
   80dd8:	3a42534c 	.word	0x3a42534c
   80ddc:	20782520 	.word	0x20782520
   80de0:	00000009 	.word	0x00000009
   80de4:	6c756e28 	.word	0x6c756e28
   80de8:	0000296c 	.word	0x0000296c
   80dec:	3a525245 	.word	0x3a525245
   80df0:	52415520 	.word	0x52415520
   80df4:	58522054 	.word	0x58522054
   80df8:	66756220 	.word	0x66756220
   80dfc:	20726566 	.word	0x20726566
   80e00:	66207369 	.word	0x66207369
   80e04:	0a6c6c75 	.word	0x0a6c6c75
   80e08:	0000000d 	.word	0x0000000d

00080e0c <_global_impure_ptr>:
   80e0c:	20000010                                ... 

00080e10 <_init>:
   80e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80e12:	bf00      	nop
   80e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80e16:	bc08      	pop	{r3}
   80e18:	469e      	mov	lr, r3
   80e1a:	4770      	bx	lr

00080e1c <__init_array_start>:
   80e1c:	00080c81 	.word	0x00080c81

00080e20 <__frame_dummy_init_array_entry>:
   80e20:	00080119                                ....

00080e24 <_fini>:
   80e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80e26:	bf00      	nop
   80e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80e2a:	bc08      	pop	{r3}
   80e2c:	469e      	mov	lr, r3
   80e2e:	4770      	bx	lr

00080e30 <__fini_array_start>:
   80e30:	000800f5 	.word	0x000800f5
