Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Wed May 26 18:06:55 2021
| Host         : DESKTOP-F536KDH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_CPU_System_wrapper_control_sets_placed.rpt
| Design       : design_CPU_System_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   411 |
| Unused register locations in slices containing registers |  1245 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2065 |          555 |
| No           | No                    | Yes                    |             395 |          113 |
| No           | Yes                   | No                     |            1445 |          514 |
| Yes          | No                    | No                     |            1353 |          401 |
| Yes          | No                    | Yes                    |             336 |           74 |
| Yes          | Yes                   | No                     |            1649 |          519 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                              |                                                                                                                                        Enable Signal                                                                                                                                       |                                                                                                                                      Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/p_43_out                                                                                                                                                                                                                                     |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                      | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                    |                1 |              1 |
| ~design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                                                                                           | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                          |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                    |                1 |              1 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/R                                                                                                       |                1 |              1 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                          |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                                  |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                              |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/p_48_out                                                                                                                                                                                                                                     |                1 |              1 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
| ~design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                              |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/p_47_out                                                                                                                                                                                                                                     |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/p_46_out                                                                                                                                                                                                                                     |                1 |              1 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/p_45_out                                                                                                                                                                                                                                     |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_len                                                                                                                                                                                                                           | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                                    |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/p_42_out                                                                                                                                                                                                                                     |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/p_44_out                                                                                                                                                                                                                                     |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                          |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                       |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                 |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                                 |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                    |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                         |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                  |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                          |                1 |              1 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                    |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                    | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                    | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                            |                1 |              2 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                             |                1 |              2 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              2 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                            |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                             |                1 |              2 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                             |                1 |              2 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                            |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                        |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                             |                1 |              2 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                               | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                       |                1 |              2 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                1 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |              3 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                       |                1 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                       |                1 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                       |                1 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                       |                1 |              3 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                                   |                2 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                 |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                 |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                                    |                1 |              4 |
| ~design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                                        |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                           | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                           | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                             |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                  |                4 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                             | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |                2 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[3]                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[3]                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                     | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                2 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                   | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                             | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                             |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                            |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                 | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Using_FPGA.Native                                                                                                                                                                                             | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                                    |                2 |              5 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              5 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/len[4]_i_1_n_0                                                                                                                                                                                                                    | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                                    |                2 |              5 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                             |                1 |              5 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |              5 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                2 |              5 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                                                                                             | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                                    |                2 |              5 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                                                         |                2 |              6 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                                                         |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                  |                1 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                1 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | design_CPU_System_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                     | design_CPU_System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                             |                1 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                               | design_CPU_System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                             |                1 |              6 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                 |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                  |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                              |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                              |                3 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                              |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                              |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                         |                2 |              6 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                              |                2 |              6 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                              |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                         |                2 |              6 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                  |                3 |              7 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                         | design_CPU_System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                             |                2 |              7 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                2 |              7 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                   |                3 |              7 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                    | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                          |                2 |              7 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                    | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                          |                2 |              7 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                              | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Dbg_Mem_Access.rd_wr_excl_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                           | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                                                                      |                4 |              7 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                3 |              7 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                  | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                4 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                     | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                3 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                        |                2 |              8 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                        |                                                                                                                                                                                                                                                                                            |                7 |              8 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                        |                                                                                                                                                                                                                                                                                            |                7 |              8 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                        |                                                                                                                                                                                                                                                                                            |                7 |              8 |
|  design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              8 |
| ~design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31              | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                        |                2 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                   |                6 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                          |                2 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                   |                3 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                               | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                2 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                3 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                      | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                2 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                2 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                         | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                             |                3 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                    | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                    | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              8 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                        |                                                                                                                                                                                                                                                                                            |                7 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                 | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                4 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                     | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                4 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                   | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                     | design_CPU_System_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                3 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                     | design_CPU_System_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                5 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                4 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                 | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                2 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                5 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                   | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              9 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                              | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                  |                3 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                              | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                  |                3 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                              | design_CPU_System_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                  |                2 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                             |                3 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |                2 |             10 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                 |                4 |             10 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             10 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                        |                2 |             10 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                 |                4 |             11 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                        |                2 |             12 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             12 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                        |                3 |             12 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                     | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                   |                6 |             14 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                     |                5 |             15 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                7 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                4 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                     | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                5 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                          | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/E[0]                                                                                                                                          | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                4 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                      | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | design_CPU_System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                5 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_20_out                                                                                                                                      | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                               | design_CPU_System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                5 |             16 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                        |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                |                6 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                      | design_CPU_System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                6 |             16 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             16 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             16 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                3 |             16 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                           |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                4 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                             |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                          | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                      | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_20_out                                                                                                                                      | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                     |                5 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                     | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                5 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             16 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                3 |             16 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                             |                2 |             16 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                             |                2 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                        |                3 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                9 |             16 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |                6 |             17 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | design_CPU_System_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                             |                6 |             17 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                             |                6 |             17 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                   |                4 |             17 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                5 |             17 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                         | design_CPU_System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                5 |             17 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                5 |             17 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                    | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                5 |             18 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                    | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                4 |             18 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                        |                3 |             18 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                        |                3 |             18 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                4 |             18 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                3 |             18 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                9 |             19 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                            |               16 |             21 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                7 |             22 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                7 |             22 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                  |                9 |             23 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  sys_clock_IBUF                                                         | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                       | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               15 |             24 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                    | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |                9 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                                                        |               18 |             26 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                8 |             27 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                9 |             27 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |               11 |             27 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                8 |             28 |
|  dbg_hub/inst/itck_i                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                4 |             28 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                  |                9 |             29 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                  |               10 |             30 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                  |                9 |             30 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                          |               14 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                 | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                7 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                           | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |               10 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                       | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                      |               12 |             32 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               10 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                           | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |               10 |             32 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Dbg_Mem_Access.input_reg[31][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                             |               14 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                               | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                          |                9 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                 |               11 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                       | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               11 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                            | design_CPU_System_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |               32 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                       | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                5 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                 | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                9 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[3].FDRE_I/CI                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                            | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |               10 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                6 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                          | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |               10 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                          | design_CPU_System_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                5 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                         | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                   |               14 |             33 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |               14 |             33 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             34 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_intc_0/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                                                        |               12 |             34 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             35 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             35 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                                                                                                 | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                                    |                6 |             35 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             36 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             36 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             36 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             36 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                                                                                          | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                                    |               10 |             39 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             41 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                                    |               17 |             41 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |               12 |             44 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                             |               16 |             49 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               11 |             49 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             49 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             49 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_CPU_System_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               17 |             50 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |               24 |             64 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  dbg_hub/inst/itck_i                                                    |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               24 |             64 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |               17 |             72 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |               17 |             72 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                        |                                                                                                                                                                                                                                                                                            |               11 |             75 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |               29 |             80 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                               | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               30 |             89 |
|  design_CPU_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               39 |             96 |
|  sys_clock_IBUF                                                         |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               25 |             98 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               29 |             99 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                     |               33 |            120 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               16 |            128 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               63 |            145 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                              | design_CPU_System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               86 |            225 |
|  design_CPU_System_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |              494 |           1968 |
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    38 |
| 2      |                    22 |
| 3      |                    18 |
| 4      |                    57 |
| 5      |                     7 |
| 6      |                    22 |
| 7      |                    10 |
| 8      |                    34 |
| 9      |                    10 |
| 10     |                    14 |
| 11     |                     1 |
| 12     |                     8 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                   168 |
+--------+-----------------------+


