arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	num_io	num_LAB	num_MLAB	num_DSP	num_M20K	num_PLL	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	avg_routed_wirelength	routed_wiresegment	avg_routed_wiresegment	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	total_internal_heap_pushes	total_internal_heap_pops	total_external_heap_pushes	total_external_heap_pops	total_external_SOURCE_pushes	total_external_SOURCE_pops	total_internal_SOURCE_pushes	total_internal_SOURCE_pops	total_external_SINK_pushes	total_external_SINK_pops	total_internal_SINK_pushes	total_internal_SINK_pops	total_external_IPIN_pushes	total_external_IPIN_pops	total_internal_IPIN_pushes	total_internal_IPIN_pops	total_external_OPIN_pushes	total_external_OPIN_pops	total_internal_OPIN_pushes	total_internal_OPIN_pops	total_external_CHANX_pushes	total_external_CHANX_pops	total_internal_CHANX_pushes	total_internal_CHANX_pops	total_external_CHANY_pushes	total_external_CHANY_pops	total_internal_CHANY_pushes	total_internal_CHANY_pops	rt_node_SOURCE_pushes	rt_node_SINK_pushes	rt_node_IPIN_pushes	rt_node_OPIN_pushes	rt_node_CHANX_pushes	rt_node_CHANY_pushes	rt_node_SOURCE_high_fanout_pushes	rt_node_SINK_high_fanout_pushes	rt_node_IPIN_high_fanout_pushes	rt_node_OPIN_high_fanout_pushes	rt_node_CHANX_high_fanout_pushes	rt_node_CHANY_high_fanout_pushes	rt_node_SOURCE_entire_tree_pushes	rt_node_SINK_entire_tree_pushes	rt_node_IPIN_entire_tree_pushes	rt_node_OPIN_entire_tree_pushes	rt_node_CHANX_entire_tree_pushes	rt_node_CHANY_entire_tree_pushes	adding_all_rt	adding_high_fanout_rt	total_number_of_adding_all_rt_from_calling_high_fanout_rt	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	num_rr_graph_nodes	num_rr_graph_edges	collapsed_nodes	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	create_rr_graph_time	create_intra_cluster_rr_graph_time	adding_internal_edges	route_mem	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_mem	tile_lookahead_computation_time	router_lookahead_computation_time	
stratix10_arch.timing.xml	radar20_stratix10_arch_timing.blif	common	95.04	vpr	684.97 MiB		4	689	0	61	92	2	success	v8.0.0-8489-gee0c51efe-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-197-generic x86_64	2023-08-29T18:42:21	betzgrp-wintermute.eecg.utoronto.ca	/home/talaeikh/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	701408	3	2	21482	19207	24	18729	848	46	34	1564	DSP	auto	511.0 MiB	27.39	120585	598.7 MiB	9.03	0.10	4.2793	-18637.8	-3.2793	3.39094	0.89	0.0235539	0.0114883	2.06161	1.042	149508	7.99380	40181	2.14837	62231	127688	98626138	16840816	0	0	98626138	16840816	122676	117731	0	0	2371992	2292441	0	0	2614528	2474432	0	0	4166753	2974749	0	0	48526925	5653789	0	0	40823264	3327674	0	0	122676	0	0	107267	522113	635541	157	0	0	346	34641	33963	122519	0	0	106921	487472	601578	2289892	5220	3110	0	0	2.65974e+07	17006.0	22	437140	4556456	-1	4.4723	3.52731	-36097.6	-3.4723	0	0	7.51	-1	-1	669.5 MiB	14.86	2.87995	1.55204	598.7 MiB	-1	27.93	
stratix10_arch.timing.xml	picosoc_stratix10_arch_timing.blif	common	59.63	vpr	532.99 MiB		22	193	0	0	10	0	success	v8.0.0-8489-gee0c51efe-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-197-generic x86_64	2023-08-29T18:42:21	betzgrp-wintermute.eecg.utoronto.ca	/home/talaeikh/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	545780	18	17	5173	4537	1	4147	225	50	37	1850	iolane	auto	369.0 MiB	5.94	31950	533.0 MiB	1.75	0.03	4.919	-5327.21	-3.919	4.919	1.07	0.00947429	0.00580568	0.562031	0.35836	38496	9.29182	10657	2.57229	17329	47124	29977754	2927080	0	0	29977754	2927080	46505	42612	0	0	150360	133878	0	0	210674	167314	0	0	1684790	1305140	0	0	15218888	928005	0	0	12666537	350131	0	0	46505	0	0	61773	115687	156439	20	0	0	46	3409	3681	46485	0	0	61727	112278	152758	774092	640	16	0	0	3.11890e+07	16858.9	31	490232	5312050	-1	5.12	5.12	-6413.64	-4.12	0	0	8.96	-1	-1	533.0 MiB	4.06	0.966444	0.646462	533.0 MiB	-1	33.98	
stratix10_arch.timing.xml	murax_stratix10_arch_timing.blif	common	44.68	vpr	486.30 MiB		18	77	0	0	8	0	success	v8.0.0-8489-gee0c51efe-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-197-generic x86_64	2023-08-29T18:42:21	betzgrp-wintermute.eecg.utoronto.ca	/home/talaeikh/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	497972	18	17	2338	2195	1	2050	103	44	33	1452	iolane	auto	346.6 MiB	5.78	12848	486.3 MiB	0.53	0.01	3.259	-2591.54	-2.259	3.259	0.80	0.00482252	0.00307546	0.243012	0.172994	14797	7.22863	4292	2.09673	8332	19809	12624238	1537664	0	0	12624238	1537664	19809	18073	0	0	94392	87758	0	0	133151	111055	0	0	698101	520998	0	0	6353695	585963	0	0	5325090	213817	0	0	19809	0	0	23418	37630	45327	0	0	0	0	0	0	19809	0	0	23418	37630	45327	255168	0	0	0	0	2.45976e+07	16940.5	20	402368	4206659	-1	3.164	3.164	-2998.22	-2.164	0	0	6.86	-1	-1	486.3 MiB	1.74	0.40417	0.291189	486.3 MiB	-1	25.59	
