
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029e4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002af0  08002af0  00003af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b18  08002b18  00004080  2**0
                  CONTENTS
  4 .ARM          00000000  08002b18  08002b18  00004080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b18  08002b18  00004080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b18  08002b18  00003b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b1c  08002b1c  00003b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08002b20  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000080  08002ba0  00004080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08002ba0  00004138  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000898e  00000000  00000000  000040a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e11  00000000  00000000  0000ca37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  0000e848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f0  00000000  00000000  0000f2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ec8  00000000  00000000  0000fab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c934  00000000  00000000  00026978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082343  00000000  00000000  000332ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b55ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028c4  00000000  00000000  000b5634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000b7ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ad8 	.word	0x08002ad8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08002ad8 	.word	0x08002ad8

0800014c <display7SEG>:

const int MAX_LED = 4;
int index_led = 0;
int led_buffer [4] = {1, 2, 3, 4};

void display7SEG(int num){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	switch (num){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b09      	cmp	r3, #9
 8000158:	f200 8180 	bhi.w	800045c <display7SEG+0x310>
 800015c:	a201      	add	r2, pc, #4	@ (adr r2, 8000164 <display7SEG+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	0800018d 	.word	0x0800018d
 8000168:	080001d5 	.word	0x080001d5
 800016c:	0800021d 	.word	0x0800021d
 8000170:	08000265 	.word	0x08000265
 8000174:	080002ad 	.word	0x080002ad
 8000178:	080002f5 	.word	0x080002f5
 800017c:	0800033d 	.word	0x0800033d
 8000180:	08000385 	.word	0x08000385
 8000184:	080003cd 	.word	0x080003cd
 8000188:	08000415 	.word	0x08000415
	case 0:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	2101      	movs	r1, #1
 8000190:	48b4      	ldr	r0, [pc, #720]	@ (8000464 <display7SEG+0x318>)
 8000192:	f001 fc8a 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_RESET);
 8000196:	2200      	movs	r2, #0
 8000198:	2102      	movs	r1, #2
 800019a:	48b2      	ldr	r0, [pc, #712]	@ (8000464 <display7SEG+0x318>)
 800019c:	f001 fc85 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 80001a0:	2200      	movs	r2, #0
 80001a2:	2104      	movs	r1, #4
 80001a4:	48af      	ldr	r0, [pc, #700]	@ (8000464 <display7SEG+0x318>)
 80001a6:	f001 fc80 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_RESET);
 80001aa:	2200      	movs	r2, #0
 80001ac:	2108      	movs	r1, #8
 80001ae:	48ad      	ldr	r0, [pc, #692]	@ (8000464 <display7SEG+0x318>)
 80001b0:	f001 fc7b 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_RESET);
 80001b4:	2200      	movs	r2, #0
 80001b6:	2110      	movs	r1, #16
 80001b8:	48aa      	ldr	r0, [pc, #680]	@ (8000464 <display7SEG+0x318>)
 80001ba:	f001 fc76 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_RESET);
 80001be:	2200      	movs	r2, #0
 80001c0:	2120      	movs	r1, #32
 80001c2:	48a8      	ldr	r0, [pc, #672]	@ (8000464 <display7SEG+0x318>)
 80001c4:	f001 fc71 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_SET);
 80001c8:	2201      	movs	r2, #1
 80001ca:	2140      	movs	r1, #64	@ 0x40
 80001cc:	48a5      	ldr	r0, [pc, #660]	@ (8000464 <display7SEG+0x318>)
 80001ce:	f001 fc6c 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 80001d2:	e143      	b.n	800045c <display7SEG+0x310>
	}
	case 1:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_SET);
 80001d4:	2201      	movs	r2, #1
 80001d6:	2101      	movs	r1, #1
 80001d8:	48a2      	ldr	r0, [pc, #648]	@ (8000464 <display7SEG+0x318>)
 80001da:	f001 fc66 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_RESET);
 80001de:	2200      	movs	r2, #0
 80001e0:	2102      	movs	r1, #2
 80001e2:	48a0      	ldr	r0, [pc, #640]	@ (8000464 <display7SEG+0x318>)
 80001e4:	f001 fc61 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	2104      	movs	r1, #4
 80001ec:	489d      	ldr	r0, [pc, #628]	@ (8000464 <display7SEG+0x318>)
 80001ee:	f001 fc5c 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_SET);
 80001f2:	2201      	movs	r2, #1
 80001f4:	2108      	movs	r1, #8
 80001f6:	489b      	ldr	r0, [pc, #620]	@ (8000464 <display7SEG+0x318>)
 80001f8:	f001 fc57 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_SET);
 80001fc:	2201      	movs	r2, #1
 80001fe:	2110      	movs	r1, #16
 8000200:	4898      	ldr	r0, [pc, #608]	@ (8000464 <display7SEG+0x318>)
 8000202:	f001 fc52 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_SET);
 8000206:	2201      	movs	r2, #1
 8000208:	2120      	movs	r1, #32
 800020a:	4896      	ldr	r0, [pc, #600]	@ (8000464 <display7SEG+0x318>)
 800020c:	f001 fc4d 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_SET);
 8000210:	2201      	movs	r2, #1
 8000212:	2140      	movs	r1, #64	@ 0x40
 8000214:	4893      	ldr	r0, [pc, #588]	@ (8000464 <display7SEG+0x318>)
 8000216:	f001 fc48 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 800021a:	e11f      	b.n	800045c <display7SEG+0x310>
	}
	case 2:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_RESET);
 800021c:	2200      	movs	r2, #0
 800021e:	2101      	movs	r1, #1
 8000220:	4890      	ldr	r0, [pc, #576]	@ (8000464 <display7SEG+0x318>)
 8000222:	f001 fc42 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_RESET);
 8000226:	2200      	movs	r2, #0
 8000228:	2102      	movs	r1, #2
 800022a:	488e      	ldr	r0, [pc, #568]	@ (8000464 <display7SEG+0x318>)
 800022c:	f001 fc3d 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_SET);
 8000230:	2201      	movs	r2, #1
 8000232:	2104      	movs	r1, #4
 8000234:	488b      	ldr	r0, [pc, #556]	@ (8000464 <display7SEG+0x318>)
 8000236:	f001 fc38 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_RESET);
 800023a:	2200      	movs	r2, #0
 800023c:	2108      	movs	r1, #8
 800023e:	4889      	ldr	r0, [pc, #548]	@ (8000464 <display7SEG+0x318>)
 8000240:	f001 fc33 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_RESET);
 8000244:	2200      	movs	r2, #0
 8000246:	2110      	movs	r1, #16
 8000248:	4886      	ldr	r0, [pc, #536]	@ (8000464 <display7SEG+0x318>)
 800024a:	f001 fc2e 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_SET);
 800024e:	2201      	movs	r2, #1
 8000250:	2120      	movs	r1, #32
 8000252:	4884      	ldr	r0, [pc, #528]	@ (8000464 <display7SEG+0x318>)
 8000254:	f001 fc29 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_RESET);
 8000258:	2200      	movs	r2, #0
 800025a:	2140      	movs	r1, #64	@ 0x40
 800025c:	4881      	ldr	r0, [pc, #516]	@ (8000464 <display7SEG+0x318>)
 800025e:	f001 fc24 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 8000262:	e0fb      	b.n	800045c <display7SEG+0x310>
	}
	case 3:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_RESET);
 8000264:	2200      	movs	r2, #0
 8000266:	2101      	movs	r1, #1
 8000268:	487e      	ldr	r0, [pc, #504]	@ (8000464 <display7SEG+0x318>)
 800026a:	f001 fc1e 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_RESET);
 800026e:	2200      	movs	r2, #0
 8000270:	2102      	movs	r1, #2
 8000272:	487c      	ldr	r0, [pc, #496]	@ (8000464 <display7SEG+0x318>)
 8000274:	f001 fc19 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	2104      	movs	r1, #4
 800027c:	4879      	ldr	r0, [pc, #484]	@ (8000464 <display7SEG+0x318>)
 800027e:	f001 fc14 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_RESET);
 8000282:	2200      	movs	r2, #0
 8000284:	2108      	movs	r1, #8
 8000286:	4877      	ldr	r0, [pc, #476]	@ (8000464 <display7SEG+0x318>)
 8000288:	f001 fc0f 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_SET);
 800028c:	2201      	movs	r2, #1
 800028e:	2110      	movs	r1, #16
 8000290:	4874      	ldr	r0, [pc, #464]	@ (8000464 <display7SEG+0x318>)
 8000292:	f001 fc0a 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_SET);
 8000296:	2201      	movs	r2, #1
 8000298:	2120      	movs	r1, #32
 800029a:	4872      	ldr	r0, [pc, #456]	@ (8000464 <display7SEG+0x318>)
 800029c:	f001 fc05 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_RESET);
 80002a0:	2200      	movs	r2, #0
 80002a2:	2140      	movs	r1, #64	@ 0x40
 80002a4:	486f      	ldr	r0, [pc, #444]	@ (8000464 <display7SEG+0x318>)
 80002a6:	f001 fc00 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 80002aa:	e0d7      	b.n	800045c <display7SEG+0x310>
	}
	case 4:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_SET);
 80002ac:	2201      	movs	r2, #1
 80002ae:	2101      	movs	r1, #1
 80002b0:	486c      	ldr	r0, [pc, #432]	@ (8000464 <display7SEG+0x318>)
 80002b2:	f001 fbfa 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	2102      	movs	r1, #2
 80002ba:	486a      	ldr	r0, [pc, #424]	@ (8000464 <display7SEG+0x318>)
 80002bc:	f001 fbf5 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 80002c0:	2200      	movs	r2, #0
 80002c2:	2104      	movs	r1, #4
 80002c4:	4867      	ldr	r0, [pc, #412]	@ (8000464 <display7SEG+0x318>)
 80002c6:	f001 fbf0 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_SET);
 80002ca:	2201      	movs	r2, #1
 80002cc:	2108      	movs	r1, #8
 80002ce:	4865      	ldr	r0, [pc, #404]	@ (8000464 <display7SEG+0x318>)
 80002d0:	f001 fbeb 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_SET);
 80002d4:	2201      	movs	r2, #1
 80002d6:	2110      	movs	r1, #16
 80002d8:	4862      	ldr	r0, [pc, #392]	@ (8000464 <display7SEG+0x318>)
 80002da:	f001 fbe6 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_RESET);
 80002de:	2200      	movs	r2, #0
 80002e0:	2120      	movs	r1, #32
 80002e2:	4860      	ldr	r0, [pc, #384]	@ (8000464 <display7SEG+0x318>)
 80002e4:	f001 fbe1 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_RESET);
 80002e8:	2200      	movs	r2, #0
 80002ea:	2140      	movs	r1, #64	@ 0x40
 80002ec:	485d      	ldr	r0, [pc, #372]	@ (8000464 <display7SEG+0x318>)
 80002ee:	f001 fbdc 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 80002f2:	e0b3      	b.n	800045c <display7SEG+0x310>
	}
	case 5:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	2101      	movs	r1, #1
 80002f8:	485a      	ldr	r0, [pc, #360]	@ (8000464 <display7SEG+0x318>)
 80002fa:	f001 fbd6 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_SET);
 80002fe:	2201      	movs	r2, #1
 8000300:	2102      	movs	r1, #2
 8000302:	4858      	ldr	r0, [pc, #352]	@ (8000464 <display7SEG+0x318>)
 8000304:	f001 fbd1 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 8000308:	2200      	movs	r2, #0
 800030a:	2104      	movs	r1, #4
 800030c:	4855      	ldr	r0, [pc, #340]	@ (8000464 <display7SEG+0x318>)
 800030e:	f001 fbcc 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_RESET);
 8000312:	2200      	movs	r2, #0
 8000314:	2108      	movs	r1, #8
 8000316:	4853      	ldr	r0, [pc, #332]	@ (8000464 <display7SEG+0x318>)
 8000318:	f001 fbc7 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_SET);
 800031c:	2201      	movs	r2, #1
 800031e:	2110      	movs	r1, #16
 8000320:	4850      	ldr	r0, [pc, #320]	@ (8000464 <display7SEG+0x318>)
 8000322:	f001 fbc2 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_RESET);
 8000326:	2200      	movs	r2, #0
 8000328:	2120      	movs	r1, #32
 800032a:	484e      	ldr	r0, [pc, #312]	@ (8000464 <display7SEG+0x318>)
 800032c:	f001 fbbd 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_RESET);
 8000330:	2200      	movs	r2, #0
 8000332:	2140      	movs	r1, #64	@ 0x40
 8000334:	484b      	ldr	r0, [pc, #300]	@ (8000464 <display7SEG+0x318>)
 8000336:	f001 fbb8 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 800033a:	e08f      	b.n	800045c <display7SEG+0x310>
	}
	case 6:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	2101      	movs	r1, #1
 8000340:	4848      	ldr	r0, [pc, #288]	@ (8000464 <display7SEG+0x318>)
 8000342:	f001 fbb2 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_SET);
 8000346:	2201      	movs	r2, #1
 8000348:	2102      	movs	r1, #2
 800034a:	4846      	ldr	r0, [pc, #280]	@ (8000464 <display7SEG+0x318>)
 800034c:	f001 fbad 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 8000350:	2200      	movs	r2, #0
 8000352:	2104      	movs	r1, #4
 8000354:	4843      	ldr	r0, [pc, #268]	@ (8000464 <display7SEG+0x318>)
 8000356:	f001 fba8 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_RESET);
 800035a:	2200      	movs	r2, #0
 800035c:	2108      	movs	r1, #8
 800035e:	4841      	ldr	r0, [pc, #260]	@ (8000464 <display7SEG+0x318>)
 8000360:	f001 fba3 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_RESET);
 8000364:	2200      	movs	r2, #0
 8000366:	2110      	movs	r1, #16
 8000368:	483e      	ldr	r0, [pc, #248]	@ (8000464 <display7SEG+0x318>)
 800036a:	f001 fb9e 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2120      	movs	r1, #32
 8000372:	483c      	ldr	r0, [pc, #240]	@ (8000464 <display7SEG+0x318>)
 8000374:	f001 fb99 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2140      	movs	r1, #64	@ 0x40
 800037c:	4839      	ldr	r0, [pc, #228]	@ (8000464 <display7SEG+0x318>)
 800037e:	f001 fb94 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 8000382:	e06b      	b.n	800045c <display7SEG+0x310>
	}
	case 7:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_RESET);
 8000384:	2200      	movs	r2, #0
 8000386:	2101      	movs	r1, #1
 8000388:	4836      	ldr	r0, [pc, #216]	@ (8000464 <display7SEG+0x318>)
 800038a:	f001 fb8e 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_RESET);
 800038e:	2200      	movs	r2, #0
 8000390:	2102      	movs	r1, #2
 8000392:	4834      	ldr	r0, [pc, #208]	@ (8000464 <display7SEG+0x318>)
 8000394:	f001 fb89 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 8000398:	2200      	movs	r2, #0
 800039a:	2104      	movs	r1, #4
 800039c:	4831      	ldr	r0, [pc, #196]	@ (8000464 <display7SEG+0x318>)
 800039e:	f001 fb84 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_SET);
 80003a2:	2201      	movs	r2, #1
 80003a4:	2108      	movs	r1, #8
 80003a6:	482f      	ldr	r0, [pc, #188]	@ (8000464 <display7SEG+0x318>)
 80003a8:	f001 fb7f 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_SET);
 80003ac:	2201      	movs	r2, #1
 80003ae:	2110      	movs	r1, #16
 80003b0:	482c      	ldr	r0, [pc, #176]	@ (8000464 <display7SEG+0x318>)
 80003b2:	f001 fb7a 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_SET);
 80003b6:	2201      	movs	r2, #1
 80003b8:	2120      	movs	r1, #32
 80003ba:	482a      	ldr	r0, [pc, #168]	@ (8000464 <display7SEG+0x318>)
 80003bc:	f001 fb75 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_SET);
 80003c0:	2201      	movs	r2, #1
 80003c2:	2140      	movs	r1, #64	@ 0x40
 80003c4:	4827      	ldr	r0, [pc, #156]	@ (8000464 <display7SEG+0x318>)
 80003c6:	f001 fb70 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 80003ca:	e047      	b.n	800045c <display7SEG+0x310>
	}
	case 8:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	2101      	movs	r1, #1
 80003d0:	4824      	ldr	r0, [pc, #144]	@ (8000464 <display7SEG+0x318>)
 80003d2:	f001 fb6a 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2102      	movs	r1, #2
 80003da:	4822      	ldr	r0, [pc, #136]	@ (8000464 <display7SEG+0x318>)
 80003dc:	f001 fb65 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2104      	movs	r1, #4
 80003e4:	481f      	ldr	r0, [pc, #124]	@ (8000464 <display7SEG+0x318>)
 80003e6:	f001 fb60 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	2108      	movs	r1, #8
 80003ee:	481d      	ldr	r0, [pc, #116]	@ (8000464 <display7SEG+0x318>)
 80003f0:	f001 fb5b 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_RESET);
 80003f4:	2200      	movs	r2, #0
 80003f6:	2110      	movs	r1, #16
 80003f8:	481a      	ldr	r0, [pc, #104]	@ (8000464 <display7SEG+0x318>)
 80003fa:	f001 fb56 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_RESET);
 80003fe:	2200      	movs	r2, #0
 8000400:	2120      	movs	r1, #32
 8000402:	4818      	ldr	r0, [pc, #96]	@ (8000464 <display7SEG+0x318>)
 8000404:	f001 fb51 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_RESET);
 8000408:	2200      	movs	r2, #0
 800040a:	2140      	movs	r1, #64	@ 0x40
 800040c:	4815      	ldr	r0, [pc, #84]	@ (8000464 <display7SEG+0x318>)
 800040e:	f001 fb4c 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 8000412:	e023      	b.n	800045c <display7SEG+0x310>
	}
	case 9:{
	    HAL_GPIO_WritePin(GPIOB, SEG0, GPIO_PIN_RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	2101      	movs	r1, #1
 8000418:	4812      	ldr	r0, [pc, #72]	@ (8000464 <display7SEG+0x318>)
 800041a:	f001 fb46 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG1, GPIO_PIN_RESET);
 800041e:	2200      	movs	r2, #0
 8000420:	2102      	movs	r1, #2
 8000422:	4810      	ldr	r0, [pc, #64]	@ (8000464 <display7SEG+0x318>)
 8000424:	f001 fb41 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG2, GPIO_PIN_RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	2104      	movs	r1, #4
 800042c:	480d      	ldr	r0, [pc, #52]	@ (8000464 <display7SEG+0x318>)
 800042e:	f001 fb3c 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG3, GPIO_PIN_RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	2108      	movs	r1, #8
 8000436:	480b      	ldr	r0, [pc, #44]	@ (8000464 <display7SEG+0x318>)
 8000438:	f001 fb37 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG4, GPIO_PIN_SET);
 800043c:	2201      	movs	r2, #1
 800043e:	2110      	movs	r1, #16
 8000440:	4808      	ldr	r0, [pc, #32]	@ (8000464 <display7SEG+0x318>)
 8000442:	f001 fb32 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG5, GPIO_PIN_RESET);
 8000446:	2200      	movs	r2, #0
 8000448:	2120      	movs	r1, #32
 800044a:	4806      	ldr	r0, [pc, #24]	@ (8000464 <display7SEG+0x318>)
 800044c:	f001 fb2d 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, SEG6, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2140      	movs	r1, #64	@ 0x40
 8000454:	4803      	ldr	r0, [pc, #12]	@ (8000464 <display7SEG+0x318>)
 8000456:	f001 fb28 	bl	8001aaa <HAL_GPIO_WritePin>
	    break;
 800045a:	bf00      	nop
	}
	}
}
 800045c:	bf00      	nop
 800045e:	3708      	adds	r7, #8
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	40010c00 	.word	0x40010c00

08000468 <update7SEG>:

void update7SEG ( int index ){
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
	switch ( index ){
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2b03      	cmp	r3, #3
 8000474:	d87e      	bhi.n	8000574 <update7SEG+0x10c>
 8000476:	a201      	add	r2, pc, #4	@ (adr r2, 800047c <update7SEG+0x14>)
 8000478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800047c:	0800048d 	.word	0x0800048d
 8000480:	080004c7 	.word	0x080004c7
 8000484:	08000501 	.word	0x08000501
 8000488:	0800053b 	.word	0x0800053b
	case 0:{
		// Display the first 7 SEG with led_buffer [0]
		display7SEG(led_buffer[0]);
 800048c:	4b3b      	ldr	r3, [pc, #236]	@ (800057c <update7SEG+0x114>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4618      	mov	r0, r3
 8000492:	f7ff fe5b 	bl	800014c <display7SEG>
		HAL_GPIO_WritePin(GPIOB, EN0, GPIO_PIN_RESET);
 8000496:	2200      	movs	r2, #0
 8000498:	2180      	movs	r1, #128	@ 0x80
 800049a:	4839      	ldr	r0, [pc, #228]	@ (8000580 <update7SEG+0x118>)
 800049c:	f001 fb05 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN1, GPIO_PIN_SET);
 80004a0:	2201      	movs	r2, #1
 80004a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004a6:	4836      	ldr	r0, [pc, #216]	@ (8000580 <update7SEG+0x118>)
 80004a8:	f001 faff 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN2, GPIO_PIN_SET);
 80004ac:	2201      	movs	r2, #1
 80004ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004b2:	4833      	ldr	r0, [pc, #204]	@ (8000580 <update7SEG+0x118>)
 80004b4:	f001 faf9 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN3, GPIO_PIN_SET);
 80004b8:	2201      	movs	r2, #1
 80004ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004be:	4830      	ldr	r0, [pc, #192]	@ (8000580 <update7SEG+0x118>)
 80004c0:	f001 faf3 	bl	8001aaa <HAL_GPIO_WritePin>
		break ;
 80004c4:	e056      	b.n	8000574 <update7SEG+0x10c>
	}
	case 1:{
		// Display the second 7 SEG with led_buffer [1]
		display7SEG(led_buffer[1]);
 80004c6:	4b2d      	ldr	r3, [pc, #180]	@ (800057c <update7SEG+0x114>)
 80004c8:	685b      	ldr	r3, [r3, #4]
 80004ca:	4618      	mov	r0, r3
 80004cc:	f7ff fe3e 	bl	800014c <display7SEG>
	    HAL_GPIO_WritePin(GPIOB, EN0, GPIO_PIN_SET);
 80004d0:	2201      	movs	r2, #1
 80004d2:	2180      	movs	r1, #128	@ 0x80
 80004d4:	482a      	ldr	r0, [pc, #168]	@ (8000580 <update7SEG+0x118>)
 80004d6:	f001 fae8 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, EN1, GPIO_PIN_RESET);
 80004da:	2200      	movs	r2, #0
 80004dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004e0:	4827      	ldr	r0, [pc, #156]	@ (8000580 <update7SEG+0x118>)
 80004e2:	f001 fae2 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN2, GPIO_PIN_SET);
 80004e6:	2201      	movs	r2, #1
 80004e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004ec:	4824      	ldr	r0, [pc, #144]	@ (8000580 <update7SEG+0x118>)
 80004ee:	f001 fadc 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN3, GPIO_PIN_SET);
 80004f2:	2201      	movs	r2, #1
 80004f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004f8:	4821      	ldr	r0, [pc, #132]	@ (8000580 <update7SEG+0x118>)
 80004fa:	f001 fad6 	bl	8001aaa <HAL_GPIO_WritePin>
		break ;
 80004fe:	e039      	b.n	8000574 <update7SEG+0x10c>
	}
	case 2:{
		// Display the third 7 SEG with led_buffer [2]
		display7SEG(led_buffer[2]);
 8000500:	4b1e      	ldr	r3, [pc, #120]	@ (800057c <update7SEG+0x114>)
 8000502:	689b      	ldr	r3, [r3, #8]
 8000504:	4618      	mov	r0, r3
 8000506:	f7ff fe21 	bl	800014c <display7SEG>
	    HAL_GPIO_WritePin(GPIOB, EN0, GPIO_PIN_SET);
 800050a:	2201      	movs	r2, #1
 800050c:	2180      	movs	r1, #128	@ 0x80
 800050e:	481c      	ldr	r0, [pc, #112]	@ (8000580 <update7SEG+0x118>)
 8000510:	f001 facb 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, EN1, GPIO_PIN_SET);
 8000514:	2201      	movs	r2, #1
 8000516:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800051a:	4819      	ldr	r0, [pc, #100]	@ (8000580 <update7SEG+0x118>)
 800051c:	f001 fac5 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN2, GPIO_PIN_RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000526:	4816      	ldr	r0, [pc, #88]	@ (8000580 <update7SEG+0x118>)
 8000528:	f001 fabf 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN3, GPIO_PIN_SET);
 800052c:	2201      	movs	r2, #1
 800052e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000532:	4813      	ldr	r0, [pc, #76]	@ (8000580 <update7SEG+0x118>)
 8000534:	f001 fab9 	bl	8001aaa <HAL_GPIO_WritePin>
		break ;
 8000538:	e01c      	b.n	8000574 <update7SEG+0x10c>
	}
	case 3:
	{
		// Display the forth 7 SEG with led_buffer [3]
		display7SEG(led_buffer[3]);
 800053a:	4b10      	ldr	r3, [pc, #64]	@ (800057c <update7SEG+0x114>)
 800053c:	68db      	ldr	r3, [r3, #12]
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff fe04 	bl	800014c <display7SEG>
	    HAL_GPIO_WritePin(GPIOB, EN0, GPIO_PIN_SET);
 8000544:	2201      	movs	r2, #1
 8000546:	2180      	movs	r1, #128	@ 0x80
 8000548:	480d      	ldr	r0, [pc, #52]	@ (8000580 <update7SEG+0x118>)
 800054a:	f001 faae 	bl	8001aaa <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, EN1, GPIO_PIN_SET);
 800054e:	2201      	movs	r2, #1
 8000550:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000554:	480a      	ldr	r0, [pc, #40]	@ (8000580 <update7SEG+0x118>)
 8000556:	f001 faa8 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN2, GPIO_PIN_SET);
 800055a:	2201      	movs	r2, #1
 800055c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000560:	4807      	ldr	r0, [pc, #28]	@ (8000580 <update7SEG+0x118>)
 8000562:	f001 faa2 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN3, GPIO_PIN_RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800056c:	4804      	ldr	r0, [pc, #16]	@ (8000580 <update7SEG+0x118>)
 800056e:	f001 fa9c 	bl	8001aaa <HAL_GPIO_WritePin>
		break ;
 8000572:	bf00      	nop
	}
	}
}
 8000574:	bf00      	nop
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000000 	.word	0x20000000
 8000580:	40010c00 	.word	0x40010c00

08000584 <isButtonPressed>:

//int button1_pressed = 0;
//int button1_long_pressed = 0;
//int button1_flag = 0;

int isButtonPressed(int button_index){
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	if(button_flag[button_index] == 1){
 800058c:	4a09      	ldr	r2, [pc, #36]	@ (80005b4 <isButtonPressed+0x30>)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000594:	2b01      	cmp	r3, #1
 8000596:	d106      	bne.n	80005a6 <isButtonPressed+0x22>
		button_flag[button_index] = 0;
 8000598:	4a06      	ldr	r2, [pc, #24]	@ (80005b4 <isButtonPressed+0x30>)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2100      	movs	r1, #0
 800059e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80005a2:	2301      	movs	r3, #1
 80005a4:	e000      	b.n	80005a8 <isButtonPressed+0x24>
	}
	return 0;
 80005a6:	2300      	movs	r3, #0
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	200000a0 	.word	0x200000a0

080005b8 <getKeyInput>:
	//TODO
	//HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	button_flag[button_index] = 1;
}

void getKeyInput(){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
	for(int i=0;i<MAX_BUTTON;i++){
 80005be:	2300      	movs	r3, #0
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	e07b      	b.n	80006bc <getKeyInput+0x104>
		 KeyReg2[i] = KeyReg1[i];
 80005c4:	4a42      	ldr	r2, [pc, #264]	@ (80006d0 <getKeyInput+0x118>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005cc:	4941      	ldr	r1, [pc, #260]	@ (80006d4 <getKeyInput+0x11c>)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 KeyReg1[i] = KeyReg0[i];
 80005d4:	4a40      	ldr	r2, [pc, #256]	@ (80006d8 <getKeyInput+0x120>)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005dc:	493c      	ldr	r1, [pc, #240]	@ (80006d0 <getKeyInput+0x118>)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  // Add your key
		 KeyReg0[0] = HAL_GPIO_ReadPin(GPIOA, MODIFY_BUTTON);
 80005e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005e8:	483c      	ldr	r0, [pc, #240]	@ (80006dc <getKeyInput+0x124>)
 80005ea:	f001 fa47 	bl	8001a7c <HAL_GPIO_ReadPin>
 80005ee:	4603      	mov	r3, r0
 80005f0:	461a      	mov	r2, r3
 80005f2:	4b39      	ldr	r3, [pc, #228]	@ (80006d8 <getKeyInput+0x120>)
 80005f4:	601a      	str	r2, [r3, #0]
		 KeyReg0[1] = HAL_GPIO_ReadPin(GPIOA, MODE_BUTTON);
 80005f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005fa:	4838      	ldr	r0, [pc, #224]	@ (80006dc <getKeyInput+0x124>)
 80005fc:	f001 fa3e 	bl	8001a7c <HAL_GPIO_ReadPin>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b34      	ldr	r3, [pc, #208]	@ (80006d8 <getKeyInput+0x120>)
 8000606:	605a      	str	r2, [r3, #4]
		 KeyReg0[2] = HAL_GPIO_ReadPin(GPIOA, CHOOSE_BUTTON);
 8000608:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800060c:	4833      	ldr	r0, [pc, #204]	@ (80006dc <getKeyInput+0x124>)
 800060e:	f001 fa35 	bl	8001a7c <HAL_GPIO_ReadPin>
 8000612:	4603      	mov	r3, r0
 8000614:	461a      	mov	r2, r3
 8000616:	4b30      	ldr	r3, [pc, #192]	@ (80006d8 <getKeyInput+0x120>)
 8000618:	609a      	str	r2, [r3, #8]

		 if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 800061a:	4a2d      	ldr	r2, [pc, #180]	@ (80006d0 <getKeyInput+0x118>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000622:	492d      	ldr	r1, [pc, #180]	@ (80006d8 <getKeyInput+0x120>)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800062a:	429a      	cmp	r2, r3
 800062c:	d143      	bne.n	80006b6 <getKeyInput+0xfe>
 800062e:	4a28      	ldr	r2, [pc, #160]	@ (80006d0 <getKeyInput+0x118>)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000636:	4927      	ldr	r1, [pc, #156]	@ (80006d4 <getKeyInput+0x11c>)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800063e:	429a      	cmp	r2, r3
 8000640:	d139      	bne.n	80006b6 <getKeyInput+0xfe>
			 if (KeyReg2[i] != KeyReg3[i]){
 8000642:	4a24      	ldr	r2, [pc, #144]	@ (80006d4 <getKeyInput+0x11c>)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800064a:	4925      	ldr	r1, [pc, #148]	@ (80006e0 <getKeyInput+0x128>)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000652:	429a      	cmp	r2, r3
 8000654:	d017      	beq.n	8000686 <getKeyInput+0xce>
				 KeyReg3[i] = KeyReg2[i];
 8000656:	4a1f      	ldr	r2, [pc, #124]	@ (80006d4 <getKeyInput+0x11c>)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800065e:	4920      	ldr	r1, [pc, #128]	@ (80006e0 <getKeyInput+0x128>)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				 if (KeyReg3[i] == PRESSED_STATE){
 8000666:	4a1e      	ldr	r2, [pc, #120]	@ (80006e0 <getKeyInput+0x128>)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d121      	bne.n	80006b6 <getKeyInput+0xfe>
					 TimeOutForKeyPress = 500;
 8000672:	4b1c      	ldr	r3, [pc, #112]	@ (80006e4 <getKeyInput+0x12c>)
 8000674:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000678:	601a      	str	r2, [r3, #0]
					 //subKeyProcess();
					 button_flag[i] = 1;
 800067a:	4a1b      	ldr	r2, [pc, #108]	@ (80006e8 <getKeyInput+0x130>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	2101      	movs	r1, #1
 8000680:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000684:	e017      	b.n	80006b6 <getKeyInput+0xfe>
				 }
			 }
			 else{
				 TimeOutForKeyPress --;
 8000686:	4b17      	ldr	r3, [pc, #92]	@ (80006e4 <getKeyInput+0x12c>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	3b01      	subs	r3, #1
 800068c:	4a15      	ldr	r2, [pc, #84]	@ (80006e4 <getKeyInput+0x12c>)
 800068e:	6013      	str	r3, [r2, #0]
				 if (TimeOutForKeyPress == 0){
 8000690:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <getKeyInput+0x12c>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d10e      	bne.n	80006b6 <getKeyInput+0xfe>
					 TimeOutForKeyPress = 500;
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <getKeyInput+0x12c>)
 800069a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800069e:	601a      	str	r2, [r3, #0]
					 if (KeyReg3[i] == PRESSED_STATE){
 80006a0:	4a0f      	ldr	r2, [pc, #60]	@ (80006e0 <getKeyInput+0x128>)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d104      	bne.n	80006b6 <getKeyInput+0xfe>
		        		//subKeyProcess();
						 button_flag[i] = 1;
 80006ac:	4a0e      	ldr	r2, [pc, #56]	@ (80006e8 <getKeyInput+0x130>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2101      	movs	r1, #1
 80006b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<MAX_BUTTON;i++){
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	3301      	adds	r3, #1
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	2205      	movs	r2, #5
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4293      	cmp	r3, r2
 80006c2:	f6ff af7f 	blt.w	80005c4 <getKeyInput+0xc>




	}
}
 80006c6:	bf00      	nop
 80006c8:	bf00      	nop
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000024 	.word	0x20000024
 80006d4:	20000038 	.word	0x20000038
 80006d8:	20000010 	.word	0x20000010
 80006dc:	40010800 	.word	0x40010800
 80006e0:	2000004c 	.word	0x2000004c
 80006e4:	20000060 	.word	0x20000060
 80006e8:	200000a0 	.word	0x200000a0

080006ec <run_automatic>:


//timer 0 blink led
//timer 1 Dem den

void run_automatic(){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	switch(status1){
 80006f0:	4ba0      	ldr	r3, [pc, #640]	@ (8000974 <run_automatic+0x288>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b0d      	cmp	r3, #13
 80006f6:	f200 80b1 	bhi.w	800085c <run_automatic+0x170>
 80006fa:	a201      	add	r2, pc, #4	@ (adr r2, 8000700 <run_automatic+0x14>)
 80006fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000700:	08000739 	.word	0x08000739
 8000704:	0800085d 	.word	0x0800085d
 8000708:	0800085d 	.word	0x0800085d
 800070c:	0800085d 	.word	0x0800085d
 8000710:	0800085d 	.word	0x0800085d
 8000714:	0800085d 	.word	0x0800085d
 8000718:	0800085d 	.word	0x0800085d
 800071c:	0800085d 	.word	0x0800085d
 8000720:	0800085d 	.word	0x0800085d
 8000724:	0800085d 	.word	0x0800085d
 8000728:	0800085d 	.word	0x0800085d
 800072c:	0800076d 	.word	0x0800076d
 8000730:	080007fd 	.word	0x080007fd
 8000734:	0800082d 	.word	0x0800082d
				case INIT:{
						ResetLight1();
 8000738:	f000 fbd8 	bl	8000eec <ResetLight1>
						setTimer(1,time_red *1000);
 800073c:	4b8e      	ldr	r3, [pc, #568]	@ (8000978 <run_automatic+0x28c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000744:	fb02 f303 	mul.w	r3, r2, r3
 8000748:	4619      	mov	r1, r3
 800074a:	2001      	movs	r0, #1
 800074c:	f000 fe36 	bl	80013bc <setTimer>
						status1 = RED_LED_AUTO;
 8000750:	4b88      	ldr	r3, [pc, #544]	@ (8000974 <run_automatic+0x288>)
 8000752:	220b      	movs	r2, #11
 8000754:	601a      	str	r2, [r3, #0]
						count1 = time_red;
 8000756:	4b88      	ldr	r3, [pc, #544]	@ (8000978 <run_automatic+0x28c>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a88      	ldr	r2, [pc, #544]	@ (800097c <run_automatic+0x290>)
 800075c:	6013      	str	r3, [r2, #0]
						timer_flag[0]=1; //counter 1s
 800075e:	4b88      	ldr	r3, [pc, #544]	@ (8000980 <run_automatic+0x294>)
 8000760:	2201      	movs	r2, #1
 8000762:	601a      	str	r2, [r3, #0]
						timer_flag[4]=1; //counter seg7
 8000764:	4b86      	ldr	r3, [pc, #536]	@ (8000980 <run_automatic+0x294>)
 8000766:	2201      	movs	r2, #1
 8000768:	611a      	str	r2, [r3, #16]
						break;
 800076a:	e07e      	b.n	800086a <run_automatic+0x17e>
					}
				case RED_LED_AUTO:{
						RedLight1();
 800076c:	f000 fbea 	bl	8000f44 <RedLight1>
						if (timer_flag[1]==1){
 8000770:	4b83      	ldr	r3, [pc, #524]	@ (8000980 <run_automatic+0x294>)
 8000772:	685b      	ldr	r3, [r3, #4]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d110      	bne.n	800079a <run_automatic+0xae>
							setTimer(1,time_green *1000);
 8000778:	4b82      	ldr	r3, [pc, #520]	@ (8000984 <run_automatic+0x298>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000780:	fb02 f303 	mul.w	r3, r2, r3
 8000784:	4619      	mov	r1, r3
 8000786:	2001      	movs	r0, #1
 8000788:	f000 fe18 	bl	80013bc <setTimer>
							status1 = GREEN_LED_AUTO;
 800078c:	4b79      	ldr	r3, [pc, #484]	@ (8000974 <run_automatic+0x288>)
 800078e:	220d      	movs	r2, #13
 8000790:	601a      	str	r2, [r3, #0]
							count1 = time_green;
 8000792:	4b7c      	ldr	r3, [pc, #496]	@ (8000984 <run_automatic+0x298>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a79      	ldr	r2, [pc, #484]	@ (800097c <run_automatic+0x290>)
 8000798:	6013      	str	r3, [r2, #0]
						}
						if (isButtonPressed(modify_button)==1){
 800079a:	2000      	movs	r0, #0
 800079c:	f7ff fef2 	bl	8000584 <isButtonPressed>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d10d      	bne.n	80007c2 <run_automatic+0xd6>
							status1 = RED_GREEN_MAN;
 80007a6:	4b73      	ldr	r3, [pc, #460]	@ (8000974 <run_automatic+0x288>)
 80007a8:	2215      	movs	r2, #21
 80007aa:	601a      	str	r2, [r3, #0]
							status2 = RED_LED_SET;
 80007ac:	4b76      	ldr	r3, [pc, #472]	@ (8000988 <run_automatic+0x29c>)
 80007ae:	221f      	movs	r2, #31
 80007b0:	601a      	str	r2, [r3, #0]
							setTimer(1, 10000); //10 giây không nhấn
 80007b2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80007b6:	2001      	movs	r0, #1
 80007b8:	f000 fe00 	bl	80013bc <setTimer>
							count1 = 10;
 80007bc:	4b6f      	ldr	r3, [pc, #444]	@ (800097c <run_automatic+0x290>)
 80007be:	220a      	movs	r2, #10
 80007c0:	601a      	str	r2, [r3, #0]
						}
						if (isButtonPressed(mode_button)==1){
 80007c2:	2001      	movs	r0, #1
 80007c4:	f7ff fede 	bl	8000584 <isButtonPressed>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d148      	bne.n	8000860 <run_automatic+0x174>
							setTimer(1, 1000);
 80007ce:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80007d2:	2001      	movs	r0, #1
 80007d4:	f000 fdf2 	bl	80013bc <setTimer>
							status1 = RED_LED_SET;
 80007d8:	4b66      	ldr	r3, [pc, #408]	@ (8000974 <run_automatic+0x288>)
 80007da:	221f      	movs	r2, #31
 80007dc:	601a      	str	r2, [r3, #0]
							status2 = RED_LED_SET;
 80007de:	4b6a      	ldr	r3, [pc, #424]	@ (8000988 <run_automatic+0x29c>)
 80007e0:	221f      	movs	r2, #31
 80007e2:	601a      	str	r2, [r3, #0]
							count1 = 2; //Mode
 80007e4:	4b65      	ldr	r3, [pc, #404]	@ (800097c <run_automatic+0x290>)
 80007e6:	2202      	movs	r2, #2
 80007e8:	601a      	str	r2, [r3, #0]
							count2 = time_red; //Value
 80007ea:	4b63      	ldr	r3, [pc, #396]	@ (8000978 <run_automatic+0x28c>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a67      	ldr	r2, [pc, #412]	@ (800098c <run_automatic+0x2a0>)
 80007f0:	6013      	str	r3, [r2, #0]
							ResetLight1();
 80007f2:	f000 fb7b 	bl	8000eec <ResetLight1>
							ResetLight2();
 80007f6:	f000 fb8f 	bl	8000f18 <ResetLight2>
						}
						break;
 80007fa:	e031      	b.n	8000860 <run_automatic+0x174>
					}
				case YELLOW_LED_AUTO:{
						YellowLight1();
 80007fc:	f000 fbb8 	bl	8000f70 <YellowLight1>
						if (timer_flag[1]==1){
 8000800:	4b5f      	ldr	r3, [pc, #380]	@ (8000980 <run_automatic+0x294>)
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	2b01      	cmp	r3, #1
 8000806:	d12d      	bne.n	8000864 <run_automatic+0x178>
							setTimer(1,time_red *1000);
 8000808:	4b5b      	ldr	r3, [pc, #364]	@ (8000978 <run_automatic+0x28c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000810:	fb02 f303 	mul.w	r3, r2, r3
 8000814:	4619      	mov	r1, r3
 8000816:	2001      	movs	r0, #1
 8000818:	f000 fdd0 	bl	80013bc <setTimer>
							status1 = RED_LED_AUTO;
 800081c:	4b55      	ldr	r3, [pc, #340]	@ (8000974 <run_automatic+0x288>)
 800081e:	220b      	movs	r2, #11
 8000820:	601a      	str	r2, [r3, #0]
							count1 = time_red;
 8000822:	4b55      	ldr	r3, [pc, #340]	@ (8000978 <run_automatic+0x28c>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a55      	ldr	r2, [pc, #340]	@ (800097c <run_automatic+0x290>)
 8000828:	6013      	str	r3, [r2, #0]
						}
						break;
 800082a:	e01b      	b.n	8000864 <run_automatic+0x178>
					}
				case GREEN_LED_AUTO:{
						GreenLight1();
 800082c:	f000 fbb6 	bl	8000f9c <GreenLight1>
						if (timer_flag[1]==1)	{
 8000830:	4b53      	ldr	r3, [pc, #332]	@ (8000980 <run_automatic+0x294>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d117      	bne.n	8000868 <run_automatic+0x17c>
							setTimer(1,time_yellow *1000);
 8000838:	4b55      	ldr	r3, [pc, #340]	@ (8000990 <run_automatic+0x2a4>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000840:	fb02 f303 	mul.w	r3, r2, r3
 8000844:	4619      	mov	r1, r3
 8000846:	2001      	movs	r0, #1
 8000848:	f000 fdb8 	bl	80013bc <setTimer>
							status1 = YELLOW_LED_AUTO;
 800084c:	4b49      	ldr	r3, [pc, #292]	@ (8000974 <run_automatic+0x288>)
 800084e:	220c      	movs	r2, #12
 8000850:	601a      	str	r2, [r3, #0]
							count1 = time_yellow;
 8000852:	4b4f      	ldr	r3, [pc, #316]	@ (8000990 <run_automatic+0x2a4>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a49      	ldr	r2, [pc, #292]	@ (800097c <run_automatic+0x290>)
 8000858:	6013      	str	r3, [r2, #0]
						}
						break;
 800085a:	e005      	b.n	8000868 <run_automatic+0x17c>
					}
				default:
						break;
 800085c:	bf00      	nop
 800085e:	e004      	b.n	800086a <run_automatic+0x17e>
						break;
 8000860:	bf00      	nop
 8000862:	e002      	b.n	800086a <run_automatic+0x17e>
						break;
 8000864:	bf00      	nop
 8000866:	e000      	b.n	800086a <run_automatic+0x17e>
						break;
 8000868:	bf00      	nop
			}

		switch(status2){
 800086a:	4b47      	ldr	r3, [pc, #284]	@ (8000988 <run_automatic+0x29c>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	2b0d      	cmp	r3, #13
 8000870:	d87a      	bhi.n	8000968 <run_automatic+0x27c>
 8000872:	a201      	add	r2, pc, #4	@ (adr r2, 8000878 <run_automatic+0x18c>)
 8000874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000878:	080008b1 	.word	0x080008b1
 800087c:	08000969 	.word	0x08000969
 8000880:	08000969 	.word	0x08000969
 8000884:	08000969 	.word	0x08000969
 8000888:	08000969 	.word	0x08000969
 800088c:	08000969 	.word	0x08000969
 8000890:	08000969 	.word	0x08000969
 8000894:	08000969 	.word	0x08000969
 8000898:	08000969 	.word	0x08000969
 800089c:	08000969 	.word	0x08000969
 80008a0:	08000969 	.word	0x08000969
 80008a4:	080008d9 	.word	0x080008d9
 80008a8:	08000909 	.word	0x08000909
 80008ac:	08000939 	.word	0x08000939
					case INIT:{
							ResetLight2();
 80008b0:	f000 fb32 	bl	8000f18 <ResetLight2>
							status2 = GREEN_LED_AUTO;
 80008b4:	4b34      	ldr	r3, [pc, #208]	@ (8000988 <run_automatic+0x29c>)
 80008b6:	220d      	movs	r2, #13
 80008b8:	601a      	str	r2, [r3, #0]
							count2 = time_green;
 80008ba:	4b32      	ldr	r3, [pc, #200]	@ (8000984 <run_automatic+0x298>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4a33      	ldr	r2, [pc, #204]	@ (800098c <run_automatic+0x2a0>)
 80008c0:	6013      	str	r3, [r2, #0]
							setTimer(2,time_green *1000);
 80008c2:	4b30      	ldr	r3, [pc, #192]	@ (8000984 <run_automatic+0x298>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008ca:	fb02 f303 	mul.w	r3, r2, r3
 80008ce:	4619      	mov	r1, r3
 80008d0:	2002      	movs	r0, #2
 80008d2:	f000 fd73 	bl	80013bc <setTimer>
							break;
 80008d6:	e05e      	b.n	8000996 <run_automatic+0x2aa>
						}
					case RED_LED_AUTO:{
							RedLight2();
 80008d8:	f000 fb76 	bl	8000fc8 <RedLight2>
							if (timer_flag[2]==1){
 80008dc:	4b28      	ldr	r3, [pc, #160]	@ (8000980 <run_automatic+0x294>)
 80008de:	689b      	ldr	r3, [r3, #8]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d143      	bne.n	800096c <run_automatic+0x280>
								setTimer(2,time_green *1000);
 80008e4:	4b27      	ldr	r3, [pc, #156]	@ (8000984 <run_automatic+0x298>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008ec:	fb02 f303 	mul.w	r3, r2, r3
 80008f0:	4619      	mov	r1, r3
 80008f2:	2002      	movs	r0, #2
 80008f4:	f000 fd62 	bl	80013bc <setTimer>
								status2 = GREEN_LED_AUTO;
 80008f8:	4b23      	ldr	r3, [pc, #140]	@ (8000988 <run_automatic+0x29c>)
 80008fa:	220d      	movs	r2, #13
 80008fc:	601a      	str	r2, [r3, #0]
								count2 = time_green;
 80008fe:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <run_automatic+0x298>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a22      	ldr	r2, [pc, #136]	@ (800098c <run_automatic+0x2a0>)
 8000904:	6013      	str	r3, [r2, #0]
							}
							break;
 8000906:	e031      	b.n	800096c <run_automatic+0x280>
						}
					case YELLOW_LED_AUTO:{
							YellowLight2();
 8000908:	f000 fb74 	bl	8000ff4 <YellowLight2>
							if (timer_flag[2]==1){
 800090c:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <run_automatic+0x294>)
 800090e:	689b      	ldr	r3, [r3, #8]
 8000910:	2b01      	cmp	r3, #1
 8000912:	d12d      	bne.n	8000970 <run_automatic+0x284>
								setTimer(2,time_red *1000);
 8000914:	4b18      	ldr	r3, [pc, #96]	@ (8000978 <run_automatic+0x28c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800091c:	fb02 f303 	mul.w	r3, r2, r3
 8000920:	4619      	mov	r1, r3
 8000922:	2002      	movs	r0, #2
 8000924:	f000 fd4a 	bl	80013bc <setTimer>
								status2 = RED_LED_AUTO;
 8000928:	4b17      	ldr	r3, [pc, #92]	@ (8000988 <run_automatic+0x29c>)
 800092a:	220b      	movs	r2, #11
 800092c:	601a      	str	r2, [r3, #0]
								count2 = time_red;
 800092e:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <run_automatic+0x28c>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a16      	ldr	r2, [pc, #88]	@ (800098c <run_automatic+0x2a0>)
 8000934:	6013      	str	r3, [r2, #0]
							}
							break;
 8000936:	e01b      	b.n	8000970 <run_automatic+0x284>
						}
					case GREEN_LED_AUTO:{
							GreenLight2();
 8000938:	f000 fb72 	bl	8001020 <GreenLight2>
							if (timer_flag[2]==1)	{
 800093c:	4b10      	ldr	r3, [pc, #64]	@ (8000980 <run_automatic+0x294>)
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	2b01      	cmp	r3, #1
 8000942:	d127      	bne.n	8000994 <run_automatic+0x2a8>
								setTimer(2,time_yellow *1000);
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <run_automatic+0x2a4>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800094c:	fb02 f303 	mul.w	r3, r2, r3
 8000950:	4619      	mov	r1, r3
 8000952:	2002      	movs	r0, #2
 8000954:	f000 fd32 	bl	80013bc <setTimer>
								status2 = YELLOW_LED_AUTO;
 8000958:	4b0b      	ldr	r3, [pc, #44]	@ (8000988 <run_automatic+0x29c>)
 800095a:	220c      	movs	r2, #12
 800095c:	601a      	str	r2, [r3, #0]
								count2 = time_yellow;
 800095e:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <run_automatic+0x2a4>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a0a      	ldr	r2, [pc, #40]	@ (800098c <run_automatic+0x2a0>)
 8000964:	6013      	str	r3, [r2, #0]
							}
							break;
 8000966:	e015      	b.n	8000994 <run_automatic+0x2a8>
						}
					default:
							break;
 8000968:	bf00      	nop
 800096a:	e014      	b.n	8000996 <run_automatic+0x2aa>
							break;
 800096c:	bf00      	nop
 800096e:	e012      	b.n	8000996 <run_automatic+0x2aa>
							break;
 8000970:	bf00      	nop
 8000972:	e010      	b.n	8000996 <run_automatic+0x2aa>
 8000974:	200000b4 	.word	0x200000b4
 8000978:	20000064 	.word	0x20000064
 800097c:	200000bc 	.word	0x200000bc
 8000980:	2000010c 	.word	0x2000010c
 8000984:	2000006c 	.word	0x2000006c
 8000988:	200000b8 	.word	0x200000b8
 800098c:	200000c0 	.word	0x200000c0
 8000990:	20000068 	.word	0x20000068
							break;
 8000994:	bf00      	nop
				}

	if(timer_flag[0]==1){
 8000996:	4b37      	ldr	r3, [pc, #220]	@ (8000a74 <run_automatic+0x388>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d14e      	bne.n	8000a3c <run_automatic+0x350>
		setTimer(0, 1000);
 800099e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80009a2:	2000      	movs	r0, #0
 80009a4:	f000 fd0a 	bl	80013bc <setTimer>
		HAL_GPIO_TogglePin(GPIOA, LED_PINK);
 80009a8:	2180      	movs	r1, #128	@ 0x80
 80009aa:	4833      	ldr	r0, [pc, #204]	@ (8000a78 <run_automatic+0x38c>)
 80009ac:	f001 f895 	bl	8001ada <HAL_GPIO_TogglePin>
		if((status1/30)!=1)count1--;
 80009b0:	4b32      	ldr	r3, [pc, #200]	@ (8000a7c <run_automatic+0x390>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	3b1e      	subs	r3, #30
 80009b6:	2b1d      	cmp	r3, #29
 80009b8:	d904      	bls.n	80009c4 <run_automatic+0x2d8>
 80009ba:	4b31      	ldr	r3, [pc, #196]	@ (8000a80 <run_automatic+0x394>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	3b01      	subs	r3, #1
 80009c0:	4a2f      	ldr	r2, [pc, #188]	@ (8000a80 <run_automatic+0x394>)
 80009c2:	6013      	str	r3, [r2, #0]
		if((status2/30)!=1)count2--;
 80009c4:	4b2f      	ldr	r3, [pc, #188]	@ (8000a84 <run_automatic+0x398>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	3b1e      	subs	r3, #30
 80009ca:	2b1d      	cmp	r3, #29
 80009cc:	d904      	bls.n	80009d8 <run_automatic+0x2ec>
 80009ce:	4b2e      	ldr	r3, [pc, #184]	@ (8000a88 <run_automatic+0x39c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	4a2c      	ldr	r2, [pc, #176]	@ (8000a88 <run_automatic+0x39c>)
 80009d6:	6013      	str	r3, [r2, #0]

		led_buffer[0]=count1/10;
 80009d8:	4b29      	ldr	r3, [pc, #164]	@ (8000a80 <run_automatic+0x394>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a2b      	ldr	r2, [pc, #172]	@ (8000a8c <run_automatic+0x3a0>)
 80009de:	fb82 1203 	smull	r1, r2, r2, r3
 80009e2:	1092      	asrs	r2, r2, #2
 80009e4:	17db      	asrs	r3, r3, #31
 80009e6:	1ad3      	subs	r3, r2, r3
 80009e8:	4a29      	ldr	r2, [pc, #164]	@ (8000a90 <run_automatic+0x3a4>)
 80009ea:	6013      	str	r3, [r2, #0]
		led_buffer[1]=count1%10;
 80009ec:	4b24      	ldr	r3, [pc, #144]	@ (8000a80 <run_automatic+0x394>)
 80009ee:	6819      	ldr	r1, [r3, #0]
 80009f0:	4b26      	ldr	r3, [pc, #152]	@ (8000a8c <run_automatic+0x3a0>)
 80009f2:	fb83 2301 	smull	r2, r3, r3, r1
 80009f6:	109a      	asrs	r2, r3, #2
 80009f8:	17cb      	asrs	r3, r1, #31
 80009fa:	1ad2      	subs	r2, r2, r3
 80009fc:	4613      	mov	r3, r2
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	4413      	add	r3, r2
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	1aca      	subs	r2, r1, r3
 8000a06:	4b22      	ldr	r3, [pc, #136]	@ (8000a90 <run_automatic+0x3a4>)
 8000a08:	605a      	str	r2, [r3, #4]
		led_buffer[2]=count2/10;
 8000a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a88 <run_automatic+0x39c>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a1f      	ldr	r2, [pc, #124]	@ (8000a8c <run_automatic+0x3a0>)
 8000a10:	fb82 1203 	smull	r1, r2, r2, r3
 8000a14:	1092      	asrs	r2, r2, #2
 8000a16:	17db      	asrs	r3, r3, #31
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	4a1d      	ldr	r2, [pc, #116]	@ (8000a90 <run_automatic+0x3a4>)
 8000a1c:	6093      	str	r3, [r2, #8]
		led_buffer[3]=count2%10;
 8000a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000a88 <run_automatic+0x39c>)
 8000a20:	6819      	ldr	r1, [r3, #0]
 8000a22:	4b1a      	ldr	r3, [pc, #104]	@ (8000a8c <run_automatic+0x3a0>)
 8000a24:	fb83 2301 	smull	r2, r3, r3, r1
 8000a28:	109a      	asrs	r2, r3, #2
 8000a2a:	17cb      	asrs	r3, r1, #31
 8000a2c:	1ad2      	subs	r2, r2, r3
 8000a2e:	4613      	mov	r3, r2
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	4413      	add	r3, r2
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	1aca      	subs	r2, r1, r3
 8000a38:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <run_automatic+0x3a4>)
 8000a3a:	60da      	str	r2, [r3, #12]
	}

	if(timer_flag[4]==1){
 8000a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a74 <run_automatic+0x388>)
 8000a3e:	691b      	ldr	r3, [r3, #16]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d114      	bne.n	8000a6e <run_automatic+0x382>
		setTimer(4,125);
 8000a44:	217d      	movs	r1, #125	@ 0x7d
 8000a46:	2004      	movs	r0, #4
 8000a48:	f000 fcb8 	bl	80013bc <setTimer>
		update7SEG (index_led++);
 8000a4c:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <run_automatic+0x3a8>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	1c5a      	adds	r2, r3, #1
 8000a52:	4910      	ldr	r1, [pc, #64]	@ (8000a94 <run_automatic+0x3a8>)
 8000a54:	600a      	str	r2, [r1, #0]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fd06 	bl	8000468 <update7SEG>
		if(index_led == MAX_LED){index_led=0;}
 8000a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <run_automatic+0x3a8>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b0d      	ldr	r3, [pc, #52]	@ (8000a98 <run_automatic+0x3ac>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d102      	bne.n	8000a6e <run_automatic+0x382>
 8000a68:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <run_automatic+0x3a8>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	601a      	str	r2, [r3, #0]
	}
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	2000010c 	.word	0x2000010c
 8000a78:	40010800 	.word	0x40010800
 8000a7c:	200000b4 	.word	0x200000b4
 8000a80:	200000bc 	.word	0x200000bc
 8000a84:	200000b8 	.word	0x200000b8
 8000a88:	200000c0 	.word	0x200000c0
 8000a8c:	66666667 	.word	0x66666667
 8000a90:	20000000 	.word	0x20000000
 8000a94:	2000009c 	.word	0x2000009c
 8000a98:	08002af0 	.word	0x08002af0

08000a9c <run_manual>:
#include "fsm_manual.h"

void run_manual(){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
	switch (status1){
 8000aa0:	4b93      	ldr	r3, [pc, #588]	@ (8000cf0 <run_manual+0x254>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	3b15      	subs	r3, #21
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	f200 8116 	bhi.w	8000cd8 <run_manual+0x23c>
 8000aac:	a201      	add	r2, pc, #4	@ (adr r2, 8000ab4 <run_manual+0x18>)
 8000aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab2:	bf00      	nop
 8000ab4:	08000ac5 	.word	0x08000ac5
 8000ab8:	08000b4b 	.word	0x08000b4b
 8000abc:	08000bd1 	.word	0x08000bd1
 8000ac0:	08000c55 	.word	0x08000c55
	case RED_GREEN_MAN:{
		RedLight1();
 8000ac4:	f000 fa3e 	bl	8000f44 <RedLight1>
		GreenLight2();
 8000ac8:	f000 faaa 	bl	8001020 <GreenLight2>
		if(timer_flag[1]==1){
 8000acc:	4b89      	ldr	r3, [pc, #548]	@ (8000cf4 <run_manual+0x258>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d124      	bne.n	8000b1e <run_manual+0x82>
			count1 = time_red;
 8000ad4:	4b88      	ldr	r3, [pc, #544]	@ (8000cf8 <run_manual+0x25c>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a88      	ldr	r2, [pc, #544]	@ (8000cfc <run_manual+0x260>)
 8000ada:	6013      	str	r3, [r2, #0]
			count2 = time_green;
 8000adc:	4b88      	ldr	r3, [pc, #544]	@ (8000d00 <run_manual+0x264>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a88      	ldr	r2, [pc, #544]	@ (8000d04 <run_manual+0x268>)
 8000ae2:	6013      	str	r3, [r2, #0]
			status1 = RED_LED_AUTO;
 8000ae4:	4b82      	ldr	r3, [pc, #520]	@ (8000cf0 <run_manual+0x254>)
 8000ae6:	220b      	movs	r2, #11
 8000ae8:	601a      	str	r2, [r3, #0]
			status2 = GREEN_LED_AUTO;
 8000aea:	4b87      	ldr	r3, [pc, #540]	@ (8000d08 <run_manual+0x26c>)
 8000aec:	220d      	movs	r2, #13
 8000aee:	601a      	str	r2, [r3, #0]
			timer_flag[0]=1; //counter 1s
 8000af0:	4b80      	ldr	r3, [pc, #512]	@ (8000cf4 <run_manual+0x258>)
 8000af2:	2201      	movs	r2, #1
 8000af4:	601a      	str	r2, [r3, #0]
			setTimer(1, time_red*1000);
 8000af6:	4b80      	ldr	r3, [pc, #512]	@ (8000cf8 <run_manual+0x25c>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000afe:	fb02 f303 	mul.w	r3, r2, r3
 8000b02:	4619      	mov	r1, r3
 8000b04:	2001      	movs	r0, #1
 8000b06:	f000 fc59 	bl	80013bc <setTimer>
			setTimer(2, time_green*1000);
 8000b0a:	4b7d      	ldr	r3, [pc, #500]	@ (8000d00 <run_manual+0x264>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b12:	fb02 f303 	mul.w	r3, r2, r3
 8000b16:	4619      	mov	r1, r3
 8000b18:	2002      	movs	r0, #2
 8000b1a:	f000 fc4f 	bl	80013bc <setTimer>
		}
		if(isButtonPressed(0)==1){
 8000b1e:	2000      	movs	r0, #0
 8000b20:	f7ff fd30 	bl	8000584 <isButtonPressed>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	f040 80d8 	bne.w	8000cdc <run_manual+0x240>
			status1= RED_YELLOW_MAN;
 8000b2c:	4b70      	ldr	r3, [pc, #448]	@ (8000cf0 <run_manual+0x254>)
 8000b2e:	2216      	movs	r2, #22
 8000b30:	601a      	str	r2, [r3, #0]
			count1 = 10;
 8000b32:	4b72      	ldr	r3, [pc, #456]	@ (8000cfc <run_manual+0x260>)
 8000b34:	220a      	movs	r2, #10
 8000b36:	601a      	str	r2, [r3, #0]
			count2 = 1;
 8000b38:	4b72      	ldr	r3, [pc, #456]	@ (8000d04 <run_manual+0x268>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	601a      	str	r2, [r3, #0]
			setTimer(1, 10000); // 10 giây không nhấn
 8000b3e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000b42:	2001      	movs	r0, #1
 8000b44:	f000 fc3a 	bl	80013bc <setTimer>
		}
		break;
 8000b48:	e0c8      	b.n	8000cdc <run_manual+0x240>
	}
	case RED_YELLOW_MAN:{
		RedLight1();
 8000b4a:	f000 f9fb 	bl	8000f44 <RedLight1>
		YellowLight2();
 8000b4e:	f000 fa51 	bl	8000ff4 <YellowLight2>
		if(timer_flag[1]==1){
 8000b52:	4b68      	ldr	r3, [pc, #416]	@ (8000cf4 <run_manual+0x258>)
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d124      	bne.n	8000ba4 <run_manual+0x108>
			count1 = time_red;
 8000b5a:	4b67      	ldr	r3, [pc, #412]	@ (8000cf8 <run_manual+0x25c>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a67      	ldr	r2, [pc, #412]	@ (8000cfc <run_manual+0x260>)
 8000b60:	6013      	str	r3, [r2, #0]
			count2 = time_yellow;
 8000b62:	4b6a      	ldr	r3, [pc, #424]	@ (8000d0c <run_manual+0x270>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a67      	ldr	r2, [pc, #412]	@ (8000d04 <run_manual+0x268>)
 8000b68:	6013      	str	r3, [r2, #0]
			status1 = RED_LED_AUTO;
 8000b6a:	4b61      	ldr	r3, [pc, #388]	@ (8000cf0 <run_manual+0x254>)
 8000b6c:	220b      	movs	r2, #11
 8000b6e:	601a      	str	r2, [r3, #0]
			status2 = YELLOW_LED_AUTO;
 8000b70:	4b65      	ldr	r3, [pc, #404]	@ (8000d08 <run_manual+0x26c>)
 8000b72:	220c      	movs	r2, #12
 8000b74:	601a      	str	r2, [r3, #0]
			timer_flag[0]=1; //counter 1s
 8000b76:	4b5f      	ldr	r3, [pc, #380]	@ (8000cf4 <run_manual+0x258>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	601a      	str	r2, [r3, #0]
			setTimer(1, time_red*1000);
 8000b7c:	4b5e      	ldr	r3, [pc, #376]	@ (8000cf8 <run_manual+0x25c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b84:	fb02 f303 	mul.w	r3, r2, r3
 8000b88:	4619      	mov	r1, r3
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	f000 fc16 	bl	80013bc <setTimer>
			setTimer(2, time_yellow*1000);
 8000b90:	4b5e      	ldr	r3, [pc, #376]	@ (8000d0c <run_manual+0x270>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b98:	fb02 f303 	mul.w	r3, r2, r3
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	2002      	movs	r0, #2
 8000ba0:	f000 fc0c 	bl	80013bc <setTimer>
		}
		if(isButtonPressed(0)==1){
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f7ff fced 	bl	8000584 <isButtonPressed>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	f040 8097 	bne.w	8000ce0 <run_manual+0x244>
			status1= GREEN_RED_MAN;
 8000bb2:	4b4f      	ldr	r3, [pc, #316]	@ (8000cf0 <run_manual+0x254>)
 8000bb4:	2217      	movs	r2, #23
 8000bb6:	601a      	str	r2, [r3, #0]
			count1 = 10;
 8000bb8:	4b50      	ldr	r3, [pc, #320]	@ (8000cfc <run_manual+0x260>)
 8000bba:	220a      	movs	r2, #10
 8000bbc:	601a      	str	r2, [r3, #0]
			count2 = 1;
 8000bbe:	4b51      	ldr	r3, [pc, #324]	@ (8000d04 <run_manual+0x268>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]
			setTimer(1, 10000); // 10 giây không nhấn
 8000bc4:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000bc8:	2001      	movs	r0, #1
 8000bca:	f000 fbf7 	bl	80013bc <setTimer>
		}
		break;
 8000bce:	e087      	b.n	8000ce0 <run_manual+0x244>
	}
	case GREEN_RED_MAN:{
		GreenLight1();
 8000bd0:	f000 f9e4 	bl	8000f9c <GreenLight1>
		RedLight2();
 8000bd4:	f000 f9f8 	bl	8000fc8 <RedLight2>
		if(timer_flag[1]==1){
 8000bd8:	4b46      	ldr	r3, [pc, #280]	@ (8000cf4 <run_manual+0x258>)
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d124      	bne.n	8000c2a <run_manual+0x18e>
			count1 = time_green;
 8000be0:	4b47      	ldr	r3, [pc, #284]	@ (8000d00 <run_manual+0x264>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a45      	ldr	r2, [pc, #276]	@ (8000cfc <run_manual+0x260>)
 8000be6:	6013      	str	r3, [r2, #0]
			count2 = time_red;
 8000be8:	4b43      	ldr	r3, [pc, #268]	@ (8000cf8 <run_manual+0x25c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a45      	ldr	r2, [pc, #276]	@ (8000d04 <run_manual+0x268>)
 8000bee:	6013      	str	r3, [r2, #0]
			status1 = GREEN_LED_AUTO;
 8000bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8000cf0 <run_manual+0x254>)
 8000bf2:	220d      	movs	r2, #13
 8000bf4:	601a      	str	r2, [r3, #0]
			status2 = RED_LED_AUTO;
 8000bf6:	4b44      	ldr	r3, [pc, #272]	@ (8000d08 <run_manual+0x26c>)
 8000bf8:	220b      	movs	r2, #11
 8000bfa:	601a      	str	r2, [r3, #0]
			timer_flag[0]=1; //counter 1s
 8000bfc:	4b3d      	ldr	r3, [pc, #244]	@ (8000cf4 <run_manual+0x258>)
 8000bfe:	2201      	movs	r2, #1
 8000c00:	601a      	str	r2, [r3, #0]
			setTimer(1, time_green*1000);
 8000c02:	4b3f      	ldr	r3, [pc, #252]	@ (8000d00 <run_manual+0x264>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c0a:	fb02 f303 	mul.w	r3, r2, r3
 8000c0e:	4619      	mov	r1, r3
 8000c10:	2001      	movs	r0, #1
 8000c12:	f000 fbd3 	bl	80013bc <setTimer>
			setTimer(2, time_red*1000);
 8000c16:	4b38      	ldr	r3, [pc, #224]	@ (8000cf8 <run_manual+0x25c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c1e:	fb02 f303 	mul.w	r3, r2, r3
 8000c22:	4619      	mov	r1, r3
 8000c24:	2002      	movs	r0, #2
 8000c26:	f000 fbc9 	bl	80013bc <setTimer>
		}
		if(isButtonPressed(0)==1){
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	f7ff fcaa 	bl	8000584 <isButtonPressed>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d156      	bne.n	8000ce4 <run_manual+0x248>
			status1= YELLOW_RED_MAN;
 8000c36:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf0 <run_manual+0x254>)
 8000c38:	2218      	movs	r2, #24
 8000c3a:	601a      	str	r2, [r3, #0]
			count1 = 10;
 8000c3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000cfc <run_manual+0x260>)
 8000c3e:	220a      	movs	r2, #10
 8000c40:	601a      	str	r2, [r3, #0]
			count2 = 1;
 8000c42:	4b30      	ldr	r3, [pc, #192]	@ (8000d04 <run_manual+0x268>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	601a      	str	r2, [r3, #0]
			setTimer(1, 10000); // 10 giây không nhấn
 8000c48:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	f000 fbb5 	bl	80013bc <setTimer>
		}
		break;
 8000c52:	e047      	b.n	8000ce4 <run_manual+0x248>
	}
	case YELLOW_RED_MAN:{
			YellowLight1();
 8000c54:	f000 f98c 	bl	8000f70 <YellowLight1>
			RedLight2();
 8000c58:	f000 f9b6 	bl	8000fc8 <RedLight2>
			if(timer_flag[1]==1){
 8000c5c:	4b25      	ldr	r3, [pc, #148]	@ (8000cf4 <run_manual+0x258>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d124      	bne.n	8000cae <run_manual+0x212>
				count1 = time_yellow;
 8000c64:	4b29      	ldr	r3, [pc, #164]	@ (8000d0c <run_manual+0x270>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a24      	ldr	r2, [pc, #144]	@ (8000cfc <run_manual+0x260>)
 8000c6a:	6013      	str	r3, [r2, #0]
				count2 = time_red;
 8000c6c:	4b22      	ldr	r3, [pc, #136]	@ (8000cf8 <run_manual+0x25c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a24      	ldr	r2, [pc, #144]	@ (8000d04 <run_manual+0x268>)
 8000c72:	6013      	str	r3, [r2, #0]
				status1 = YELLOW_LED_AUTO;
 8000c74:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf0 <run_manual+0x254>)
 8000c76:	220c      	movs	r2, #12
 8000c78:	601a      	str	r2, [r3, #0]
				status2 = RED_LED_AUTO;
 8000c7a:	4b23      	ldr	r3, [pc, #140]	@ (8000d08 <run_manual+0x26c>)
 8000c7c:	220b      	movs	r2, #11
 8000c7e:	601a      	str	r2, [r3, #0]
				timer_flag[0]=1; //counter 1s
 8000c80:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf4 <run_manual+0x258>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	601a      	str	r2, [r3, #0]
				setTimer(1, time_yellow*1000);
 8000c86:	4b21      	ldr	r3, [pc, #132]	@ (8000d0c <run_manual+0x270>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c8e:	fb02 f303 	mul.w	r3, r2, r3
 8000c92:	4619      	mov	r1, r3
 8000c94:	2001      	movs	r0, #1
 8000c96:	f000 fb91 	bl	80013bc <setTimer>
				setTimer(2, time_red*1000);
 8000c9a:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <run_manual+0x25c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ca2:	fb02 f303 	mul.w	r3, r2, r3
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	2002      	movs	r0, #2
 8000caa:	f000 fb87 	bl	80013bc <setTimer>
			}
			if(isButtonPressed(0)==1){
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f7ff fc68 	bl	8000584 <isButtonPressed>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d116      	bne.n	8000ce8 <run_manual+0x24c>
				status1= RED_GREEN_MAN;
 8000cba:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf0 <run_manual+0x254>)
 8000cbc:	2215      	movs	r2, #21
 8000cbe:	601a      	str	r2, [r3, #0]
				count1 = 10;
 8000cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cfc <run_manual+0x260>)
 8000cc2:	220a      	movs	r2, #10
 8000cc4:	601a      	str	r2, [r3, #0]
				count2 = 1;
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <run_manual+0x268>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	601a      	str	r2, [r3, #0]
				setTimer(1, 10000); // 10 giây không nhấn
 8000ccc:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	f000 fb73 	bl	80013bc <setTimer>
			}
			break;
 8000cd6:	e007      	b.n	8000ce8 <run_manual+0x24c>

	}
	default:
		break;
 8000cd8:	bf00      	nop
 8000cda:	e006      	b.n	8000cea <run_manual+0x24e>
		break;
 8000cdc:	bf00      	nop
 8000cde:	e004      	b.n	8000cea <run_manual+0x24e>
		break;
 8000ce0:	bf00      	nop
 8000ce2:	e002      	b.n	8000cea <run_manual+0x24e>
		break;
 8000ce4:	bf00      	nop
 8000ce6:	e000      	b.n	8000cea <run_manual+0x24e>
			break;
 8000ce8:	bf00      	nop
	}
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200000b4 	.word	0x200000b4
 8000cf4:	2000010c 	.word	0x2000010c
 8000cf8:	20000064 	.word	0x20000064
 8000cfc:	200000bc 	.word	0x200000bc
 8000d00:	2000006c 	.word	0x2000006c
 8000d04:	200000c0 	.word	0x200000c0
 8000d08:	200000b8 	.word	0x200000b8
 8000d0c:	20000068 	.word	0x20000068

08000d10 <run_setting>:
#include "fsm_setting.h"

void run_setting(){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
	switch (status1){
 8000d14:	4b6c      	ldr	r3, [pc, #432]	@ (8000ec8 <run_setting+0x1b8>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b21      	cmp	r3, #33	@ 0x21
 8000d1a:	f000 808d 	beq.w	8000e38 <run_setting+0x128>
 8000d1e:	2b21      	cmp	r3, #33	@ 0x21
 8000d20:	f300 80cf 	bgt.w	8000ec2 <run_setting+0x1b2>
 8000d24:	2b1f      	cmp	r3, #31
 8000d26:	d002      	beq.n	8000d2e <run_setting+0x1e>
 8000d28:	2b20      	cmp	r3, #32
 8000d2a:	d043      	beq.n	8000db4 <run_setting+0xa4>
			time_green = count2;
		}
		break;
	}
	}
}
 8000d2c:	e0c9      	b.n	8000ec2 <run_setting+0x1b2>
		if(timer_flag[1]==1){
 8000d2e:	4b67      	ldr	r3, [pc, #412]	@ (8000ecc <run_setting+0x1bc>)
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d10c      	bne.n	8000d50 <run_setting+0x40>
			setTimer(1, 1000);
 8000d36:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f000 fb3e 	bl	80013bc <setTimer>
			HAL_GPIO_TogglePin(GPIOA, LED_RED_1);
 8000d40:	2102      	movs	r1, #2
 8000d42:	4863      	ldr	r0, [pc, #396]	@ (8000ed0 <run_setting+0x1c0>)
 8000d44:	f000 fec9 	bl	8001ada <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOA, LED_RED_2);
 8000d48:	2110      	movs	r1, #16
 8000d4a:	4861      	ldr	r0, [pc, #388]	@ (8000ed0 <run_setting+0x1c0>)
 8000d4c:	f000 fec5 	bl	8001ada <HAL_GPIO_TogglePin>
		if(isButtonPressed(mode_button)==1){
 8000d50:	2001      	movs	r0, #1
 8000d52:	f7ff fc17 	bl	8000584 <isButtonPressed>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d10d      	bne.n	8000d78 <run_setting+0x68>
			status1 = YELLOW_LED_SET;
 8000d5c:	4b5a      	ldr	r3, [pc, #360]	@ (8000ec8 <run_setting+0x1b8>)
 8000d5e:	2220      	movs	r2, #32
 8000d60:	601a      	str	r2, [r3, #0]
			count1 = 3;
 8000d62:	4b5c      	ldr	r3, [pc, #368]	@ (8000ed4 <run_setting+0x1c4>)
 8000d64:	2203      	movs	r2, #3
 8000d66:	601a      	str	r2, [r3, #0]
			count2 = time_yellow;
 8000d68:	4b5b      	ldr	r3, [pc, #364]	@ (8000ed8 <run_setting+0x1c8>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a5b      	ldr	r2, [pc, #364]	@ (8000edc <run_setting+0x1cc>)
 8000d6e:	6013      	str	r3, [r2, #0]
			ResetLight1();
 8000d70:	f000 f8bc 	bl	8000eec <ResetLight1>
			ResetLight2();
 8000d74:	f000 f8d0 	bl	8000f18 <ResetLight2>
		if(isButtonPressed(modify_button)==1){
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f7ff fc03 	bl	8000584 <isButtonPressed>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d10b      	bne.n	8000d9c <run_setting+0x8c>
			count2++;
 8000d84:	4b55      	ldr	r3, [pc, #340]	@ (8000edc <run_setting+0x1cc>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	4a54      	ldr	r2, [pc, #336]	@ (8000edc <run_setting+0x1cc>)
 8000d8c:	6013      	str	r3, [r2, #0]
			if(count2 > 99)count2 =1;
 8000d8e:	4b53      	ldr	r3, [pc, #332]	@ (8000edc <run_setting+0x1cc>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2b63      	cmp	r3, #99	@ 0x63
 8000d94:	dd02      	ble.n	8000d9c <run_setting+0x8c>
 8000d96:	4b51      	ldr	r3, [pc, #324]	@ (8000edc <run_setting+0x1cc>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	601a      	str	r2, [r3, #0]
		if(isButtonPressed(choose_button)==1){
 8000d9c:	2002      	movs	r0, #2
 8000d9e:	f7ff fbf1 	bl	8000584 <isButtonPressed>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	f040 8087 	bne.w	8000eb8 <run_setting+0x1a8>
			time_red = count2;
 8000daa:	4b4c      	ldr	r3, [pc, #304]	@ (8000edc <run_setting+0x1cc>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a4c      	ldr	r2, [pc, #304]	@ (8000ee0 <run_setting+0x1d0>)
 8000db0:	6013      	str	r3, [r2, #0]
		break;
 8000db2:	e081      	b.n	8000eb8 <run_setting+0x1a8>
		if(timer_flag[1]==1){
 8000db4:	4b45      	ldr	r3, [pc, #276]	@ (8000ecc <run_setting+0x1bc>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d10c      	bne.n	8000dd6 <run_setting+0xc6>
			setTimer(1, 1000);
 8000dbc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f000 fafb 	bl	80013bc <setTimer>
			HAL_GPIO_TogglePin(GPIOA, LED_YELLOW_1);
 8000dc6:	2104      	movs	r1, #4
 8000dc8:	4841      	ldr	r0, [pc, #260]	@ (8000ed0 <run_setting+0x1c0>)
 8000dca:	f000 fe86 	bl	8001ada <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOA, LED_YELLOW_2);
 8000dce:	2120      	movs	r1, #32
 8000dd0:	483f      	ldr	r0, [pc, #252]	@ (8000ed0 <run_setting+0x1c0>)
 8000dd2:	f000 fe82 	bl	8001ada <HAL_GPIO_TogglePin>
		if(isButtonPressed(mode_button)==1){
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	f7ff fbd4 	bl	8000584 <isButtonPressed>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d10d      	bne.n	8000dfe <run_setting+0xee>
			status1 = GREEN_LED_SET;
 8000de2:	4b39      	ldr	r3, [pc, #228]	@ (8000ec8 <run_setting+0x1b8>)
 8000de4:	2221      	movs	r2, #33	@ 0x21
 8000de6:	601a      	str	r2, [r3, #0]
			count1 = 4;
 8000de8:	4b3a      	ldr	r3, [pc, #232]	@ (8000ed4 <run_setting+0x1c4>)
 8000dea:	2204      	movs	r2, #4
 8000dec:	601a      	str	r2, [r3, #0]
			count2 = time_green;
 8000dee:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee4 <run_setting+0x1d4>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a3a      	ldr	r2, [pc, #232]	@ (8000edc <run_setting+0x1cc>)
 8000df4:	6013      	str	r3, [r2, #0]
			ResetLight1();
 8000df6:	f000 f879 	bl	8000eec <ResetLight1>
			ResetLight2();
 8000dfa:	f000 f88d 	bl	8000f18 <ResetLight2>
		if(isButtonPressed(modify_button)==1){
 8000dfe:	2000      	movs	r0, #0
 8000e00:	f7ff fbc0 	bl	8000584 <isButtonPressed>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d10b      	bne.n	8000e22 <run_setting+0x112>
			count2++;
 8000e0a:	4b34      	ldr	r3, [pc, #208]	@ (8000edc <run_setting+0x1cc>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	4a32      	ldr	r2, [pc, #200]	@ (8000edc <run_setting+0x1cc>)
 8000e12:	6013      	str	r3, [r2, #0]
			if(count2 > 99)count2 =1;
 8000e14:	4b31      	ldr	r3, [pc, #196]	@ (8000edc <run_setting+0x1cc>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b63      	cmp	r3, #99	@ 0x63
 8000e1a:	dd02      	ble.n	8000e22 <run_setting+0x112>
 8000e1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000edc <run_setting+0x1cc>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	601a      	str	r2, [r3, #0]
		if(isButtonPressed(choose_button)==1){
 8000e22:	2002      	movs	r0, #2
 8000e24:	f7ff fbae 	bl	8000584 <isButtonPressed>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d146      	bne.n	8000ebc <run_setting+0x1ac>
			time_yellow = count2;
 8000e2e:	4b2b      	ldr	r3, [pc, #172]	@ (8000edc <run_setting+0x1cc>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4a29      	ldr	r2, [pc, #164]	@ (8000ed8 <run_setting+0x1c8>)
 8000e34:	6013      	str	r3, [r2, #0]
		break;
 8000e36:	e041      	b.n	8000ebc <run_setting+0x1ac>
		if(timer_flag[1]==1){
 8000e38:	4b24      	ldr	r3, [pc, #144]	@ (8000ecc <run_setting+0x1bc>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d10c      	bne.n	8000e5a <run_setting+0x14a>
			setTimer(1, 1000);
 8000e40:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e44:	2001      	movs	r0, #1
 8000e46:	f000 fab9 	bl	80013bc <setTimer>
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN_1);
 8000e4a:	2108      	movs	r1, #8
 8000e4c:	4820      	ldr	r0, [pc, #128]	@ (8000ed0 <run_setting+0x1c0>)
 8000e4e:	f000 fe44 	bl	8001ada <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN_2);
 8000e52:	2140      	movs	r1, #64	@ 0x40
 8000e54:	481e      	ldr	r0, [pc, #120]	@ (8000ed0 <run_setting+0x1c0>)
 8000e56:	f000 fe40 	bl	8001ada <HAL_GPIO_TogglePin>
		if(isButtonPressed(mode_button)==1){
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	f7ff fb92 	bl	8000584 <isButtonPressed>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d10b      	bne.n	8000e7e <run_setting+0x16e>
			status1 = INIT;
 8000e66:	4b18      	ldr	r3, [pc, #96]	@ (8000ec8 <run_setting+0x1b8>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
			status2 = INIT;
 8000e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee8 <run_setting+0x1d8>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
			count1 = 0;
 8000e72:	4b18      	ldr	r3, [pc, #96]	@ (8000ed4 <run_setting+0x1c4>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
			count2 = 0;
 8000e78:	4b18      	ldr	r3, [pc, #96]	@ (8000edc <run_setting+0x1cc>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	601a      	str	r2, [r3, #0]
		if(isButtonPressed(modify_button)==1 ){
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f7ff fb80 	bl	8000584 <isButtonPressed>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d10b      	bne.n	8000ea2 <run_setting+0x192>
			count2++;
 8000e8a:	4b14      	ldr	r3, [pc, #80]	@ (8000edc <run_setting+0x1cc>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	4a12      	ldr	r2, [pc, #72]	@ (8000edc <run_setting+0x1cc>)
 8000e92:	6013      	str	r3, [r2, #0]
			if(count2 > 99)count2 =1;
 8000e94:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <run_setting+0x1cc>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b63      	cmp	r3, #99	@ 0x63
 8000e9a:	dd02      	ble.n	8000ea2 <run_setting+0x192>
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000edc <run_setting+0x1cc>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	601a      	str	r2, [r3, #0]
		if(isButtonPressed(choose_button)==1){
 8000ea2:	2002      	movs	r0, #2
 8000ea4:	f7ff fb6e 	bl	8000584 <isButtonPressed>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d108      	bne.n	8000ec0 <run_setting+0x1b0>
			time_green = count2;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <run_setting+0x1cc>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee4 <run_setting+0x1d4>)
 8000eb4:	6013      	str	r3, [r2, #0]
		break;
 8000eb6:	e003      	b.n	8000ec0 <run_setting+0x1b0>
		break;
 8000eb8:	bf00      	nop
 8000eba:	e002      	b.n	8000ec2 <run_setting+0x1b2>
		break;
 8000ebc:	bf00      	nop
 8000ebe:	e000      	b.n	8000ec2 <run_setting+0x1b2>
		break;
 8000ec0:	bf00      	nop
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200000b4 	.word	0x200000b4
 8000ecc:	2000010c 	.word	0x2000010c
 8000ed0:	40010800 	.word	0x40010800
 8000ed4:	200000bc 	.word	0x200000bc
 8000ed8:	20000068 	.word	0x20000068
 8000edc:	200000c0 	.word	0x200000c0
 8000ee0:	20000064 	.word	0x20000064
 8000ee4:	2000006c 	.word	0x2000006c
 8000ee8:	200000b8 	.word	0x200000b8

08000eec <ResetLight1>:

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}

void ResetLight1(){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,LED_RED_1 , RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2102      	movs	r1, #2
 8000ef4:	4807      	ldr	r0, [pc, #28]	@ (8000f14 <ResetLight1+0x28>)
 8000ef6:	f000 fdd8 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_YELLOW_1 , RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2104      	movs	r1, #4
 8000efe:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <ResetLight1+0x28>)
 8000f00:	f000 fdd3 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_GREEN_1 , RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2108      	movs	r1, #8
 8000f08:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <ResetLight1+0x28>)
 8000f0a:	f000 fdce 	bl	8001aaa <HAL_GPIO_WritePin>
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40010800 	.word	0x40010800

08000f18 <ResetLight2>:

void ResetLight2(){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,LED_RED_2 , RESET);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2110      	movs	r1, #16
 8000f20:	4807      	ldr	r0, [pc, #28]	@ (8000f40 <ResetLight2+0x28>)
 8000f22:	f000 fdc2 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_YELLOW_2 ,  RESET);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2120      	movs	r1, #32
 8000f2a:	4805      	ldr	r0, [pc, #20]	@ (8000f40 <ResetLight2+0x28>)
 8000f2c:	f000 fdbd 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_GREEN_2 , RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2140      	movs	r1, #64	@ 0x40
 8000f34:	4802      	ldr	r0, [pc, #8]	@ (8000f40 <ResetLight2+0x28>)
 8000f36:	f000 fdb8 	bl	8001aaa <HAL_GPIO_WritePin>
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40010800 	.word	0x40010800

08000f44 <RedLight1>:

void RedLight1(){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,LED_RED_1 , SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	4807      	ldr	r0, [pc, #28]	@ (8000f6c <RedLight1+0x28>)
 8000f4e:	f000 fdac 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_YELLOW_1 , RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2104      	movs	r1, #4
 8000f56:	4805      	ldr	r0, [pc, #20]	@ (8000f6c <RedLight1+0x28>)
 8000f58:	f000 fda7 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_GREEN_1 , RESET);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2108      	movs	r1, #8
 8000f60:	4802      	ldr	r0, [pc, #8]	@ (8000f6c <RedLight1+0x28>)
 8000f62:	f000 fda2 	bl	8001aaa <HAL_GPIO_WritePin>
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40010800 	.word	0x40010800

08000f70 <YellowLight1>:
void YellowLight1(){
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,LED_RED_1 , RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2102      	movs	r1, #2
 8000f78:	4807      	ldr	r0, [pc, #28]	@ (8000f98 <YellowLight1+0x28>)
 8000f7a:	f000 fd96 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_YELLOW_1 , SET);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2104      	movs	r1, #4
 8000f82:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <YellowLight1+0x28>)
 8000f84:	f000 fd91 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_GREEN_1 , RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2108      	movs	r1, #8
 8000f8c:	4802      	ldr	r0, [pc, #8]	@ (8000f98 <YellowLight1+0x28>)
 8000f8e:	f000 fd8c 	bl	8001aaa <HAL_GPIO_WritePin>
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40010800 	.word	0x40010800

08000f9c <GreenLight1>:
void GreenLight1(){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,LED_RED_1 , RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2102      	movs	r1, #2
 8000fa4:	4807      	ldr	r0, [pc, #28]	@ (8000fc4 <GreenLight1+0x28>)
 8000fa6:	f000 fd80 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_YELLOW_1 , RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2104      	movs	r1, #4
 8000fae:	4805      	ldr	r0, [pc, #20]	@ (8000fc4 <GreenLight1+0x28>)
 8000fb0:	f000 fd7b 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_GREEN_1 , SET);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	2108      	movs	r1, #8
 8000fb8:	4802      	ldr	r0, [pc, #8]	@ (8000fc4 <GreenLight1+0x28>)
 8000fba:	f000 fd76 	bl	8001aaa <HAL_GPIO_WritePin>
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40010800 	.word	0x40010800

08000fc8 <RedLight2>:
void RedLight2(){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,LED_RED_2 , SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	2110      	movs	r1, #16
 8000fd0:	4807      	ldr	r0, [pc, #28]	@ (8000ff0 <RedLight2+0x28>)
 8000fd2:	f000 fd6a 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_YELLOW_2 , RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2120      	movs	r1, #32
 8000fda:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <RedLight2+0x28>)
 8000fdc:	f000 fd65 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_GREEN_2 , RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2140      	movs	r1, #64	@ 0x40
 8000fe4:	4802      	ldr	r0, [pc, #8]	@ (8000ff0 <RedLight2+0x28>)
 8000fe6:	f000 fd60 	bl	8001aaa <HAL_GPIO_WritePin>
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40010800 	.word	0x40010800

08000ff4 <YellowLight2>:
void YellowLight2(){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,LED_RED_2 , RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2110      	movs	r1, #16
 8000ffc:	4807      	ldr	r0, [pc, #28]	@ (800101c <YellowLight2+0x28>)
 8000ffe:	f000 fd54 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_YELLOW_2 , SET);
 8001002:	2201      	movs	r2, #1
 8001004:	2120      	movs	r1, #32
 8001006:	4805      	ldr	r0, [pc, #20]	@ (800101c <YellowLight2+0x28>)
 8001008:	f000 fd4f 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_GREEN_2 , RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	2140      	movs	r1, #64	@ 0x40
 8001010:	4802      	ldr	r0, [pc, #8]	@ (800101c <YellowLight2+0x28>)
 8001012:	f000 fd4a 	bl	8001aaa <HAL_GPIO_WritePin>
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40010800 	.word	0x40010800

08001020 <GreenLight2>:
void GreenLight2(){
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,LED_RED_2 , RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2110      	movs	r1, #16
 8001028:	4807      	ldr	r0, [pc, #28]	@ (8001048 <GreenLight2+0x28>)
 800102a:	f000 fd3e 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_YELLOW_2 , RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2120      	movs	r1, #32
 8001032:	4805      	ldr	r0, [pc, #20]	@ (8001048 <GreenLight2+0x28>)
 8001034:	f000 fd39 	bl	8001aaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LED_GREEN_2 , SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2140      	movs	r1, #64	@ 0x40
 800103c:	4802      	ldr	r0, [pc, #8]	@ (8001048 <GreenLight2+0x28>)
 800103e:	f000 fd34 	bl	8001aaa <HAL_GPIO_WritePin>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40010800 	.word	0x40010800

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001050:	f000 fa28 	bl	80014a4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001054:	f000 f81c 	bl	8001090 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001058:	f000 f8a2 	bl	80011a0 <MX_GPIO_Init>
  MX_TIM2_Init();
 800105c:	f000 f854 	bl	8001108 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 8001060:	4808      	ldr	r0, [pc, #32]	@ (8001084 <main+0x38>)
 8001062:	f001 f981 	bl	8002368 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status1 =INIT;
 8001066:	4b08      	ldr	r3, [pc, #32]	@ (8001088 <main+0x3c>)
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
  status2 =INIT;
 800106c:	4b07      	ldr	r3, [pc, #28]	@ (800108c <main+0x40>)
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
  while (1){
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	run_automatic();
 8001072:	f7ff fb3b 	bl	80006ec <run_automatic>
	run_manual();
 8001076:	f7ff fd11 	bl	8000a9c <run_manual>
	run_setting();
 800107a:	f7ff fe49 	bl	8000d10 <run_setting>
	run_automatic();
 800107e:	bf00      	nop
 8001080:	e7f7      	b.n	8001072 <main+0x26>
 8001082:	bf00      	nop
 8001084:	200000c4 	.word	0x200000c4
 8001088:	200000b4 	.word	0x200000b4
 800108c:	200000b8 	.word	0x200000b8

08001090 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b090      	sub	sp, #64	@ 0x40
 8001094:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001096:	f107 0318 	add.w	r3, r7, #24
 800109a:	2228      	movs	r2, #40	@ 0x28
 800109c:	2100      	movs	r1, #0
 800109e:	4618      	mov	r0, r3
 80010a0:	f001 fcee 	bl	8002a80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	60da      	str	r2, [r3, #12]
 80010b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010b2:	2302      	movs	r3, #2
 80010b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010b6:	2301      	movs	r3, #1
 80010b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ba:	2310      	movs	r3, #16
 80010bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010be:	2300      	movs	r3, #0
 80010c0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c2:	f107 0318 	add.w	r3, r7, #24
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 fd20 	bl	8001b0c <HAL_RCC_OscConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80010d2:	f000 f8db 	bl	800128c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d6:	230f      	movs	r3, #15
 80010d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010da:	2300      	movs	r3, #0
 80010dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 ff8e 	bl	8002010 <HAL_RCC_ClockConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010fa:	f000 f8c7 	bl	800128c <Error_Handler>
  }
}
 80010fe:	bf00      	nop
 8001100:	3740      	adds	r7, #64	@ 0x40
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800110e:	f107 0308 	add.w	r3, r7, #8
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800111c:	463b      	mov	r3, r7
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001124:	4b1d      	ldr	r3, [pc, #116]	@ (800119c <MX_TIM2_Init+0x94>)
 8001126:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800112a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800112c:	4b1b      	ldr	r3, [pc, #108]	@ (800119c <MX_TIM2_Init+0x94>)
 800112e:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001132:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <MX_TIM2_Init+0x94>)
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800113a:	4b18      	ldr	r3, [pc, #96]	@ (800119c <MX_TIM2_Init+0x94>)
 800113c:	2209      	movs	r2, #9
 800113e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001140:	4b16      	ldr	r3, [pc, #88]	@ (800119c <MX_TIM2_Init+0x94>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001146:	4b15      	ldr	r3, [pc, #84]	@ (800119c <MX_TIM2_Init+0x94>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800114c:	4813      	ldr	r0, [pc, #76]	@ (800119c <MX_TIM2_Init+0x94>)
 800114e:	f001 f8bb 	bl	80022c8 <HAL_TIM_Base_Init>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001158:	f000 f898 	bl	800128c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800115c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001160:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	4619      	mov	r1, r3
 8001168:	480c      	ldr	r0, [pc, #48]	@ (800119c <MX_TIM2_Init+0x94>)
 800116a:	f001 fa39 	bl	80025e0 <HAL_TIM_ConfigClockSource>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001174:	f000 f88a 	bl	800128c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001178:	2300      	movs	r3, #0
 800117a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001180:	463b      	mov	r3, r7
 8001182:	4619      	mov	r1, r3
 8001184:	4805      	ldr	r0, [pc, #20]	@ (800119c <MX_TIM2_Init+0x94>)
 8001186:	f001 fc11 	bl	80029ac <HAL_TIMEx_MasterConfigSynchronization>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001190:	f000 f87c 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001194:	bf00      	nop
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200000c4 	.word	0x200000c4

080011a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001268 <MX_GPIO_Init+0xc8>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	4a2b      	ldr	r2, [pc, #172]	@ (8001268 <MX_GPIO_Init+0xc8>)
 80011ba:	f043 0308 	orr.w	r3, r3, #8
 80011be:	6193      	str	r3, [r2, #24]
 80011c0:	4b29      	ldr	r3, [pc, #164]	@ (8001268 <MX_GPIO_Init+0xc8>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	f003 0308 	and.w	r3, r3, #8
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011cc:	4b26      	ldr	r3, [pc, #152]	@ (8001268 <MX_GPIO_Init+0xc8>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a25      	ldr	r2, [pc, #148]	@ (8001268 <MX_GPIO_Init+0xc8>)
 80011d2:	f043 0304 	orr.w	r3, r3, #4
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b23      	ldr	r3, [pc, #140]	@ (8001268 <MX_GPIO_Init+0xc8>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0304 	and.w	r3, r3, #4
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2101      	movs	r1, #1
 80011e8:	4820      	ldr	r0, [pc, #128]	@ (800126c <MX_GPIO_Init+0xcc>)
 80011ea:	f000 fc5e 	bl	8001aaa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011ee:	2301      	movs	r3, #1
 80011f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f2:	2301      	movs	r3, #1
 80011f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2302      	movs	r3, #2
 80011fc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	4619      	mov	r1, r3
 8001204:	4819      	ldr	r0, [pc, #100]	@ (800126c <MX_GPIO_Init+0xcc>)
 8001206:	f000 fabd 	bl	8001784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800120a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800120e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001214:	2301      	movs	r3, #1
 8001216:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001218:	f107 0308 	add.w	r3, r7, #8
 800121c:	4619      	mov	r1, r3
 800121e:	4814      	ldr	r0, [pc, #80]	@ (8001270 <MX_GPIO_Init+0xd0>)
 8001220:	f000 fab0 	bl	8001784 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pin : PORT A */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
 8001224:	23fe      	movs	r3, #254	@ 0xfe
 8001226:	60bb      	str	r3, [r7, #8]
		  GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001228:	2301      	movs	r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	2302      	movs	r3, #2
 8001232:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001234:	f107 0308 	add.w	r3, r7, #8
 8001238:	4619      	mov	r1, r3
 800123a:	480d      	ldr	r0, [pc, #52]	@ (8001270 <MX_GPIO_Init+0xd0>)
 800123c:	f000 faa2 	bl	8001784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PORT B */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
 8001240:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8001244:	60bb      	str	r3, [r7, #8]
		  GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
		  |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001246:	2301      	movs	r3, #1
 8001248:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124e:	2302      	movs	r3, #2
 8001250:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001252:	f107 0308 	add.w	r3, r7, #8
 8001256:	4619      	mov	r1, r3
 8001258:	4804      	ldr	r0, [pc, #16]	@ (800126c <MX_GPIO_Init+0xcc>)
 800125a:	f000 fa93 	bl	8001784 <HAL_GPIO_Init>

/* USER CODE END MX_GPIO_Init_2 */
}
 800125e:	bf00      	nop
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000
 800126c:	40010c00 	.word	0x40010c00
 8001270:	40010800 	.word	0x40010800

08001274 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	timer_run();
 800127c:	f000 f8bc 	bl	80013f8 <timer_run>
	getKeyInput();
 8001280:	f7ff f99a 	bl	80005b8 <getKeyInput>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <Error_Handler+0x8>

08001298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800129e:	4b15      	ldr	r3, [pc, #84]	@ (80012f4 <HAL_MspInit+0x5c>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	4a14      	ldr	r2, [pc, #80]	@ (80012f4 <HAL_MspInit+0x5c>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6193      	str	r3, [r2, #24]
 80012aa:	4b12      	ldr	r3, [pc, #72]	@ (80012f4 <HAL_MspInit+0x5c>)
 80012ac:	699b      	ldr	r3, [r3, #24]
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	60bb      	str	r3, [r7, #8]
 80012b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b6:	4b0f      	ldr	r3, [pc, #60]	@ (80012f4 <HAL_MspInit+0x5c>)
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	4a0e      	ldr	r2, [pc, #56]	@ (80012f4 <HAL_MspInit+0x5c>)
 80012bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c0:	61d3      	str	r3, [r2, #28]
 80012c2:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <HAL_MspInit+0x5c>)
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80012ce:	4b0a      	ldr	r3, [pc, #40]	@ (80012f8 <HAL_MspInit+0x60>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	4a04      	ldr	r2, [pc, #16]	@ (80012f8 <HAL_MspInit+0x60>)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010000 	.word	0x40010000

080012fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800130c:	d113      	bne.n	8001336 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800130e:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <HAL_TIM_Base_MspInit+0x44>)
 8001310:	69db      	ldr	r3, [r3, #28]
 8001312:	4a0b      	ldr	r2, [pc, #44]	@ (8001340 <HAL_TIM_Base_MspInit+0x44>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	61d3      	str	r3, [r2, #28]
 800131a:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <HAL_TIM_Base_MspInit+0x44>)
 800131c:	69db      	ldr	r3, [r3, #28]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001326:	2200      	movs	r2, #0
 8001328:	2100      	movs	r1, #0
 800132a:	201c      	movs	r0, #28
 800132c:	f000 f9f3 	bl	8001716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001330:	201c      	movs	r0, #28
 8001332:	f000 fa0c 	bl	800174e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001336:	bf00      	nop
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40021000 	.word	0x40021000

08001344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <NMI_Handler+0x4>

0800134c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <HardFault_Handler+0x4>

08001354 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <MemManage_Handler+0x4>

0800135c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <BusFault_Handler+0x4>

08001364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <UsageFault_Handler+0x4>

0800136c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr

08001384 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001394:	f000 f8cc 	bl	8001530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}

0800139c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013a0:	4802      	ldr	r0, [pc, #8]	@ (80013ac <TIM2_IRQHandler+0x10>)
 80013a2:	f001 f82d 	bl	8002400 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200000c4 	.word	0x200000c4

080013b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr

080013bc <setTimer>:

int timer_flag[5]={0,0,0,0,0};
int timer_counter[5]={0,0,0,0,0};
int TIMER_CYCLE = 10; //=counter period

void setTimer(int index, int counter){
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
	timer_flag[index]=0;
 80013c6:	4a09      	ldr	r2, [pc, #36]	@ (80013ec <setTimer+0x30>)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2100      	movs	r1, #0
 80013cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter/TIMER_CYCLE;
 80013d0:	4b07      	ldr	r3, [pc, #28]	@ (80013f0 <setTimer+0x34>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	fb92 f2f3 	sdiv	r2, r2, r3
 80013da:	4906      	ldr	r1, [pc, #24]	@ (80013f4 <setTimer+0x38>)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr
 80013ec:	2000010c 	.word	0x2000010c
 80013f0:	20000074 	.word	0x20000074
 80013f4:	20000120 	.word	0x20000120

080013f8 <timer_run>:
void timer_run(){
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
	for(int i=0;i<5;i++){
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	e01c      	b.n	800143e <timer_run+0x46>
		if(timer_counter[i]>0){
 8001404:	4a12      	ldr	r2, [pc, #72]	@ (8001450 <timer_run+0x58>)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140c:	2b00      	cmp	r3, #0
 800140e:	dd13      	ble.n	8001438 <timer_run+0x40>
			timer_counter[i]--;
 8001410:	4a0f      	ldr	r2, [pc, #60]	@ (8001450 <timer_run+0x58>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001418:	1e5a      	subs	r2, r3, #1
 800141a:	490d      	ldr	r1, [pc, #52]	@ (8001450 <timer_run+0x58>)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i]<=0){
 8001422:	4a0b      	ldr	r2, [pc, #44]	@ (8001450 <timer_run+0x58>)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142a:	2b00      	cmp	r3, #0
 800142c:	dc04      	bgt.n	8001438 <timer_run+0x40>
				 timer_flag[i]=1;
 800142e:	4a09      	ldr	r2, [pc, #36]	@ (8001454 <timer_run+0x5c>)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2101      	movs	r1, #1
 8001434:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<5;i++){
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3301      	adds	r3, #1
 800143c:	607b      	str	r3, [r7, #4]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2b04      	cmp	r3, #4
 8001442:	dddf      	ble.n	8001404 <timer_run+0xc>
			}
		}
	}
}
 8001444:	bf00      	nop
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	20000120 	.word	0x20000120
 8001454:	2000010c 	.word	0x2000010c

08001458 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001458:	f7ff ffaa 	bl	80013b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800145c:	480b      	ldr	r0, [pc, #44]	@ (800148c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800145e:	490c      	ldr	r1, [pc, #48]	@ (8001490 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001460:	4a0c      	ldr	r2, [pc, #48]	@ (8001494 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001464:	e002      	b.n	800146c <LoopCopyDataInit>

08001466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800146a:	3304      	adds	r3, #4

0800146c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800146c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800146e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001470:	d3f9      	bcc.n	8001466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001472:	4a09      	ldr	r2, [pc, #36]	@ (8001498 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001474:	4c09      	ldr	r4, [pc, #36]	@ (800149c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001478:	e001      	b.n	800147e <LoopFillZerobss>

0800147a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800147a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800147c:	3204      	adds	r2, #4

0800147e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800147e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001480:	d3fb      	bcc.n	800147a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001482:	f001 fb05 	bl	8002a90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001486:	f7ff fde1 	bl	800104c <main>
  bx lr
 800148a:	4770      	bx	lr
  ldr r0, =_sdata
 800148c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001490:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001494:	08002b20 	.word	0x08002b20
  ldr r2, =_sbss
 8001498:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800149c:	20000138 	.word	0x20000138

080014a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014a0:	e7fe      	b.n	80014a0 <ADC1_2_IRQHandler>
	...

080014a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <HAL_Init+0x28>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a07      	ldr	r2, [pc, #28]	@ (80014cc <HAL_Init+0x28>)
 80014ae:	f043 0310 	orr.w	r3, r3, #16
 80014b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b4:	2003      	movs	r0, #3
 80014b6:	f000 f923 	bl	8001700 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ba:	200f      	movs	r0, #15
 80014bc:	f000 f808 	bl	80014d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c0:	f7ff feea 	bl	8001298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40022000 	.word	0x40022000

080014d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <HAL_InitTick+0x54>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <HAL_InitTick+0x58>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4619      	mov	r1, r3
 80014e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ee:	4618      	mov	r0, r3
 80014f0:	f000 f93b 	bl	800176a <HAL_SYSTICK_Config>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e00e      	b.n	800151c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b0f      	cmp	r3, #15
 8001502:	d80a      	bhi.n	800151a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001504:	2200      	movs	r2, #0
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	f04f 30ff 	mov.w	r0, #4294967295
 800150c:	f000 f903 	bl	8001716 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001510:	4a06      	ldr	r2, [pc, #24]	@ (800152c <HAL_InitTick+0x5c>)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001516:	2300      	movs	r3, #0
 8001518:	e000      	b.n	800151c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
}
 800151c:	4618      	mov	r0, r3
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000070 	.word	0x20000070
 8001528:	2000007c 	.word	0x2000007c
 800152c:	20000078 	.word	0x20000078

08001530 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001534:	4b05      	ldr	r3, [pc, #20]	@ (800154c <HAL_IncTick+0x1c>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	4b05      	ldr	r3, [pc, #20]	@ (8001550 <HAL_IncTick+0x20>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4413      	add	r3, r2
 8001540:	4a03      	ldr	r2, [pc, #12]	@ (8001550 <HAL_IncTick+0x20>)
 8001542:	6013      	str	r3, [r2, #0]
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr
 800154c:	2000007c 	.word	0x2000007c
 8001550:	20000134 	.word	0x20000134

08001554 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return uwTick;
 8001558:	4b02      	ldr	r3, [pc, #8]	@ (8001564 <HAL_GetTick+0x10>)
 800155a:	681b      	ldr	r3, [r3, #0]
}
 800155c:	4618      	mov	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr
 8001564:	20000134 	.word	0x20000134

08001568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001584:	4013      	ands	r3, r2
 8001586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800159a:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	60d3      	str	r3, [r2, #12]
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b4:	4b04      	ldr	r3, [pc, #16]	@ (80015c8 <__NVIC_GetPriorityGrouping+0x18>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	0a1b      	lsrs	r3, r3, #8
 80015ba:	f003 0307 	and.w	r3, r3, #7
}
 80015be:	4618      	mov	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	db0b      	blt.n	80015f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	f003 021f 	and.w	r2, r3, #31
 80015e4:	4906      	ldr	r1, [pc, #24]	@ (8001600 <__NVIC_EnableIRQ+0x34>)
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	2001      	movs	r0, #1
 80015ee:	fa00 f202 	lsl.w	r2, r0, r2
 80015f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr
 8001600:	e000e100 	.word	0xe000e100

08001604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	6039      	str	r1, [r7, #0]
 800160e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001614:	2b00      	cmp	r3, #0
 8001616:	db0a      	blt.n	800162e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	b2da      	uxtb	r2, r3
 800161c:	490c      	ldr	r1, [pc, #48]	@ (8001650 <__NVIC_SetPriority+0x4c>)
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	0112      	lsls	r2, r2, #4
 8001624:	b2d2      	uxtb	r2, r2
 8001626:	440b      	add	r3, r1
 8001628:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800162c:	e00a      	b.n	8001644 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	b2da      	uxtb	r2, r3
 8001632:	4908      	ldr	r1, [pc, #32]	@ (8001654 <__NVIC_SetPriority+0x50>)
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	f003 030f 	and.w	r3, r3, #15
 800163a:	3b04      	subs	r3, #4
 800163c:	0112      	lsls	r2, r2, #4
 800163e:	b2d2      	uxtb	r2, r2
 8001640:	440b      	add	r3, r1
 8001642:	761a      	strb	r2, [r3, #24]
}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	bc80      	pop	{r7}
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	e000e100 	.word	0xe000e100
 8001654:	e000ed00 	.word	0xe000ed00

08001658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001658:	b480      	push	{r7}
 800165a:	b089      	sub	sp, #36	@ 0x24
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	f1c3 0307 	rsb	r3, r3, #7
 8001672:	2b04      	cmp	r3, #4
 8001674:	bf28      	it	cs
 8001676:	2304      	movcs	r3, #4
 8001678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	3304      	adds	r3, #4
 800167e:	2b06      	cmp	r3, #6
 8001680:	d902      	bls.n	8001688 <NVIC_EncodePriority+0x30>
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	3b03      	subs	r3, #3
 8001686:	e000      	b.n	800168a <NVIC_EncodePriority+0x32>
 8001688:	2300      	movs	r3, #0
 800168a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800168c:	f04f 32ff 	mov.w	r2, #4294967295
 8001690:	69bb      	ldr	r3, [r7, #24]
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	43da      	mvns	r2, r3
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	401a      	ands	r2, r3
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a0:	f04f 31ff 	mov.w	r1, #4294967295
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	fa01 f303 	lsl.w	r3, r1, r3
 80016aa:	43d9      	mvns	r1, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b0:	4313      	orrs	r3, r2
         );
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3724      	adds	r7, #36	@ 0x24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr

080016bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016cc:	d301      	bcc.n	80016d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ce:	2301      	movs	r3, #1
 80016d0:	e00f      	b.n	80016f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016d2:	4a0a      	ldr	r2, [pc, #40]	@ (80016fc <SysTick_Config+0x40>)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016da:	210f      	movs	r1, #15
 80016dc:	f04f 30ff 	mov.w	r0, #4294967295
 80016e0:	f7ff ff90 	bl	8001604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e4:	4b05      	ldr	r3, [pc, #20]	@ (80016fc <SysTick_Config+0x40>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ea:	4b04      	ldr	r3, [pc, #16]	@ (80016fc <SysTick_Config+0x40>)
 80016ec:	2207      	movs	r2, #7
 80016ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	e000e010 	.word	0xe000e010

08001700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff ff2d 	bl	8001568 <__NVIC_SetPriorityGrouping>
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001716:	b580      	push	{r7, lr}
 8001718:	b086      	sub	sp, #24
 800171a:	af00      	add	r7, sp, #0
 800171c:	4603      	mov	r3, r0
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
 8001722:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001728:	f7ff ff42 	bl	80015b0 <__NVIC_GetPriorityGrouping>
 800172c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	68b9      	ldr	r1, [r7, #8]
 8001732:	6978      	ldr	r0, [r7, #20]
 8001734:	f7ff ff90 	bl	8001658 <NVIC_EncodePriority>
 8001738:	4602      	mov	r2, r0
 800173a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173e:	4611      	mov	r1, r2
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff ff5f 	bl	8001604 <__NVIC_SetPriority>
}
 8001746:	bf00      	nop
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	4603      	mov	r3, r0
 8001756:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff ff35 	bl	80015cc <__NVIC_EnableIRQ>
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f7ff ffa2 	bl	80016bc <SysTick_Config>
 8001778:	4603      	mov	r3, r0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
	...

08001784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001784:	b480      	push	{r7}
 8001786:	b08b      	sub	sp, #44	@ 0x2c
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800178e:	2300      	movs	r3, #0
 8001790:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001792:	2300      	movs	r3, #0
 8001794:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001796:	e161      	b.n	8001a5c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001798:	2201      	movs	r2, #1
 800179a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	69fa      	ldr	r2, [r7, #28]
 80017a8:	4013      	ands	r3, r2
 80017aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	f040 8150 	bne.w	8001a56 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	4a97      	ldr	r2, [pc, #604]	@ (8001a18 <HAL_GPIO_Init+0x294>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d05e      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017c0:	4a95      	ldr	r2, [pc, #596]	@ (8001a18 <HAL_GPIO_Init+0x294>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d875      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017c6:	4a95      	ldr	r2, [pc, #596]	@ (8001a1c <HAL_GPIO_Init+0x298>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d058      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017cc:	4a93      	ldr	r2, [pc, #588]	@ (8001a1c <HAL_GPIO_Init+0x298>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d86f      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017d2:	4a93      	ldr	r2, [pc, #588]	@ (8001a20 <HAL_GPIO_Init+0x29c>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d052      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017d8:	4a91      	ldr	r2, [pc, #580]	@ (8001a20 <HAL_GPIO_Init+0x29c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d869      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017de:	4a91      	ldr	r2, [pc, #580]	@ (8001a24 <HAL_GPIO_Init+0x2a0>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d04c      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017e4:	4a8f      	ldr	r2, [pc, #572]	@ (8001a24 <HAL_GPIO_Init+0x2a0>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d863      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017ea:	4a8f      	ldr	r2, [pc, #572]	@ (8001a28 <HAL_GPIO_Init+0x2a4>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d046      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017f0:	4a8d      	ldr	r2, [pc, #564]	@ (8001a28 <HAL_GPIO_Init+0x2a4>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d85d      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017f6:	2b12      	cmp	r3, #18
 80017f8:	d82a      	bhi.n	8001850 <HAL_GPIO_Init+0xcc>
 80017fa:	2b12      	cmp	r3, #18
 80017fc:	d859      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017fe:	a201      	add	r2, pc, #4	@ (adr r2, 8001804 <HAL_GPIO_Init+0x80>)
 8001800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001804:	0800187f 	.word	0x0800187f
 8001808:	08001859 	.word	0x08001859
 800180c:	0800186b 	.word	0x0800186b
 8001810:	080018ad 	.word	0x080018ad
 8001814:	080018b3 	.word	0x080018b3
 8001818:	080018b3 	.word	0x080018b3
 800181c:	080018b3 	.word	0x080018b3
 8001820:	080018b3 	.word	0x080018b3
 8001824:	080018b3 	.word	0x080018b3
 8001828:	080018b3 	.word	0x080018b3
 800182c:	080018b3 	.word	0x080018b3
 8001830:	080018b3 	.word	0x080018b3
 8001834:	080018b3 	.word	0x080018b3
 8001838:	080018b3 	.word	0x080018b3
 800183c:	080018b3 	.word	0x080018b3
 8001840:	080018b3 	.word	0x080018b3
 8001844:	080018b3 	.word	0x080018b3
 8001848:	08001861 	.word	0x08001861
 800184c:	08001875 	.word	0x08001875
 8001850:	4a76      	ldr	r2, [pc, #472]	@ (8001a2c <HAL_GPIO_Init+0x2a8>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d013      	beq.n	800187e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001856:	e02c      	b.n	80018b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	623b      	str	r3, [r7, #32]
          break;
 800185e:	e029      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	3304      	adds	r3, #4
 8001866:	623b      	str	r3, [r7, #32]
          break;
 8001868:	e024      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	3308      	adds	r3, #8
 8001870:	623b      	str	r3, [r7, #32]
          break;
 8001872:	e01f      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	330c      	adds	r3, #12
 800187a:	623b      	str	r3, [r7, #32]
          break;
 800187c:	e01a      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001886:	2304      	movs	r3, #4
 8001888:	623b      	str	r3, [r7, #32]
          break;
 800188a:	e013      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d105      	bne.n	80018a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001894:	2308      	movs	r3, #8
 8001896:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69fa      	ldr	r2, [r7, #28]
 800189c:	611a      	str	r2, [r3, #16]
          break;
 800189e:	e009      	b.n	80018b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018a0:	2308      	movs	r3, #8
 80018a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69fa      	ldr	r2, [r7, #28]
 80018a8:	615a      	str	r2, [r3, #20]
          break;
 80018aa:	e003      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018ac:	2300      	movs	r3, #0
 80018ae:	623b      	str	r3, [r7, #32]
          break;
 80018b0:	e000      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          break;
 80018b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	2bff      	cmp	r3, #255	@ 0xff
 80018b8:	d801      	bhi.n	80018be <HAL_GPIO_Init+0x13a>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	e001      	b.n	80018c2 <HAL_GPIO_Init+0x13e>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	3304      	adds	r3, #4
 80018c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	2bff      	cmp	r3, #255	@ 0xff
 80018c8:	d802      	bhi.n	80018d0 <HAL_GPIO_Init+0x14c>
 80018ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	e002      	b.n	80018d6 <HAL_GPIO_Init+0x152>
 80018d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d2:	3b08      	subs	r3, #8
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	210f      	movs	r1, #15
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	fa01 f303 	lsl.w	r3, r1, r3
 80018e4:	43db      	mvns	r3, r3
 80018e6:	401a      	ands	r2, r3
 80018e8:	6a39      	ldr	r1, [r7, #32]
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	431a      	orrs	r2, r3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 80a9 	beq.w	8001a56 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001904:	4b4a      	ldr	r3, [pc, #296]	@ (8001a30 <HAL_GPIO_Init+0x2ac>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a49      	ldr	r2, [pc, #292]	@ (8001a30 <HAL_GPIO_Init+0x2ac>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b47      	ldr	r3, [pc, #284]	@ (8001a30 <HAL_GPIO_Init+0x2ac>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800191c:	4a45      	ldr	r2, [pc, #276]	@ (8001a34 <HAL_GPIO_Init+0x2b0>)
 800191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001920:	089b      	lsrs	r3, r3, #2
 8001922:	3302      	adds	r3, #2
 8001924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001928:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192c:	f003 0303 	and.w	r3, r3, #3
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	220f      	movs	r2, #15
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	68fa      	ldr	r2, [r7, #12]
 800193c:	4013      	ands	r3, r2
 800193e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a3d      	ldr	r2, [pc, #244]	@ (8001a38 <HAL_GPIO_Init+0x2b4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d00d      	beq.n	8001964 <HAL_GPIO_Init+0x1e0>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a3c      	ldr	r2, [pc, #240]	@ (8001a3c <HAL_GPIO_Init+0x2b8>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d007      	beq.n	8001960 <HAL_GPIO_Init+0x1dc>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a3b      	ldr	r2, [pc, #236]	@ (8001a40 <HAL_GPIO_Init+0x2bc>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d101      	bne.n	800195c <HAL_GPIO_Init+0x1d8>
 8001958:	2302      	movs	r3, #2
 800195a:	e004      	b.n	8001966 <HAL_GPIO_Init+0x1e2>
 800195c:	2303      	movs	r3, #3
 800195e:	e002      	b.n	8001966 <HAL_GPIO_Init+0x1e2>
 8001960:	2301      	movs	r3, #1
 8001962:	e000      	b.n	8001966 <HAL_GPIO_Init+0x1e2>
 8001964:	2300      	movs	r3, #0
 8001966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001968:	f002 0203 	and.w	r2, r2, #3
 800196c:	0092      	lsls	r2, r2, #2
 800196e:	4093      	lsls	r3, r2
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	4313      	orrs	r3, r2
 8001974:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001976:	492f      	ldr	r1, [pc, #188]	@ (8001a34 <HAL_GPIO_Init+0x2b0>)
 8001978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197a:	089b      	lsrs	r3, r3, #2
 800197c:	3302      	adds	r3, #2
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d006      	beq.n	800199e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001990:	4b2c      	ldr	r3, [pc, #176]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	492b      	ldr	r1, [pc, #172]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	4313      	orrs	r3, r2
 800199a:	608b      	str	r3, [r1, #8]
 800199c:	e006      	b.n	80019ac <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800199e:	4b29      	ldr	r3, [pc, #164]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019a0:	689a      	ldr	r2, [r3, #8]
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	43db      	mvns	r3, r3
 80019a6:	4927      	ldr	r1, [pc, #156]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019a8:	4013      	ands	r3, r2
 80019aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d006      	beq.n	80019c6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019b8:	4b22      	ldr	r3, [pc, #136]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	4921      	ldr	r1, [pc, #132]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	60cb      	str	r3, [r1, #12]
 80019c4:	e006      	b.n	80019d4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019c8:	68da      	ldr	r2, [r3, #12]
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	43db      	mvns	r3, r3
 80019ce:	491d      	ldr	r1, [pc, #116]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019d0:	4013      	ands	r3, r2
 80019d2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d006      	beq.n	80019ee <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019e0:	4b18      	ldr	r3, [pc, #96]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019e2:	685a      	ldr	r2, [r3, #4]
 80019e4:	4917      	ldr	r1, [pc, #92]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	604b      	str	r3, [r1, #4]
 80019ec:	e006      	b.n	80019fc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019ee:	4b15      	ldr	r3, [pc, #84]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019f0:	685a      	ldr	r2, [r3, #4]
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	43db      	mvns	r3, r3
 80019f6:	4913      	ldr	r1, [pc, #76]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 80019f8:	4013      	ands	r3, r2
 80019fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d01f      	beq.n	8001a48 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a08:	4b0e      	ldr	r3, [pc, #56]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	490d      	ldr	r1, [pc, #52]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	600b      	str	r3, [r1, #0]
 8001a14:	e01f      	b.n	8001a56 <HAL_GPIO_Init+0x2d2>
 8001a16:	bf00      	nop
 8001a18:	10320000 	.word	0x10320000
 8001a1c:	10310000 	.word	0x10310000
 8001a20:	10220000 	.word	0x10220000
 8001a24:	10210000 	.word	0x10210000
 8001a28:	10120000 	.word	0x10120000
 8001a2c:	10110000 	.word	0x10110000
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40010000 	.word	0x40010000
 8001a38:	40010800 	.word	0x40010800
 8001a3c:	40010c00 	.word	0x40010c00
 8001a40:	40011000 	.word	0x40011000
 8001a44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a48:	4b0b      	ldr	r3, [pc, #44]	@ (8001a78 <HAL_GPIO_Init+0x2f4>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	4909      	ldr	r1, [pc, #36]	@ (8001a78 <HAL_GPIO_Init+0x2f4>)
 8001a52:	4013      	ands	r3, r2
 8001a54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a58:	3301      	adds	r3, #1
 8001a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a62:	fa22 f303 	lsr.w	r3, r2, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	f47f ae96 	bne.w	8001798 <HAL_GPIO_Init+0x14>
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	bf00      	nop
 8001a70:	372c      	adds	r7, #44	@ 0x2c
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	40010400 	.word	0x40010400

08001a7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	887b      	ldrh	r3, [r7, #2]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d002      	beq.n	8001a9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a94:	2301      	movs	r3, #1
 8001a96:	73fb      	strb	r3, [r7, #15]
 8001a98:	e001      	b.n	8001a9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b083      	sub	sp, #12
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	807b      	strh	r3, [r7, #2]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aba:	787b      	ldrb	r3, [r7, #1]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d003      	beq.n	8001ac8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ac0:	887a      	ldrh	r2, [r7, #2]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ac6:	e003      	b.n	8001ad0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ac8:	887b      	ldrh	r3, [r7, #2]
 8001aca:	041a      	lsls	r2, r3, #16
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	611a      	str	r2, [r3, #16]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr

08001ada <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b085      	sub	sp, #20
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001aec:	887a      	ldrh	r2, [r7, #2]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4013      	ands	r3, r2
 8001af2:	041a      	lsls	r2, r3, #16
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	43d9      	mvns	r1, r3
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	400b      	ands	r3, r1
 8001afc:	431a      	orrs	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	611a      	str	r2, [r3, #16]
}
 8001b02:	bf00      	nop
 8001b04:	3714      	adds	r7, #20
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr

08001b0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e272      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f000 8087 	beq.w	8001c3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b2c:	4b92      	ldr	r3, [pc, #584]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 030c 	and.w	r3, r3, #12
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	d00c      	beq.n	8001b52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b38:	4b8f      	ldr	r3, [pc, #572]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f003 030c 	and.w	r3, r3, #12
 8001b40:	2b08      	cmp	r3, #8
 8001b42:	d112      	bne.n	8001b6a <HAL_RCC_OscConfig+0x5e>
 8001b44:	4b8c      	ldr	r3, [pc, #560]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b50:	d10b      	bne.n	8001b6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b52:	4b89      	ldr	r3, [pc, #548]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d06c      	beq.n	8001c38 <HAL_RCC_OscConfig+0x12c>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d168      	bne.n	8001c38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e24c      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b72:	d106      	bne.n	8001b82 <HAL_RCC_OscConfig+0x76>
 8001b74:	4b80      	ldr	r3, [pc, #512]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a7f      	ldr	r2, [pc, #508]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b7e:	6013      	str	r3, [r2, #0]
 8001b80:	e02e      	b.n	8001be0 <HAL_RCC_OscConfig+0xd4>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d10c      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x98>
 8001b8a:	4b7b      	ldr	r3, [pc, #492]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a7a      	ldr	r2, [pc, #488]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	4b78      	ldr	r3, [pc, #480]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a77      	ldr	r2, [pc, #476]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ba0:	6013      	str	r3, [r2, #0]
 8001ba2:	e01d      	b.n	8001be0 <HAL_RCC_OscConfig+0xd4>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bac:	d10c      	bne.n	8001bc8 <HAL_RCC_OscConfig+0xbc>
 8001bae:	4b72      	ldr	r3, [pc, #456]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a71      	ldr	r2, [pc, #452]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	4b6f      	ldr	r3, [pc, #444]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a6e      	ldr	r2, [pc, #440]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e00b      	b.n	8001be0 <HAL_RCC_OscConfig+0xd4>
 8001bc8:	4b6b      	ldr	r3, [pc, #428]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a6a      	ldr	r2, [pc, #424]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bd2:	6013      	str	r3, [r2, #0]
 8001bd4:	4b68      	ldr	r3, [pc, #416]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a67      	ldr	r2, [pc, #412]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bde:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d013      	beq.n	8001c10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be8:	f7ff fcb4 	bl	8001554 <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf0:	f7ff fcb0 	bl	8001554 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b64      	cmp	r3, #100	@ 0x64
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e200      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c02:	4b5d      	ldr	r3, [pc, #372]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0f0      	beq.n	8001bf0 <HAL_RCC_OscConfig+0xe4>
 8001c0e:	e014      	b.n	8001c3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c10:	f7ff fca0 	bl	8001554 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c18:	f7ff fc9c 	bl	8001554 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b64      	cmp	r3, #100	@ 0x64
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e1ec      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2a:	4b53      	ldr	r3, [pc, #332]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x10c>
 8001c36:	e000      	b.n	8001c3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d063      	beq.n	8001d0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c46:	4b4c      	ldr	r3, [pc, #304]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d00b      	beq.n	8001c6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c52:	4b49      	ldr	r3, [pc, #292]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 030c 	and.w	r3, r3, #12
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	d11c      	bne.n	8001c98 <HAL_RCC_OscConfig+0x18c>
 8001c5e:	4b46      	ldr	r3, [pc, #280]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d116      	bne.n	8001c98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c6a:	4b43      	ldr	r3, [pc, #268]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d005      	beq.n	8001c82 <HAL_RCC_OscConfig+0x176>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d001      	beq.n	8001c82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e1c0      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c82:	4b3d      	ldr	r3, [pc, #244]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	4939      	ldr	r1, [pc, #228]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c96:	e03a      	b.n	8001d0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d020      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca0:	4b36      	ldr	r3, [pc, #216]	@ (8001d7c <HAL_RCC_OscConfig+0x270>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca6:	f7ff fc55 	bl	8001554 <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cae:	f7ff fc51 	bl	8001554 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e1a1      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0302 	and.w	r3, r3, #2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0f0      	beq.n	8001cae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ccc:	4b2a      	ldr	r3, [pc, #168]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4927      	ldr	r1, [pc, #156]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	600b      	str	r3, [r1, #0]
 8001ce0:	e015      	b.n	8001d0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce2:	4b26      	ldr	r3, [pc, #152]	@ (8001d7c <HAL_RCC_OscConfig+0x270>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce8:	f7ff fc34 	bl	8001554 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf0:	f7ff fc30 	bl	8001554 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e180      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d02:	4b1d      	ldr	r3, [pc, #116]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1f0      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d03a      	beq.n	8001d90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d019      	beq.n	8001d56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d22:	4b17      	ldr	r3, [pc, #92]	@ (8001d80 <HAL_RCC_OscConfig+0x274>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d28:	f7ff fc14 	bl	8001554 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d30:	f7ff fc10 	bl	8001554 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e160      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d42:	4b0d      	ldr	r3, [pc, #52]	@ (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0f0      	beq.n	8001d30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f000 fa9c 	bl	800228c <RCC_Delay>
 8001d54:	e01c      	b.n	8001d90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d56:	4b0a      	ldr	r3, [pc, #40]	@ (8001d80 <HAL_RCC_OscConfig+0x274>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5c:	f7ff fbfa 	bl	8001554 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d62:	e00f      	b.n	8001d84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d64:	f7ff fbf6 	bl	8001554 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d908      	bls.n	8001d84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e146      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
 8001d76:	bf00      	nop
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	42420000 	.word	0x42420000
 8001d80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d84:	4b92      	ldr	r3, [pc, #584]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1e9      	bne.n	8001d64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 80a6 	beq.w	8001eea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da2:	4b8b      	ldr	r3, [pc, #556]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10d      	bne.n	8001dca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	4b88      	ldr	r3, [pc, #544]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	4a87      	ldr	r2, [pc, #540]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db8:	61d3      	str	r3, [r2, #28]
 8001dba:	4b85      	ldr	r3, [pc, #532]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dca:	4b82      	ldr	r3, [pc, #520]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c8>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d118      	bne.n	8001e08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dd6:	4b7f      	ldr	r3, [pc, #508]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c8>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a7e      	ldr	r2, [pc, #504]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c8>)
 8001ddc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de2:	f7ff fbb7 	bl	8001554 <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dea:	f7ff fbb3 	bl	8001554 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b64      	cmp	r3, #100	@ 0x64
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e103      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfc:	4b75      	ldr	r3, [pc, #468]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c8>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d106      	bne.n	8001e1e <HAL_RCC_OscConfig+0x312>
 8001e10:	4b6f      	ldr	r3, [pc, #444]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e12:	6a1b      	ldr	r3, [r3, #32]
 8001e14:	4a6e      	ldr	r2, [pc, #440]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	6213      	str	r3, [r2, #32]
 8001e1c:	e02d      	b.n	8001e7a <HAL_RCC_OscConfig+0x36e>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d10c      	bne.n	8001e40 <HAL_RCC_OscConfig+0x334>
 8001e26:	4b6a      	ldr	r3, [pc, #424]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e28:	6a1b      	ldr	r3, [r3, #32]
 8001e2a:	4a69      	ldr	r2, [pc, #420]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e2c:	f023 0301 	bic.w	r3, r3, #1
 8001e30:	6213      	str	r3, [r2, #32]
 8001e32:	4b67      	ldr	r3, [pc, #412]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e34:	6a1b      	ldr	r3, [r3, #32]
 8001e36:	4a66      	ldr	r2, [pc, #408]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e38:	f023 0304 	bic.w	r3, r3, #4
 8001e3c:	6213      	str	r3, [r2, #32]
 8001e3e:	e01c      	b.n	8001e7a <HAL_RCC_OscConfig+0x36e>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	2b05      	cmp	r3, #5
 8001e46:	d10c      	bne.n	8001e62 <HAL_RCC_OscConfig+0x356>
 8001e48:	4b61      	ldr	r3, [pc, #388]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	4a60      	ldr	r2, [pc, #384]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e4e:	f043 0304 	orr.w	r3, r3, #4
 8001e52:	6213      	str	r3, [r2, #32]
 8001e54:	4b5e      	ldr	r3, [pc, #376]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e56:	6a1b      	ldr	r3, [r3, #32]
 8001e58:	4a5d      	ldr	r2, [pc, #372]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6213      	str	r3, [r2, #32]
 8001e60:	e00b      	b.n	8001e7a <HAL_RCC_OscConfig+0x36e>
 8001e62:	4b5b      	ldr	r3, [pc, #364]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	4a5a      	ldr	r2, [pc, #360]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	6213      	str	r3, [r2, #32]
 8001e6e:	4b58      	ldr	r3, [pc, #352]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	4a57      	ldr	r2, [pc, #348]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	f023 0304 	bic.w	r3, r3, #4
 8001e78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d015      	beq.n	8001eae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e82:	f7ff fb67 	bl	8001554 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e88:	e00a      	b.n	8001ea0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8a:	f7ff fb63 	bl	8001554 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e0b1      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea0:	4b4b      	ldr	r3, [pc, #300]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0ee      	beq.n	8001e8a <HAL_RCC_OscConfig+0x37e>
 8001eac:	e014      	b.n	8001ed8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eae:	f7ff fb51 	bl	8001554 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb4:	e00a      	b.n	8001ecc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb6:	f7ff fb4d 	bl	8001554 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e09b      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ecc:	4b40      	ldr	r3, [pc, #256]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ece:	6a1b      	ldr	r3, [r3, #32]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1ee      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d105      	bne.n	8001eea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ede:	4b3c      	ldr	r3, [pc, #240]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	4a3b      	ldr	r2, [pc, #236]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ee4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ee8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 8087 	beq.w	8002002 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ef4:	4b36      	ldr	r3, [pc, #216]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 030c 	and.w	r3, r3, #12
 8001efc:	2b08      	cmp	r3, #8
 8001efe:	d061      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69db      	ldr	r3, [r3, #28]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d146      	bne.n	8001f96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f08:	4b33      	ldr	r3, [pc, #204]	@ (8001fd8 <HAL_RCC_OscConfig+0x4cc>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0e:	f7ff fb21 	bl	8001554 <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f16:	f7ff fb1d 	bl	8001554 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e06d      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f28:	4b29      	ldr	r3, [pc, #164]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1f0      	bne.n	8001f16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f3c:	d108      	bne.n	8001f50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f3e:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	4921      	ldr	r1, [pc, #132]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f50:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a19      	ldr	r1, [r3, #32]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f60:	430b      	orrs	r3, r1
 8001f62:	491b      	ldr	r1, [pc, #108]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f68:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd8 <HAL_RCC_OscConfig+0x4cc>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6e:	f7ff faf1 	bl	8001554 <HAL_GetTick>
 8001f72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f76:	f7ff faed 	bl	8001554 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e03d      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f88:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0f0      	beq.n	8001f76 <HAL_RCC_OscConfig+0x46a>
 8001f94:	e035      	b.n	8002002 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f96:	4b10      	ldr	r3, [pc, #64]	@ (8001fd8 <HAL_RCC_OscConfig+0x4cc>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9c:	f7ff fada 	bl	8001554 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa4:	f7ff fad6 	bl	8001554 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e026      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fb6:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <HAL_RCC_OscConfig+0x4c4>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f0      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x498>
 8001fc2:	e01e      	b.n	8002002 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d107      	bne.n	8001fdc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e019      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40007000 	.word	0x40007000
 8001fd8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800200c <HAL_RCC_OscConfig+0x500>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d106      	bne.n	8001ffe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d001      	beq.n	8002002 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e0d0      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002024:	4b6a      	ldr	r3, [pc, #424]	@ (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d910      	bls.n	8002054 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4b67      	ldr	r3, [pc, #412]	@ (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f023 0207 	bic.w	r2, r3, #7
 800203a:	4965      	ldr	r1, [pc, #404]	@ (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002042:	4b63      	ldr	r3, [pc, #396]	@ (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e0b8      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d020      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	d005      	beq.n	8002078 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800206c:	4b59      	ldr	r3, [pc, #356]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	4a58      	ldr	r2, [pc, #352]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002076:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0308 	and.w	r3, r3, #8
 8002080:	2b00      	cmp	r3, #0
 8002082:	d005      	beq.n	8002090 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002084:	4b53      	ldr	r3, [pc, #332]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	4a52      	ldr	r2, [pc, #328]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800208e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002090:	4b50      	ldr	r3, [pc, #320]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	494d      	ldr	r1, [pc, #308]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d040      	beq.n	8002130 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d107      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b6:	4b47      	ldr	r3, [pc, #284]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d115      	bne.n	80020ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e07f      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d107      	bne.n	80020de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ce:	4b41      	ldr	r3, [pc, #260]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d109      	bne.n	80020ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e073      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020de:	4b3d      	ldr	r3, [pc, #244]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e06b      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ee:	4b39      	ldr	r3, [pc, #228]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f023 0203 	bic.w	r2, r3, #3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	4936      	ldr	r1, [pc, #216]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002100:	f7ff fa28 	bl	8001554 <HAL_GetTick>
 8002104:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002106:	e00a      	b.n	800211e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002108:	f7ff fa24 	bl	8001554 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002116:	4293      	cmp	r3, r2
 8002118:	d901      	bls.n	800211e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e053      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211e:	4b2d      	ldr	r3, [pc, #180]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 020c 	and.w	r2, r3, #12
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	429a      	cmp	r2, r3
 800212e:	d1eb      	bne.n	8002108 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002130:	4b27      	ldr	r3, [pc, #156]	@ (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	429a      	cmp	r2, r3
 800213c:	d210      	bcs.n	8002160 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213e:	4b24      	ldr	r3, [pc, #144]	@ (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f023 0207 	bic.w	r2, r3, #7
 8002146:	4922      	ldr	r1, [pc, #136]	@ (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	4313      	orrs	r3, r2
 800214c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800214e:	4b20      	ldr	r3, [pc, #128]	@ (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	429a      	cmp	r2, r3
 800215a:	d001      	beq.n	8002160 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e032      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0304 	and.w	r3, r3, #4
 8002168:	2b00      	cmp	r3, #0
 800216a:	d008      	beq.n	800217e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800216c:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	4916      	ldr	r1, [pc, #88]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800217a:	4313      	orrs	r3, r2
 800217c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d009      	beq.n	800219e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800218a:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	490e      	ldr	r1, [pc, #56]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800219a:	4313      	orrs	r3, r2
 800219c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800219e:	f000 f821 	bl	80021e4 <HAL_RCC_GetSysClockFreq>
 80021a2:	4602      	mov	r2, r0
 80021a4:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	091b      	lsrs	r3, r3, #4
 80021aa:	f003 030f 	and.w	r3, r3, #15
 80021ae:	490a      	ldr	r1, [pc, #40]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c8>)
 80021b0:	5ccb      	ldrb	r3, [r1, r3]
 80021b2:	fa22 f303 	lsr.w	r3, r2, r3
 80021b6:	4a09      	ldr	r2, [pc, #36]	@ (80021dc <HAL_RCC_ClockConfig+0x1cc>)
 80021b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021ba:	4b09      	ldr	r3, [pc, #36]	@ (80021e0 <HAL_RCC_ClockConfig+0x1d0>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff f986 	bl	80014d0 <HAL_InitTick>

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40022000 	.word	0x40022000
 80021d4:	40021000 	.word	0x40021000
 80021d8:	08002af4 	.word	0x08002af4
 80021dc:	20000070 	.word	0x20000070
 80021e0:	20000078 	.word	0x20000078

080021e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b087      	sub	sp, #28
 80021e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	2300      	movs	r3, #0
 80021f0:	60bb      	str	r3, [r7, #8]
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	2300      	movs	r3, #0
 80021f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021fa:	2300      	movs	r3, #0
 80021fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002278 <HAL_RCC_GetSysClockFreq+0x94>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	f003 030c 	and.w	r3, r3, #12
 800220a:	2b04      	cmp	r3, #4
 800220c:	d002      	beq.n	8002214 <HAL_RCC_GetSysClockFreq+0x30>
 800220e:	2b08      	cmp	r3, #8
 8002210:	d003      	beq.n	800221a <HAL_RCC_GetSysClockFreq+0x36>
 8002212:	e027      	b.n	8002264 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002214:	4b19      	ldr	r3, [pc, #100]	@ (800227c <HAL_RCC_GetSysClockFreq+0x98>)
 8002216:	613b      	str	r3, [r7, #16]
      break;
 8002218:	e027      	b.n	800226a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	0c9b      	lsrs	r3, r3, #18
 800221e:	f003 030f 	and.w	r3, r3, #15
 8002222:	4a17      	ldr	r2, [pc, #92]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002224:	5cd3      	ldrb	r3, [r2, r3]
 8002226:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d010      	beq.n	8002254 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002232:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <HAL_RCC_GetSysClockFreq+0x94>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	0c5b      	lsrs	r3, r3, #17
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	4a11      	ldr	r2, [pc, #68]	@ (8002284 <HAL_RCC_GetSysClockFreq+0xa0>)
 800223e:	5cd3      	ldrb	r3, [r2, r3]
 8002240:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a0d      	ldr	r2, [pc, #52]	@ (800227c <HAL_RCC_GetSysClockFreq+0x98>)
 8002246:	fb03 f202 	mul.w	r2, r3, r2
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	e004      	b.n	800225e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a0c      	ldr	r2, [pc, #48]	@ (8002288 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002258:	fb02 f303 	mul.w	r3, r2, r3
 800225c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	613b      	str	r3, [r7, #16]
      break;
 8002262:	e002      	b.n	800226a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002264:	4b05      	ldr	r3, [pc, #20]	@ (800227c <HAL_RCC_GetSysClockFreq+0x98>)
 8002266:	613b      	str	r3, [r7, #16]
      break;
 8002268:	bf00      	nop
    }
  }
  return sysclockfreq;
 800226a:	693b      	ldr	r3, [r7, #16]
}
 800226c:	4618      	mov	r0, r3
 800226e:	371c      	adds	r7, #28
 8002270:	46bd      	mov	sp, r7
 8002272:	bc80      	pop	{r7}
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000
 800227c:	007a1200 	.word	0x007a1200
 8002280:	08002b04 	.word	0x08002b04
 8002284:	08002b14 	.word	0x08002b14
 8002288:	003d0900 	.word	0x003d0900

0800228c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002294:	4b0a      	ldr	r3, [pc, #40]	@ (80022c0 <RCC_Delay+0x34>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <RCC_Delay+0x38>)
 800229a:	fba2 2303 	umull	r2, r3, r2, r3
 800229e:	0a5b      	lsrs	r3, r3, #9
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	fb02 f303 	mul.w	r3, r2, r3
 80022a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022a8:	bf00      	nop
  }
  while (Delay --);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	1e5a      	subs	r2, r3, #1
 80022ae:	60fa      	str	r2, [r7, #12]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1f9      	bne.n	80022a8 <RCC_Delay+0x1c>
}
 80022b4:	bf00      	nop
 80022b6:	bf00      	nop
 80022b8:	3714      	adds	r7, #20
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	20000070 	.word	0x20000070
 80022c4:	10624dd3 	.word	0x10624dd3

080022c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e041      	b.n	800235e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d106      	bne.n	80022f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff f804 	bl	80012fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2202      	movs	r2, #2
 80022f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3304      	adds	r3, #4
 8002304:	4619      	mov	r1, r3
 8002306:	4610      	mov	r0, r2
 8002308:	f000 fa56 	bl	80027b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002376:	b2db      	uxtb	r3, r3
 8002378:	2b01      	cmp	r3, #1
 800237a:	d001      	beq.n	8002380 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e035      	b.n	80023ec <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2202      	movs	r2, #2
 8002384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 0201 	orr.w	r2, r2, #1
 8002396:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a16      	ldr	r2, [pc, #88]	@ (80023f8 <HAL_TIM_Base_Start_IT+0x90>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d009      	beq.n	80023b6 <HAL_TIM_Base_Start_IT+0x4e>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023aa:	d004      	beq.n	80023b6 <HAL_TIM_Base_Start_IT+0x4e>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a12      	ldr	r2, [pc, #72]	@ (80023fc <HAL_TIM_Base_Start_IT+0x94>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d111      	bne.n	80023da <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2b06      	cmp	r3, #6
 80023c6:	d010      	beq.n	80023ea <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f042 0201 	orr.w	r2, r2, #1
 80023d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d8:	e007      	b.n	80023ea <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f042 0201 	orr.w	r2, r2, #1
 80023e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40012c00 	.word	0x40012c00
 80023fc:	40000400 	.word	0x40000400

08002400 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d020      	beq.n	8002464 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d01b      	beq.n	8002464 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f06f 0202 	mvn.w	r2, #2
 8002434:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	f003 0303 	and.w	r3, r3, #3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f998 	bl	8002780 <HAL_TIM_IC_CaptureCallback>
 8002450:	e005      	b.n	800245e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f98b 	bl	800276e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f99a 	bl	8002792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	f003 0304 	and.w	r3, r3, #4
 800246a:	2b00      	cmp	r3, #0
 800246c:	d020      	beq.n	80024b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01b      	beq.n	80024b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0204 	mvn.w	r2, #4
 8002480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2202      	movs	r2, #2
 8002486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f972 	bl	8002780 <HAL_TIM_IC_CaptureCallback>
 800249c:	e005      	b.n	80024aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f965 	bl	800276e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f974 	bl	8002792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f003 0308 	and.w	r3, r3, #8
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d020      	beq.n	80024fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f003 0308 	and.w	r3, r3, #8
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d01b      	beq.n	80024fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0208 	mvn.w	r2, #8
 80024cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2204      	movs	r2, #4
 80024d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f94c 	bl	8002780 <HAL_TIM_IC_CaptureCallback>
 80024e8:	e005      	b.n	80024f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f93f 	bl	800276e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f94e 	bl	8002792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f003 0310 	and.w	r3, r3, #16
 8002502:	2b00      	cmp	r3, #0
 8002504:	d020      	beq.n	8002548 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f003 0310 	and.w	r3, r3, #16
 800250c:	2b00      	cmp	r3, #0
 800250e:	d01b      	beq.n	8002548 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f06f 0210 	mvn.w	r2, #16
 8002518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2208      	movs	r2, #8
 800251e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f926 	bl	8002780 <HAL_TIM_IC_CaptureCallback>
 8002534:	e005      	b.n	8002542 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f919 	bl	800276e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 f928 	bl	8002792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00c      	beq.n	800256c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b00      	cmp	r3, #0
 800255a:	d007      	beq.n	800256c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f06f 0201 	mvn.w	r2, #1
 8002564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7fe fe84 	bl	8001274 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00c      	beq.n	8002590 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800257c:	2b00      	cmp	r3, #0
 800257e:	d007      	beq.n	8002590 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fa6f 	bl	8002a6e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00c      	beq.n	80025b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d007      	beq.n	80025b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80025ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 f8f8 	bl	80027a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	f003 0320 	and.w	r3, r3, #32
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00c      	beq.n	80025d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f003 0320 	and.w	r3, r3, #32
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d007      	beq.n	80025d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f06f 0220 	mvn.w	r2, #32
 80025d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 fa42 	bl	8002a5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025d8:	bf00      	nop
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_TIM_ConfigClockSource+0x1c>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e0b4      	b.n	8002766 <HAL_TIM_ConfigClockSource+0x186>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2202      	movs	r2, #2
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800261a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002622:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002634:	d03e      	beq.n	80026b4 <HAL_TIM_ConfigClockSource+0xd4>
 8002636:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800263a:	f200 8087 	bhi.w	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800263e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002642:	f000 8086 	beq.w	8002752 <HAL_TIM_ConfigClockSource+0x172>
 8002646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800264a:	d87f      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800264c:	2b70      	cmp	r3, #112	@ 0x70
 800264e:	d01a      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0xa6>
 8002650:	2b70      	cmp	r3, #112	@ 0x70
 8002652:	d87b      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 8002654:	2b60      	cmp	r3, #96	@ 0x60
 8002656:	d050      	beq.n	80026fa <HAL_TIM_ConfigClockSource+0x11a>
 8002658:	2b60      	cmp	r3, #96	@ 0x60
 800265a:	d877      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800265c:	2b50      	cmp	r3, #80	@ 0x50
 800265e:	d03c      	beq.n	80026da <HAL_TIM_ConfigClockSource+0xfa>
 8002660:	2b50      	cmp	r3, #80	@ 0x50
 8002662:	d873      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 8002664:	2b40      	cmp	r3, #64	@ 0x40
 8002666:	d058      	beq.n	800271a <HAL_TIM_ConfigClockSource+0x13a>
 8002668:	2b40      	cmp	r3, #64	@ 0x40
 800266a:	d86f      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800266c:	2b30      	cmp	r3, #48	@ 0x30
 800266e:	d064      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x15a>
 8002670:	2b30      	cmp	r3, #48	@ 0x30
 8002672:	d86b      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 8002674:	2b20      	cmp	r3, #32
 8002676:	d060      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x15a>
 8002678:	2b20      	cmp	r3, #32
 800267a:	d867      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800267c:	2b00      	cmp	r3, #0
 800267e:	d05c      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x15a>
 8002680:	2b10      	cmp	r3, #16
 8002682:	d05a      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x15a>
 8002684:	e062      	b.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002696:	f000 f96a 	bl	800296e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80026a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	609a      	str	r2, [r3, #8]
      break;
 80026b2:	e04f      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026c4:	f000 f953 	bl	800296e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026d6:	609a      	str	r2, [r3, #8]
      break;
 80026d8:	e03c      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026e6:	461a      	mov	r2, r3
 80026e8:	f000 f8ca 	bl	8002880 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2150      	movs	r1, #80	@ 0x50
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 f921 	bl	800293a <TIM_ITRx_SetConfig>
      break;
 80026f8:	e02c      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002706:	461a      	mov	r2, r3
 8002708:	f000 f8e8 	bl	80028dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2160      	movs	r1, #96	@ 0x60
 8002712:	4618      	mov	r0, r3
 8002714:	f000 f911 	bl	800293a <TIM_ITRx_SetConfig>
      break;
 8002718:	e01c      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002726:	461a      	mov	r2, r3
 8002728:	f000 f8aa 	bl	8002880 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2140      	movs	r1, #64	@ 0x40
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f901 	bl	800293a <TIM_ITRx_SetConfig>
      break;
 8002738:	e00c      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4619      	mov	r1, r3
 8002744:	4610      	mov	r0, r2
 8002746:	f000 f8f8 	bl	800293a <TIM_ITRx_SetConfig>
      break;
 800274a:	e003      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	73fb      	strb	r3, [r7, #15]
      break;
 8002750:	e000      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002752:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002764:	7bfb      	ldrb	r3, [r7, #15]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	bc80      	pop	{r7}
 8002790:	4770      	bx	lr

08002792 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr
	...

080027b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a2b      	ldr	r2, [pc, #172]	@ (8002878 <TIM_Base_SetConfig+0xc0>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d007      	beq.n	80027e0 <TIM_Base_SetConfig+0x28>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d6:	d003      	beq.n	80027e0 <TIM_Base_SetConfig+0x28>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a28      	ldr	r2, [pc, #160]	@ (800287c <TIM_Base_SetConfig+0xc4>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d108      	bne.n	80027f2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a20      	ldr	r2, [pc, #128]	@ (8002878 <TIM_Base_SetConfig+0xc0>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d007      	beq.n	800280a <TIM_Base_SetConfig+0x52>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002800:	d003      	beq.n	800280a <TIM_Base_SetConfig+0x52>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a1d      	ldr	r2, [pc, #116]	@ (800287c <TIM_Base_SetConfig+0xc4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d108      	bne.n	800281c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002810:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	4313      	orrs	r3, r2
 800281a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	4313      	orrs	r3, r2
 8002828:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a0d      	ldr	r2, [pc, #52]	@ (8002878 <TIM_Base_SetConfig+0xc0>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d103      	bne.n	8002850 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	691a      	ldr	r2, [r3, #16]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	2b00      	cmp	r3, #0
 8002860:	d005      	beq.n	800286e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	f023 0201 	bic.w	r2, r3, #1
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	611a      	str	r2, [r3, #16]
  }
}
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr
 8002878:	40012c00 	.word	0x40012c00
 800287c:	40000400 	.word	0x40000400

08002880 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002880:	b480      	push	{r7}
 8002882:	b087      	sub	sp, #28
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a1b      	ldr	r3, [r3, #32]
 8002890:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	f023 0201 	bic.w	r2, r3, #1
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	f023 030a 	bic.w	r3, r3, #10
 80028bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	621a      	str	r2, [r3, #32]
}
 80028d2:	bf00      	nop
 80028d4:	371c      	adds	r7, #28
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr

080028dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	f023 0210 	bic.w	r2, r3, #16
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	031b      	lsls	r3, r3, #12
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	4313      	orrs	r3, r2
 8002910:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002918:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	4313      	orrs	r3, r2
 8002922:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	621a      	str	r2, [r3, #32]
}
 8002930:	bf00      	nop
 8002932:	371c      	adds	r7, #28
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr

0800293a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800293a:	b480      	push	{r7}
 800293c:	b085      	sub	sp, #20
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
 8002942:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002950:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	4313      	orrs	r3, r2
 8002958:	f043 0307 	orr.w	r3, r3, #7
 800295c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	609a      	str	r2, [r3, #8]
}
 8002964:	bf00      	nop
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr

0800296e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800296e:	b480      	push	{r7}
 8002970:	b087      	sub	sp, #28
 8002972:	af00      	add	r7, sp, #0
 8002974:	60f8      	str	r0, [r7, #12]
 8002976:	60b9      	str	r1, [r7, #8]
 8002978:	607a      	str	r2, [r7, #4]
 800297a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002988:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	021a      	lsls	r2, r3, #8
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	431a      	orrs	r2, r3
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	4313      	orrs	r3, r2
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	4313      	orrs	r3, r2
 800299a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	609a      	str	r2, [r3, #8]
}
 80029a2:	bf00      	nop
 80029a4:	371c      	adds	r7, #28
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e041      	b.n	8002a48 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a14      	ldr	r2, [pc, #80]	@ (8002a54 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d009      	beq.n	8002a1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a10:	d004      	beq.n	8002a1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a10      	ldr	r2, [pc, #64]	@ (8002a58 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d10c      	bne.n	8002a36 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40012c00 	.word	0x40012c00
 8002a58:	40000400 	.word	0x40000400

08002a5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <memset>:
 8002a80:	4603      	mov	r3, r0
 8002a82:	4402      	add	r2, r0
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d100      	bne.n	8002a8a <memset+0xa>
 8002a88:	4770      	bx	lr
 8002a8a:	f803 1b01 	strb.w	r1, [r3], #1
 8002a8e:	e7f9      	b.n	8002a84 <memset+0x4>

08002a90 <__libc_init_array>:
 8002a90:	b570      	push	{r4, r5, r6, lr}
 8002a92:	2600      	movs	r6, #0
 8002a94:	4d0c      	ldr	r5, [pc, #48]	@ (8002ac8 <__libc_init_array+0x38>)
 8002a96:	4c0d      	ldr	r4, [pc, #52]	@ (8002acc <__libc_init_array+0x3c>)
 8002a98:	1b64      	subs	r4, r4, r5
 8002a9a:	10a4      	asrs	r4, r4, #2
 8002a9c:	42a6      	cmp	r6, r4
 8002a9e:	d109      	bne.n	8002ab4 <__libc_init_array+0x24>
 8002aa0:	f000 f81a 	bl	8002ad8 <_init>
 8002aa4:	2600      	movs	r6, #0
 8002aa6:	4d0a      	ldr	r5, [pc, #40]	@ (8002ad0 <__libc_init_array+0x40>)
 8002aa8:	4c0a      	ldr	r4, [pc, #40]	@ (8002ad4 <__libc_init_array+0x44>)
 8002aaa:	1b64      	subs	r4, r4, r5
 8002aac:	10a4      	asrs	r4, r4, #2
 8002aae:	42a6      	cmp	r6, r4
 8002ab0:	d105      	bne.n	8002abe <__libc_init_array+0x2e>
 8002ab2:	bd70      	pop	{r4, r5, r6, pc}
 8002ab4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ab8:	4798      	blx	r3
 8002aba:	3601      	adds	r6, #1
 8002abc:	e7ee      	b.n	8002a9c <__libc_init_array+0xc>
 8002abe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ac2:	4798      	blx	r3
 8002ac4:	3601      	adds	r6, #1
 8002ac6:	e7f2      	b.n	8002aae <__libc_init_array+0x1e>
 8002ac8:	08002b18 	.word	0x08002b18
 8002acc:	08002b18 	.word	0x08002b18
 8002ad0:	08002b18 	.word	0x08002b18
 8002ad4:	08002b1c 	.word	0x08002b1c

08002ad8 <_init>:
 8002ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ada:	bf00      	nop
 8002adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ade:	bc08      	pop	{r3}
 8002ae0:	469e      	mov	lr, r3
 8002ae2:	4770      	bx	lr

08002ae4 <_fini>:
 8002ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae6:	bf00      	nop
 8002ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aea:	bc08      	pop	{r3}
 8002aec:	469e      	mov	lr, r3
 8002aee:	4770      	bx	lr
