Emile Aarts , Raf Roovers, IC Design Challenges for Ambient Intelligence, Proceedings of the conference on Design, Automation and Test in Europe, p.10002, March 03-07, 2003
Ackland, B. et al. 2000. A single chip, 1.6 billion, 16-b mac/s multiprocessor dsp. IEEE Journal of Solid State Circuits 35, 3 (Mar.).
Andrea Acquaviva , Luca Benini , Bruno Riccó, Energy characterization of embedded real-time operating systems, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
Acquaviva, A., Lattanzi, E., Bogliolo, A., and Benini, L. 2003b. A simulation model for streaming applications over a power manageable wireless link. In Proceedings of the European Simulation and Modeling Conference. 39--45.
ARM11 MPCore. Arm11 mpcore. http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html.
Luca Benini , Massimo Poncino, Ambient intelligence: a computational platform perspective, Ambient intelligence: impact on embedded system design, Kluwer Academic Publishers, Norwell, MA, 2003
Benini, L. et al. 2002. A framework for modeling and estimating the energy dissipation of vliw-based embedded systems. In Design Automation for Embedded Systems. Vol. 7. 183--203.
Andrea Bona , Vittorio Zaccaria , Roberto Zafalon, System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip, Proceedings of the conference on Design, automation and test in Europe, p.30318, February 16-20, 2004
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
Mauro Chinosi , Roberto Zafalon , Carlo Guardiani, Automatic characterization and modeling of power consumption in static RAMs, Proceedings of the 1998 international symposium on Low power electronics and design, p.112-114, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280815]
Cumming, P. 2003. The TI OMAP Platform Approach to SoC. Kluwer Academic Publishers, Norwell, MA.
R. P. Dick , N. K. Jha, MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.920-935, November 2006[doi>10.1109/43.728914]
R. P. Dick , G. Lakshminarayana , A. Raghunathan , N. K. Jha, Analysis of power dissipation in embedded systems using real-time operating systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.5, p.615-627, November 2006[doi>10.1109/TCAD.2003.810745]
T. Givargis , F. Vahid , J. Henkel, Instruction-based system-level power evaluation of system-on-a-chip peripheral cores, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.6, p.856-863, December 2002[doi>10.1109/TVLSI.2002.808443]
Miltos Grammatikakis , Marcello Coppola , Fabrizio Sensini, Software for multiprocessor networks on chip, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Sudhanva Gurumurthi , Anand Sivasubramaniam , Mary Jane Irwin , N. Vijaykrishnan , Mahmut Kandemir , Tao Li , Lizy Kurian John, Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.141, February 02-06, 2002
Jörg Henkel , Yanbing Li, Avalanche: an environment for design space exploration and optimization of low-power embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.454-468, August 2002[doi>10.1109/TVLSI.2002.800524]
K. Lahiri , A. Raghunathan , S. Dey, System-level performance analysis for designing on-chip communication architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.6, p.768-783, November 2006[doi>10.1109/43.924830]
Marcello Lajolo , Anand Raghunathan , Sujit Dey , Luciano Lavagno, Cosimulation-based power estimation for system-on-chip design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.253-266, June 2002[doi>10.1109/TVLSI.2002.1043328]
Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
Macii, E. and Poncino, M. 2004. Power macro-models for high-level power estimation. In Low Power Electronics Design. CRC Press, Boca Raton, FL.
Muresan, R. and Gebotys, C. 2002. Current dynamics-based macro-model for power simulation in a complex vliw dsp processor. In Proceedings of IEE Computers and Digital Techniques. Vol. 149. 173--187.
Philips Semiconductor. Philips nexperia platform. http://www.semiconductors.philips.com/products/nexperia/home.
Richardson, S. 2002. Mpoc: A chip multiprocessor for embedded systems. HP Technical Report, HPL-2002-186.
Kai Richter , Marek Jersak , Rolf Ernst, A Formal Approach to MpSoC Performance Verification, Computer, v.36 n.4, p.60-67, April 2003[doi>10.1109/MC.2003.1193230]
RTEMS Home Page. Rtems home page. http://www.rtems.com.
SiliconHive. Siliconhive. http://www.silicon-hive.com.
Tajana . Šimunić , Luca Benini , Giovanni De Micheli, Energy-efficient design of battery-powered embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.15-28, Feb. 2001[doi>10.1109/92.920814]
Software ARM. Software arm. http://www.g141.com/projects/swarm.
Embedded Operating System Energy Analysis and Macro-Modeling, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.515, September 16-18, 2002
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
T. F. Tsuei , M. K. Vernon, A Multiprocessor Bus Design Model Validated by System Measurement, IEEE Transactions on Parallel and Distributed Systems, v.3 n.6, p.712-727, November 1992[doi>10.1109/71.180626]
N. Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin , Hyun Suk Kim , Wu Ye , David Duarte, Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework, IEEE Transactions on Computers, v.52 n.1, p.59-76, January 2003[doi>10.1109/TC.2003.1159754]
Dirk Ziegenbein , Kai Richter , Rolf Ernst , Lothar Thiele , Jürgen Teich, SPI: a system model for heterogeneously specified embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.379-389, August 2002[doi>10.1109/TVLSI.2002.807767]
