// Seed: 2314971509
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  inout wire id_1;
  localparam id_3 = 1;
  localparam id_4 = id_3;
  assign module_1.id_7 = 0;
  assign id_2 = -1;
  wire id_5;
  ;
  wire [1 : -1] id_6;
  wire id_7;
  assign id_2 = id_1 ? id_7 : id_7;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri0 id_2
    , id_19,
    output supply0 id_3,
    input supply1 id_4
    , id_20,
    input supply0 id_5,
    output wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    input wor id_10,
    input wire id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    output uwire id_15,
    output tri0 id_16,
    input wire id_17
);
  logic [1  ==  -1 'b0 **  -1 'd0 : 1 'b0] id_21 = -1, id_22;
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
