{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606728731880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606728731880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 17:32:11 2020 " "Processing started: Mon Nov 30 17:32:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606728731880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606728731880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off time -c time " "Command: quartus_map --read_settings_files=on --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606728731880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1606728732261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time-behav " "Found design unit 1: time-behav" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606728732688 ""} { "Info" "ISGN_ENTITY_NAME" "1 time " "Found entity 1: time" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606728732688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606728732688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_vhd_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_vhd_tst-time_arch " "Found design unit 1: time_vhd_tst-time_arch" {  } { { "time_vhd_tst.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time_vhd_tst.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606728732691 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_vhd_tst " "Found entity 1: time_vhd_tst" {  } { { "time_vhd_tst.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time_vhd_tst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606728732691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606728732691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "time " "Elaborating entity \"time\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606728732732 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT time.vhd(30) " "VHDL Process Statement warning at time.vhd(30): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732733 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(69) " "VHDL Process Statement warning at time.vhd(69): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732733 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(70) " "VHDL Process Statement warning at time.vhd(70): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732733 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(71) " "VHDL Process Statement warning at time.vhd(71): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732733 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(72) " "VHDL Process Statement warning at time.vhd(72): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732734 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(73) " "VHDL Process Statement warning at time.vhd(73): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732734 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(74) " "VHDL Process Statement warning at time.vhd(74): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732734 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(75) " "VHDL Process Statement warning at time.vhd(75): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732734 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(76) " "VHDL Process Statement warning at time.vhd(76): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728732734 "|time"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606728733118 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606728733118 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NB2\[3\] GND " "Pin \"NB2\[3\]\" is stuck at GND" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606728733167 "|time|NB2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DX2\[3\] GND " "Pin \"DX2\[3\]\" is stuck at GND" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606728733167 "|time|DX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DX\[7\] GND " "Pin \"DX\[7\]\" is stuck at GND" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606728733167 "|time|DX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NB\[7\] GND " "Pin \"NB\[7\]\" is stuck at GND" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606728733167 "|time|NB[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606728733167 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNT\[3\] High " "Register COUNT\[3\] will power up to High" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1606728733169 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNT\[2\] High " "Register COUNT\[2\] will power up to High" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1606728733169 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNT\[1\] High " "Register COUNT\[1\] will power up to High" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1606728733169 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNT\[0\] High " "Register COUNT\[0\] will power up to High" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1606728733169 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1606728733169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606728733286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606728733524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606728733524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606728733556 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606728733556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606728733556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606728733556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606728733574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 17:32:13 2020 " "Processing ended: Mon Nov 30 17:32:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606728733574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606728733574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606728733574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606728733574 ""}
