#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed May 14 22:33:42 2014
# Process ID: 6132
# Log file: /home/raghu/w/vivadoProjects/wideBRAM/vivado.log
# Journal file: /home/raghu/w/vivadoProjects/wideBRAM/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source updateVivado.tcl
# set projPrefix /home/raghu/w/vivadoProjects 
# set projName wideBRAM
# set folderName wideBRAM
# set projPath "${projPrefix}/${folderName}"
# set topLevelDesign "${projName}.bd"
# puts "Vivado update script: Running with the following args"
Vivado update script: Running with the following args
# puts "projPath : $projPath"
projPath : /home/raghu/w/vivadoProjects/wideBRAM
# puts "topLevelDesign: $topLevelDesign"
topLevelDesign: wideBRAM.bd
# cd $projPath
# open_project ${projName}.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/tools/xilinx/Vivado/2013.3/data/ip'.
# open_bd_design ${projName}.srcs/sources_1/bd/${projName}/${projName}.bd
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <wideBRAM> from BD file <wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 872.758 ; gain = 93.668
# report_ip_status -name ipstatus
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
# open_bd_design ${projName}.srcs/sources_1/bd/${projName}/${projName}.bd
# report_ip_status -name ipstatus
# reset_run synth_1
# launch_runs synth_1 -jobs 16
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(2)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHERS) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(1) and /axi_mem_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(1) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(17) - Only lower order bits will be connected.
Verilog Output written to : wideBRAM.v
Verilog Output written to : wideBRAM_wrapper.v
Wrote  : </home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd> 
Delivering 'Vivado Synthesis' files for IP 'wideBRAM_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'wideBRAM_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'wideBRAM_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'wideBRAM_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'wideBRAM_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'wideBRAM_blk_mem_gen_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'wideBRAM_blk_mem_gen_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blk_mem_gen_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'wideBRAM_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'wideBRAM_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'wideBRAM_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Synthesis' files for IP 'wideBRAM_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'wideBRAM_auto_pc_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'wideBRAM_auto_pc_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design wideBRAM
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'wideBRAM_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
[Wed May 14 22:34:20 2014] Launched synth_1...
Run output will be captured here: /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 970.020 ; gain = 97.262
# wait_on_run synth_1
[Wed May 14 22:34:20 2014] Waiting for synth_1 to finish...
[Wed May 14 22:34:20 2014] synth_1 finished
# launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 14 22:34:20 2014] Launched synth_1...
Run output will be captured here: /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.runs/synth_1/runme.log
[Wed May 14 22:34:20 2014] Launched impl_1...
Run output will be captured here: /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed May 14 22:34:20 2014] Waiting for impl_1 to finish...
[Wed May 14 22:34:21 2014] impl_1 finished
# open_run impl_1
ERROR: [Common 17-69] Command failed: Run 'impl_1' has not been launched. Unable to open

    while executing
"open_run impl_1"
    (file "updateVivado.tcl" line 24)
INFO: [Common 17-206] Exiting Vivado at Wed May 14 22:34:21 2014...
