

================================================================
== Vitis HLS Report for 'kalman_filter_Pipeline_VITIS_LOOP_90_6'
================================================================
* Date:           Thu May 15 14:41:41 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        kalman_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131081|   131081|  0.655 ms|  0.655 ms|  131081|  131081|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_90_6  |   131079|   131079|        12|          8|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 16 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln90_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln90"   --->   Operation 17 'read' 'sext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln90_cast = sext i59 %sext_ln90_read"   --->   Operation 18 'sext' 'sext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %counter"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body153"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i_1, i32 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %tmp, void %for.body153.split_ifconv, void %for.end178.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90]   --->   Operation 25 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%counter_load = load i19 %counter"   --->   Operation 26 'load' 'counter_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_38 = trunc i19 %counter_load"   --->   Operation 27 'trunc' 'empty_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1090 = zext i17 %empty_38"   --->   Operation 28 'zext' 'zext_ln1090' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_local_V_addr = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090"   --->   Operation 29 'getelementptr' 'out_local_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_local_V_1_addr = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090"   --->   Operation 30 'getelementptr' 'out_local_V_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %counter_load, i32 17"   --->   Operation 31 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.24ns)   --->   "%out_local_V_load = load i17 %out_local_V_addr"   --->   Operation 32 'load' 'out_local_V_load' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_2 : Operation 33 [2/2] (1.24ns)   --->   "%out_local_V_1_load = load i17 %out_local_V_1_addr"   --->   Operation 33 'load' 'out_local_V_1_load' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln1090 = or i17 %empty_38, i17 1"   --->   Operation 34 'or' 'or_ln1090' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1090_1 = zext i17 %or_ln1090"   --->   Operation 35 'zext' 'zext_ln1090_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%out_local_V_addr_1 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_1"   --->   Operation 36 'getelementptr' 'out_local_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_1 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_1"   --->   Operation 37 'getelementptr' 'out_local_V_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.24ns)   --->   "%out_local_V_load_1 = load i17 %out_local_V_addr_1"   --->   Operation 38 'load' 'out_local_V_load_1' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_2 : Operation 39 [2/2] (1.24ns)   --->   "%out_local_V_1_load_1 = load i17 %out_local_V_1_addr_1"   --->   Operation 39 'load' 'out_local_V_1_load_1' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 40 [1/2] (1.24ns)   --->   "%out_local_V_load = load i17 %out_local_V_addr"   --->   Operation 40 'load' 'out_local_V_load' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_3 : Operation 41 [1/2] (1.24ns)   --->   "%out_local_V_1_load = load i17 %out_local_V_1_addr"   --->   Operation 41 'load' 'out_local_V_1_load' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%p_Val2_s = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load, i19 %out_local_V_1_load, i1 %tmp_1"   --->   Operation 42 'mux' 'p_Val2_s' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.71ns)   --->   "%icmp_ln1090 = icmp_eq  i19 %p_Val2_s, i19 0"   --->   Operation 43 'icmp' 'icmp_ln1090' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_s, i32 18"   --->   Operation 44 'bitselect' 'p_Result_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.80ns)   --->   "%tmp_V = sub i19 0, i19 %p_Val2_s"   --->   Operation 45 'sub' 'tmp_V' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.31ns)   --->   "%tmp_V_32 = select i1 %p_Result_113, i19 %tmp_V, i19 %p_Val2_s"   --->   Operation 46 'select' 'tmp_V_32' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i19 @llvm.part.select.i19, i19 %tmp_V_32, i32 18, i32 0"   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_114 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_s"   --->   Operation 48 'bitconcatenate' 'p_Result_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1198 = sext i20 %p_Result_114"   --->   Operation 49 'sext' 'sext_ln1198' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198, i1 1"   --->   Operation 50 'cttz' 'l' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.88ns)   --->   "%sub_ln1099 = sub i32 19, i32 %l"   --->   Operation 51 'sub' 'sub_ln1099' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1099 = trunc i32 %sub_ln1099"   --->   Operation 52 'trunc' 'trunc_ln1099' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1102 = trunc i32 %sub_ln1099"   --->   Operation 53 'trunc' 'trunc_ln1102' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %l"   --->   Operation 54 'trunc' 'trunc_ln1098' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.24ns)   --->   "%out_local_V_load_1 = load i17 %out_local_V_addr_1"   --->   Operation 55 'load' 'out_local_V_load_1' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_3 : Operation 56 [1/2] (1.24ns)   --->   "%out_local_V_1_load_1 = load i17 %out_local_V_1_addr_1"   --->   Operation 56 'load' 'out_local_V_1_load_1' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_3 : Operation 57 [1/1] (0.38ns)   --->   "%p_Val2_3 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_1, i19 %out_local_V_1_load_1, i1 %tmp_1"   --->   Operation 57 'mux' 'p_Val2_3' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.71ns)   --->   "%icmp_ln1090_1 = icmp_eq  i19 %p_Val2_3, i19 0"   --->   Operation 58 'icmp' 'icmp_ln1090_1' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_3, i32 18"   --->   Operation 59 'bitselect' 'p_Result_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.80ns)   --->   "%tmp_V_2 = sub i19 0, i19 %p_Val2_3"   --->   Operation 60 'sub' 'tmp_V_2' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.31ns)   --->   "%tmp_V_33 = select i1 %p_Result_116, i19 %tmp_V_2, i19 %p_Val2_3"   --->   Operation 61 'select' 'tmp_V_33' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_33, i32 18, i32 0"   --->   Operation 62 'partselect' 'p_Result_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_117 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_7"   --->   Operation 63 'bitconcatenate' 'p_Result_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1198_1 = sext i20 %p_Result_117"   --->   Operation 64 'sext' 'sext_ln1198_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_1, i1 1"   --->   Operation 65 'cttz' 'l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.88ns)   --->   "%sub_ln1099_1 = sub i32 19, i32 %l_1"   --->   Operation 66 'sub' 'sub_ln1099_1' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1099_1 = trunc i32 %sub_ln1099_1"   --->   Operation 67 'trunc' 'trunc_ln1099_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1102_1 = trunc i32 %sub_ln1099_1"   --->   Operation 68 'trunc' 'trunc_ln1102_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1098_1 = trunc i32 %l_1"   --->   Operation 69 'trunc' 'trunc_ln1098_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln1090_1 = or i17 %empty_38, i17 2"   --->   Operation 70 'or' 'or_ln1090_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1090_2 = zext i17 %or_ln1090_1"   --->   Operation 71 'zext' 'zext_ln1090_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%out_local_V_addr_2 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_2"   --->   Operation 72 'getelementptr' 'out_local_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_2 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_2"   --->   Operation 73 'getelementptr' 'out_local_V_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (1.24ns)   --->   "%out_local_V_load_2 = load i17 %out_local_V_addr_2"   --->   Operation 74 'load' 'out_local_V_load_2' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_3 : Operation 75 [2/2] (1.24ns)   --->   "%out_local_V_1_load_2 = load i17 %out_local_V_1_addr_2"   --->   Operation 75 'load' 'out_local_V_1_load_2' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln1090_2 = or i17 %empty_38, i17 3"   --->   Operation 76 'or' 'or_ln1090_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1090_3 = zext i17 %or_ln1090_2"   --->   Operation 77 'zext' 'zext_ln1090_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%out_local_V_addr_3 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_3"   --->   Operation 78 'getelementptr' 'out_local_V_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_3 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_3"   --->   Operation 79 'getelementptr' 'out_local_V_1_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.24ns)   --->   "%out_local_V_load_3 = load i17 %out_local_V_addr_3"   --->   Operation 80 'load' 'out_local_V_load_3' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_3 : Operation 81 [2/2] (1.24ns)   --->   "%out_local_V_1_load_3 = load i17 %out_local_V_1_addr_3"   --->   Operation 81 'load' 'out_local_V_1_load_3' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 82 [1/1] (0.88ns)   --->   "%lsb_index = add i32 %sub_ln1099, i32 4294967272"   --->   Operation 82 'add' 'lsb_index' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 83 'partselect' 'tmp_3' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.84ns)   --->   "%icmp_ln1101 = icmp_sgt  i31 %tmp_3, i31 0"   --->   Operation 84 'icmp' 'icmp_ln1101' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.70ns)   --->   "%sub_ln1102 = sub i5 12, i5 %trunc_ln1102"   --->   Operation 85 'sub' 'sub_ln1102' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%zext_ln1102 = zext i5 %sub_ln1102"   --->   Operation 86 'zext' 'zext_ln1102' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%lshr_ln1102 = lshr i19 524287, i19 %zext_ln1102"   --->   Operation 87 'lshr' 'lshr_ln1102' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%p_Result_2 = and i19 %tmp_V_32, i19 %lshr_ln1102"   --->   Operation 88 'and' 'p_Result_2' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102 = icmp_ne  i19 %p_Result_2, i19 0"   --->   Operation 89 'icmp' 'icmp_ln1102' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1101, i1 %icmp_ln1102"   --->   Operation 90 'and' 'a' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 91 'bitselect' 'tmp_4' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1104 = xor i1 %tmp_4, i1 1"   --->   Operation 92 'xor' 'xor_ln1104' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.80ns)   --->   "%add_ln1104 = add i19 %trunc_ln1099, i19 524264"   --->   Operation 93 'add' 'add_ln1104' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_32, i19 %add_ln1104"   --->   Operation 94 'bitselect' 'p_Result_3' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1104 = and i1 %p_Result_3, i1 %xor_ln1104"   --->   Operation 95 'and' 'and_ln1104' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1104_15 = or i1 %and_ln1104, i1 %a"   --->   Operation 96 'or' 'or_ln1104_15' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_15"   --->   Operation 97 'bitconcatenate' 'or_ln' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.12>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1112 = zext i19 %tmp_V_32"   --->   Operation 98 'zext' 'zext_ln1112' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.85ns)   --->   "%icmp_ln1113 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 99 'icmp' 'icmp_ln1113' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.88ns)   --->   "%add_ln1113 = add i32 %sub_ln1099, i32 4294967271"   --->   Operation 100 'add' 'add_ln1113' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1113 = zext i32 %add_ln1113"   --->   Operation 101 'zext' 'zext_ln1113' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln1113 = lshr i64 %zext_ln1112, i64 %zext_ln1113"   --->   Operation 102 'lshr' 'lshr_ln1113' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.88ns)   --->   "%sub_ln1114 = sub i32 25, i32 %sub_ln1099"   --->   Operation 103 'sub' 'sub_ln1114' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1114 = zext i32 %sub_ln1114"   --->   Operation 104 'zext' 'zext_ln1114' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln1114 = shl i64 %zext_ln1112, i64 %zext_ln1114"   --->   Operation 105 'shl' 'shl_ln1114' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m_4 = select i1 %icmp_ln1113, i64 %lshr_ln1113, i64 %shl_ln1114"   --->   Operation 106 'select' 'm_4' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1116 = zext i2 %or_ln"   --->   Operation 107 'zext' 'zext_ln1116' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_5 = add i64 %m_4, i64 %zext_ln1116"   --->   Operation 108 'add' 'm_5' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%m_88 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 109 'partselect' 'm_88' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 25"   --->   Operation 110 'bitselect' 'p_Result_4' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.88ns)   --->   "%lsb_index_1 = add i32 %sub_ln1099_1, i32 4294967272"   --->   Operation 111 'add' 'lsb_index_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 112 'partselect' 'tmp_7' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.84ns)   --->   "%icmp_ln1101_1 = icmp_sgt  i31 %tmp_7, i31 0"   --->   Operation 113 'icmp' 'icmp_ln1101_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.70ns)   --->   "%sub_ln1102_1 = sub i5 12, i5 %trunc_ln1102_1"   --->   Operation 114 'sub' 'sub_ln1102_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%zext_ln1102_1 = zext i5 %sub_ln1102_1"   --->   Operation 115 'zext' 'zext_ln1102_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%lshr_ln1102_1 = lshr i19 524287, i19 %zext_ln1102_1"   --->   Operation 116 'lshr' 'lshr_ln1102_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%p_Result_9 = and i19 %tmp_V_33, i19 %lshr_ln1102_1"   --->   Operation 117 'and' 'p_Result_9' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_1 = icmp_ne  i19 %p_Result_9, i19 0"   --->   Operation 118 'icmp' 'icmp_ln1102_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%a_1 = and i1 %icmp_ln1101_1, i1 %icmp_ln1102_1"   --->   Operation 119 'and' 'a_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 120 'bitselect' 'tmp_24' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%xor_ln1104_1 = xor i1 %tmp_24, i1 1"   --->   Operation 121 'xor' 'xor_ln1104_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.80ns)   --->   "%add_ln1104_1 = add i19 %trunc_ln1099_1, i19 524264"   --->   Operation 122 'add' 'add_ln1104_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_33, i19 %add_ln1104_1"   --->   Operation 123 'bitselect' 'p_Result_10' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%and_ln1104_1 = and i1 %p_Result_10, i1 %xor_ln1104_1"   --->   Operation 124 'and' 'and_ln1104_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%or_ln1104 = or i1 %and_ln1104_1, i1 %a_1"   --->   Operation 125 'or' 'or_ln1104' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104"   --->   Operation 126 'bitconcatenate' 'or_ln1104_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.12>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1112_1 = zext i19 %tmp_V_33"   --->   Operation 127 'zext' 'zext_ln1112_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.85ns)   --->   "%icmp_ln1113_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 128 'icmp' 'icmp_ln1113_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.88ns)   --->   "%add_ln1113_1 = add i32 %sub_ln1099_1, i32 4294967271"   --->   Operation 129 'add' 'add_ln1113_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln1113_1 = zext i32 %add_ln1113_1"   --->   Operation 130 'zext' 'zext_ln1113_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln1113_1 = lshr i64 %zext_ln1112_1, i64 %zext_ln1113_1"   --->   Operation 131 'lshr' 'lshr_ln1113_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.88ns)   --->   "%sub_ln1114_1 = sub i32 25, i32 %sub_ln1099_1"   --->   Operation 132 'sub' 'sub_ln1114_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln1114_1 = zext i32 %sub_ln1114_1"   --->   Operation 133 'zext' 'zext_ln1114_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln1114_1 = shl i64 %zext_ln1112_1, i64 %zext_ln1114_1"   --->   Operation 134 'shl' 'shl_ln1114_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_10 = select i1 %icmp_ln1113_1, i64 %lshr_ln1113_1, i64 %shl_ln1114_1"   --->   Operation 135 'select' 'm_10' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln1116_1 = zext i2 %or_ln1104_1"   --->   Operation 136 'zext' 'zext_ln1116_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_13 = add i64 %m_10, i64 %zext_ln1116_1"   --->   Operation 137 'add' 'm_13' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_13, i32 1, i32 63"   --->   Operation 138 'partselect' 'm' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_13, i32 25"   --->   Operation 139 'bitselect' 'p_Result_11' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (1.24ns)   --->   "%out_local_V_load_2 = load i17 %out_local_V_addr_2"   --->   Operation 140 'load' 'out_local_V_load_2' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_4 : Operation 141 [1/2] (1.24ns)   --->   "%out_local_V_1_load_2 = load i17 %out_local_V_1_addr_2"   --->   Operation 141 'load' 'out_local_V_1_load_2' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_4 : Operation 142 [1/1] (0.38ns)   --->   "%p_Val2_6 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_2, i19 %out_local_V_1_load_2, i1 %tmp_1"   --->   Operation 142 'mux' 'p_Val2_6' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.71ns)   --->   "%icmp_ln1090_2 = icmp_eq  i19 %p_Val2_6, i19 0"   --->   Operation 143 'icmp' 'icmp_ln1090_2' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_6, i32 18"   --->   Operation 144 'bitselect' 'p_Result_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.80ns)   --->   "%tmp_V_4 = sub i19 0, i19 %p_Val2_6"   --->   Operation 145 'sub' 'tmp_V_4' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.31ns)   --->   "%tmp_V_34 = select i1 %p_Result_119, i19 %tmp_V_4, i19 %p_Val2_6"   --->   Operation 146 'select' 'tmp_V_34' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_14 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_34, i32 18, i32 0"   --->   Operation 147 'partselect' 'p_Result_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_120 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_14"   --->   Operation 148 'bitconcatenate' 'p_Result_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1198_2 = sext i20 %p_Result_120"   --->   Operation 149 'sext' 'sext_ln1198_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_2, i1 1"   --->   Operation 150 'cttz' 'l_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.88ns)   --->   "%sub_ln1099_2 = sub i32 19, i32 %l_2"   --->   Operation 151 'sub' 'sub_ln1099_2' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1099_2 = trunc i32 %sub_ln1099_2"   --->   Operation 152 'trunc' 'trunc_ln1099_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln1102_2 = trunc i32 %sub_ln1099_2"   --->   Operation 153 'trunc' 'trunc_ln1102_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1098_2 = trunc i32 %l_2"   --->   Operation 154 'trunc' 'trunc_ln1098_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 155 [1/2] (1.24ns)   --->   "%out_local_V_load_3 = load i17 %out_local_V_addr_3"   --->   Operation 155 'load' 'out_local_V_load_3' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_4 : Operation 156 [1/2] (1.24ns)   --->   "%out_local_V_1_load_3 = load i17 %out_local_V_1_addr_3"   --->   Operation 156 'load' 'out_local_V_1_load_3' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_4 : Operation 157 [1/1] (0.38ns)   --->   "%p_Val2_9 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_3, i19 %out_local_V_1_load_3, i1 %tmp_1"   --->   Operation 157 'mux' 'p_Val2_9' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.71ns)   --->   "%icmp_ln1090_3 = icmp_eq  i19 %p_Val2_9, i19 0"   --->   Operation 158 'icmp' 'icmp_ln1090_3' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_9, i32 18"   --->   Operation 159 'bitselect' 'p_Result_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.80ns)   --->   "%tmp_V_6 = sub i19 0, i19 %p_Val2_9"   --->   Operation 160 'sub' 'tmp_V_6' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.31ns)   --->   "%tmp_V_35 = select i1 %p_Result_122, i19 %tmp_V_6, i19 %p_Val2_9"   --->   Operation 161 'select' 'tmp_V_35' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_21 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_35, i32 18, i32 0"   --->   Operation 162 'partselect' 'p_Result_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_123 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_21"   --->   Operation 163 'bitconcatenate' 'p_Result_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1198_3 = sext i20 %p_Result_123"   --->   Operation 164 'sext' 'sext_ln1198_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%l_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_3, i1 1"   --->   Operation 165 'cttz' 'l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.88ns)   --->   "%sub_ln1099_3 = sub i32 19, i32 %l_3"   --->   Operation 166 'sub' 'sub_ln1099_3' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln1099_3 = trunc i32 %sub_ln1099_3"   --->   Operation 167 'trunc' 'trunc_ln1099_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1102_3 = trunc i32 %sub_ln1099_3"   --->   Operation 168 'trunc' 'trunc_ln1102_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1098_3 = trunc i32 %l_3"   --->   Operation 169 'trunc' 'trunc_ln1098_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln1090_3 = or i17 %empty_38, i17 4"   --->   Operation 170 'or' 'or_ln1090_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1090_4 = zext i17 %or_ln1090_3"   --->   Operation 171 'zext' 'zext_ln1090_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%out_local_V_addr_4 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_4"   --->   Operation 172 'getelementptr' 'out_local_V_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_4 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_4"   --->   Operation 173 'getelementptr' 'out_local_V_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 174 [2/2] (1.24ns)   --->   "%out_local_V_load_4 = load i17 %out_local_V_addr_4"   --->   Operation 174 'load' 'out_local_V_load_4' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_4 : Operation 175 [2/2] (1.24ns)   --->   "%out_local_V_1_load_4 = load i17 %out_local_V_1_addr_4"   --->   Operation 175 'load' 'out_local_V_1_load_4' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln1090_4 = or i17 %empty_38, i17 5"   --->   Operation 176 'or' 'or_ln1090_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1090_5 = zext i17 %or_ln1090_4"   --->   Operation 177 'zext' 'zext_ln1090_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%out_local_V_addr_5 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_5"   --->   Operation 178 'getelementptr' 'out_local_V_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_5 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_5"   --->   Operation 179 'getelementptr' 'out_local_V_1_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 180 [2/2] (1.24ns)   --->   "%out_local_V_load_5 = load i17 %out_local_V_addr_5"   --->   Operation 180 'load' 'out_local_V_load_5' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_4 : Operation 181 [2/2] (1.24ns)   --->   "%out_local_V_1_load_5 = load i17 %out_local_V_1_addr_5"   --->   Operation 181 'load' 'out_local_V_1_load_5' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i63 %m_88"   --->   Operation 182 'zext' 'zext_ln1117' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.30ns)   --->   "%select_ln1098 = select i1 %p_Result_4, i8 127, i8 126"   --->   Operation 183 'select' 'select_ln1098' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119 = sub i8 13, i8 %trunc_ln1098"   --->   Operation 184 'sub' 'sub_ln1119' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098"   --->   Operation 185 'add' 'add_ln1124' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_113, i8 %add_ln1124"   --->   Operation 186 'bitconcatenate' 'tmp_8' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_115 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117, i9 %tmp_8, i32 23, i32 31"   --->   Operation 187 'partset' 'p_Result_115' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_115"   --->   Operation 188 'trunc' 'LD' <Predicate = (!tmp & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.22ns)   --->   "%select_ln1090 = select i1 %icmp_ln1090, i32 0, i32 %LD"   --->   Operation 189 'select' 'select_ln1090' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i63 %m"   --->   Operation 190 'zext' 'zext_ln1117_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.30ns)   --->   "%select_ln1098_1 = select i1 %p_Result_11, i8 127, i8 126"   --->   Operation 191 'select' 'select_ln1098_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_1 = sub i8 13, i8 %trunc_ln1098_1"   --->   Operation 192 'sub' 'sub_ln1119_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_1 = add i8 %sub_ln1119_1, i8 %select_ln1098_1"   --->   Operation 193 'add' 'add_ln1124_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_116, i8 %add_ln1124_1"   --->   Operation 194 'bitconcatenate' 'tmp_9' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_118 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_1, i9 %tmp_9, i32 23, i32 31"   --->   Operation 195 'partset' 'p_Result_118' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %p_Result_118"   --->   Operation 196 'trunc' 'LD_1' <Predicate = (!tmp & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.22ns)   --->   "%select_ln1090_1 = select i1 %icmp_ln1090_1, i32 0, i32 %LD_1"   --->   Operation 197 'select' 'select_ln1090_1' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.88ns)   --->   "%lsb_index_2 = add i32 %sub_ln1099_2, i32 4294967272"   --->   Operation 198 'add' 'lsb_index_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 199 'partselect' 'tmp_27' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.84ns)   --->   "%icmp_ln1101_2 = icmp_sgt  i31 %tmp_27, i31 0"   --->   Operation 200 'icmp' 'icmp_ln1101_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.70ns)   --->   "%sub_ln1102_2 = sub i5 12, i5 %trunc_ln1102_2"   --->   Operation 201 'sub' 'sub_ln1102_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%zext_ln1102_2 = zext i5 %sub_ln1102_2"   --->   Operation 202 'zext' 'zext_ln1102_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%lshr_ln1102_2 = lshr i19 524287, i19 %zext_ln1102_2"   --->   Operation 203 'lshr' 'lshr_ln1102_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%p_Result_16 = and i19 %tmp_V_34, i19 %lshr_ln1102_2"   --->   Operation 204 'and' 'p_Result_16' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_2 = icmp_ne  i19 %p_Result_16, i19 0"   --->   Operation 205 'icmp' 'icmp_ln1102_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%a_2 = and i1 %icmp_ln1101_2, i1 %icmp_ln1102_2"   --->   Operation 206 'and' 'a_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 207 'bitselect' 'tmp_28' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%xor_ln1104_2 = xor i1 %tmp_28, i1 1"   --->   Operation 208 'xor' 'xor_ln1104_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.80ns)   --->   "%add_ln1104_2 = add i19 %trunc_ln1099_2, i19 524264"   --->   Operation 209 'add' 'add_ln1104_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_34, i19 %add_ln1104_2"   --->   Operation 210 'bitselect' 'p_Result_17' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%and_ln1104_2 = and i1 %p_Result_17, i1 %xor_ln1104_2"   --->   Operation 211 'and' 'and_ln1104_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%or_ln1104_16 = or i1 %and_ln1104_2, i1 %a_2"   --->   Operation 212 'or' 'or_ln1104_16' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_16"   --->   Operation 213 'bitconcatenate' 'or_ln1104_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.12>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1112_2 = zext i19 %tmp_V_34"   --->   Operation 214 'zext' 'zext_ln1112_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.85ns)   --->   "%icmp_ln1113_2 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 215 'icmp' 'icmp_ln1113_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.88ns)   --->   "%add_ln1113_2 = add i32 %sub_ln1099_2, i32 4294967271"   --->   Operation 216 'add' 'add_ln1113_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln1113_2 = zext i32 %add_ln1113_2"   --->   Operation 217 'zext' 'zext_ln1113_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%lshr_ln1113_2 = lshr i64 %zext_ln1112_2, i64 %zext_ln1113_2"   --->   Operation 218 'lshr' 'lshr_ln1113_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.88ns)   --->   "%sub_ln1114_2 = sub i32 25, i32 %sub_ln1099_2"   --->   Operation 219 'sub' 'sub_ln1114_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln1114_2 = zext i32 %sub_ln1114_2"   --->   Operation 220 'zext' 'zext_ln1114_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%shl_ln1114_2 = shl i64 %zext_ln1112_2, i64 %zext_ln1114_2"   --->   Operation 221 'shl' 'shl_ln1114_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%m_20 = select i1 %icmp_ln1113_2, i64 %lshr_ln1113_2, i64 %shl_ln1114_2"   --->   Operation 222 'select' 'm_20' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln1116_2 = zext i2 %or_ln1104_2"   --->   Operation 223 'zext' 'zext_ln1116_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_23 = add i64 %m_20, i64 %zext_ln1116_2"   --->   Operation 224 'add' 'm_23' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%m_89 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_23, i32 1, i32 63"   --->   Operation 225 'partselect' 'm_89' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_23, i32 25"   --->   Operation 226 'bitselect' 'p_Result_18' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.88ns)   --->   "%lsb_index_3 = add i32 %sub_ln1099_3, i32 4294967272"   --->   Operation 227 'add' 'lsb_index_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31"   --->   Operation 228 'partselect' 'tmp_31' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.84ns)   --->   "%icmp_ln1101_3 = icmp_sgt  i31 %tmp_31, i31 0"   --->   Operation 229 'icmp' 'icmp_ln1101_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.70ns)   --->   "%sub_ln1102_3 = sub i5 12, i5 %trunc_ln1102_3"   --->   Operation 230 'sub' 'sub_ln1102_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%zext_ln1102_3 = zext i5 %sub_ln1102_3"   --->   Operation 231 'zext' 'zext_ln1102_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%lshr_ln1102_3 = lshr i19 524287, i19 %zext_ln1102_3"   --->   Operation 232 'lshr' 'lshr_ln1102_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%p_Result_23 = and i19 %tmp_V_35, i19 %lshr_ln1102_3"   --->   Operation 233 'and' 'p_Result_23' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_3 = icmp_ne  i19 %p_Result_23, i19 0"   --->   Operation 234 'icmp' 'icmp_ln1102_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%a_3 = and i1 %icmp_ln1101_3, i1 %icmp_ln1102_3"   --->   Operation 235 'and' 'a_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31"   --->   Operation 236 'bitselect' 'tmp_32' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%xor_ln1104_3 = xor i1 %tmp_32, i1 1"   --->   Operation 237 'xor' 'xor_ln1104_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.80ns)   --->   "%add_ln1104_3 = add i19 %trunc_ln1099_3, i19 524264"   --->   Operation 238 'add' 'add_ln1104_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_35, i19 %add_ln1104_3"   --->   Operation 239 'bitselect' 'p_Result_24' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%and_ln1104_3 = and i1 %p_Result_24, i1 %xor_ln1104_3"   --->   Operation 240 'and' 'and_ln1104_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%or_ln1104_17 = or i1 %and_ln1104_3, i1 %a_3"   --->   Operation 241 'or' 'or_ln1104_17' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_17"   --->   Operation 242 'bitconcatenate' 'or_ln1104_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.12>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1112_3 = zext i19 %tmp_V_35"   --->   Operation 243 'zext' 'zext_ln1112_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.85ns)   --->   "%icmp_ln1113_3 = icmp_sgt  i32 %lsb_index_3, i32 0"   --->   Operation 244 'icmp' 'icmp_ln1113_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.88ns)   --->   "%add_ln1113_3 = add i32 %sub_ln1099_3, i32 4294967271"   --->   Operation 245 'add' 'add_ln1113_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%zext_ln1113_3 = zext i32 %add_ln1113_3"   --->   Operation 246 'zext' 'zext_ln1113_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%lshr_ln1113_3 = lshr i64 %zext_ln1112_3, i64 %zext_ln1113_3"   --->   Operation 247 'lshr' 'lshr_ln1113_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.88ns)   --->   "%sub_ln1114_3 = sub i32 25, i32 %sub_ln1099_3"   --->   Operation 248 'sub' 'sub_ln1114_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%zext_ln1114_3 = zext i32 %sub_ln1114_3"   --->   Operation 249 'zext' 'zext_ln1114_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%shl_ln1114_3 = shl i64 %zext_ln1112_3, i64 %zext_ln1114_3"   --->   Operation 250 'shl' 'shl_ln1114_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%m_28 = select i1 %icmp_ln1113_3, i64 %lshr_ln1113_3, i64 %shl_ln1114_3"   --->   Operation 251 'select' 'm_28' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%zext_ln1116_3 = zext i2 %or_ln1104_3"   --->   Operation 252 'zext' 'zext_ln1116_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_29 = add i64 %m_28, i64 %zext_ln1116_3"   --->   Operation 253 'add' 'm_29' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%m_90 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_29, i32 1, i32 63"   --->   Operation 254 'partselect' 'm_90' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_29, i32 25"   --->   Operation 255 'bitselect' 'p_Result_25' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 256 [1/2] (1.24ns)   --->   "%out_local_V_load_4 = load i17 %out_local_V_addr_4"   --->   Operation 256 'load' 'out_local_V_load_4' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_5 : Operation 257 [1/2] (1.24ns)   --->   "%out_local_V_1_load_4 = load i17 %out_local_V_1_addr_4"   --->   Operation 257 'load' 'out_local_V_1_load_4' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_5 : Operation 258 [1/1] (0.38ns)   --->   "%p_Val2_12 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_4, i19 %out_local_V_1_load_4, i1 %tmp_1"   --->   Operation 258 'mux' 'p_Val2_12' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.71ns)   --->   "%icmp_ln1090_4 = icmp_eq  i19 %p_Val2_12, i19 0"   --->   Operation 259 'icmp' 'icmp_ln1090_4' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_12, i32 18"   --->   Operation 260 'bitselect' 'p_Result_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.80ns)   --->   "%tmp_V_8 = sub i19 0, i19 %p_Val2_12"   --->   Operation 261 'sub' 'tmp_V_8' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.31ns)   --->   "%tmp_V_36 = select i1 %p_Result_125, i19 %tmp_V_8, i19 %p_Val2_12"   --->   Operation 262 'select' 'tmp_V_36' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_28 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_36, i32 18, i32 0"   --->   Operation 263 'partselect' 'p_Result_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_126 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_28"   --->   Operation 264 'bitconcatenate' 'p_Result_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1198_4 = sext i20 %p_Result_126"   --->   Operation 265 'sext' 'sext_ln1198_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%l_4 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_4, i1 1"   --->   Operation 266 'cttz' 'l_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.88ns)   --->   "%sub_ln1099_4 = sub i32 19, i32 %l_4"   --->   Operation 267 'sub' 'sub_ln1099_4' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln1099_4 = trunc i32 %sub_ln1099_4"   --->   Operation 268 'trunc' 'trunc_ln1099_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln1102_4 = trunc i32 %sub_ln1099_4"   --->   Operation 269 'trunc' 'trunc_ln1102_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln1098_4 = trunc i32 %l_4"   --->   Operation 270 'trunc' 'trunc_ln1098_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 271 [1/2] (1.24ns)   --->   "%out_local_V_load_5 = load i17 %out_local_V_addr_5"   --->   Operation 271 'load' 'out_local_V_load_5' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_5 : Operation 272 [1/2] (1.24ns)   --->   "%out_local_V_1_load_5 = load i17 %out_local_V_1_addr_5"   --->   Operation 272 'load' 'out_local_V_1_load_5' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_5 : Operation 273 [1/1] (0.38ns)   --->   "%p_Val2_15 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_5, i19 %out_local_V_1_load_5, i1 %tmp_1"   --->   Operation 273 'mux' 'p_Val2_15' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.71ns)   --->   "%icmp_ln1090_5 = icmp_eq  i19 %p_Val2_15, i19 0"   --->   Operation 274 'icmp' 'icmp_ln1090_5' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_15, i32 18"   --->   Operation 275 'bitselect' 'p_Result_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.80ns)   --->   "%tmp_V_10 = sub i19 0, i19 %p_Val2_15"   --->   Operation 276 'sub' 'tmp_V_10' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.31ns)   --->   "%tmp_V_37 = select i1 %p_Result_128, i19 %tmp_V_10, i19 %p_Val2_15"   --->   Operation 277 'select' 'tmp_V_37' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%p_Result_35 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_37, i32 18, i32 0"   --->   Operation 278 'partselect' 'p_Result_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%p_Result_129 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_35"   --->   Operation 279 'bitconcatenate' 'p_Result_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1198_5 = sext i20 %p_Result_129"   --->   Operation 280 'sext' 'sext_ln1198_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%l_5 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_5, i1 1"   --->   Operation 281 'cttz' 'l_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.88ns)   --->   "%sub_ln1099_5 = sub i32 19, i32 %l_5"   --->   Operation 282 'sub' 'sub_ln1099_5' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln1099_5 = trunc i32 %sub_ln1099_5"   --->   Operation 283 'trunc' 'trunc_ln1099_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln1102_5 = trunc i32 %sub_ln1099_5"   --->   Operation 284 'trunc' 'trunc_ln1102_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1098_5 = trunc i32 %l_5"   --->   Operation 285 'trunc' 'trunc_ln1098_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln1090_5 = or i17 %empty_38, i17 6"   --->   Operation 286 'or' 'or_ln1090_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1090_6 = zext i17 %or_ln1090_5"   --->   Operation 287 'zext' 'zext_ln1090_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%out_local_V_addr_6 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_6"   --->   Operation 288 'getelementptr' 'out_local_V_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_6 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_6"   --->   Operation 289 'getelementptr' 'out_local_V_1_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 290 [2/2] (1.24ns)   --->   "%out_local_V_load_6 = load i17 %out_local_V_addr_6"   --->   Operation 290 'load' 'out_local_V_load_6' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_5 : Operation 291 [2/2] (1.24ns)   --->   "%out_local_V_1_load_6 = load i17 %out_local_V_1_addr_6"   --->   Operation 291 'load' 'out_local_V_1_load_6' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%or_ln1090_6 = or i17 %empty_38, i17 7"   --->   Operation 292 'or' 'or_ln1090_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1090_7 = zext i17 %or_ln1090_6"   --->   Operation 293 'zext' 'zext_ln1090_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%out_local_V_addr_7 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_7"   --->   Operation 294 'getelementptr' 'out_local_V_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_7 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_7"   --->   Operation 295 'getelementptr' 'out_local_V_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 296 [2/2] (1.24ns)   --->   "%out_local_V_load_7 = load i17 %out_local_V_addr_7"   --->   Operation 296 'load' 'out_local_V_load_7' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_5 : Operation 297 [2/2] (1.24ns)   --->   "%out_local_V_1_load_7 = load i17 %out_local_V_1_addr_7"   --->   Operation 297 'load' 'out_local_V_1_load_7' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i63 %m_89"   --->   Operation 298 'zext' 'zext_ln1117_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.30ns)   --->   "%select_ln1098_2 = select i1 %p_Result_18, i8 127, i8 126"   --->   Operation 299 'select' 'select_ln1098_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_2 = sub i8 13, i8 %trunc_ln1098_2"   --->   Operation 300 'sub' 'sub_ln1119_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 301 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_2 = add i8 %sub_ln1119_2, i8 %select_ln1098_2"   --->   Operation 301 'add' 'add_ln1124_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_119, i8 %add_ln1124_2"   --->   Operation 302 'bitconcatenate' 'tmp_s' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_121 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_2, i9 %tmp_s, i32 23, i32 31"   --->   Operation 303 'partset' 'p_Result_121' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %p_Result_121"   --->   Operation 304 'trunc' 'LD_2' <Predicate = (!tmp & !icmp_ln1090_2)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.22ns)   --->   "%select_ln1090_2 = select i1 %icmp_ln1090_2, i32 0, i32 %LD_2"   --->   Operation 305 'select' 'select_ln1090_2' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i63 %m_90"   --->   Operation 306 'zext' 'zext_ln1117_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.30ns)   --->   "%select_ln1098_3 = select i1 %p_Result_25, i8 127, i8 126"   --->   Operation 307 'select' 'select_ln1098_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_3 = sub i8 13, i8 %trunc_ln1098_3"   --->   Operation 308 'sub' 'sub_ln1119_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 309 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_3 = add i8 %sub_ln1119_3, i8 %select_ln1098_3"   --->   Operation 309 'add' 'add_ln1124_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_122, i8 %add_ln1124_3"   --->   Operation 310 'bitconcatenate' 'tmp_2' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_124 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_3, i9 %tmp_2, i32 23, i32 31"   --->   Operation 311 'partset' 'p_Result_124' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%LD_3 = trunc i64 %p_Result_124"   --->   Operation 312 'trunc' 'LD_3' <Predicate = (!tmp & !icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.22ns)   --->   "%select_ln1090_3 = select i1 %icmp_ln1090_3, i32 0, i32 %LD_3"   --->   Operation 313 'select' 'select_ln1090_3' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (0.88ns)   --->   "%lsb_index_4 = add i32 %sub_ln1099_4, i32 4294967272"   --->   Operation 314 'add' 'lsb_index_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31"   --->   Operation 315 'partselect' 'tmp_35' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.84ns)   --->   "%icmp_ln1101_4 = icmp_sgt  i31 %tmp_35, i31 0"   --->   Operation 316 'icmp' 'icmp_ln1101_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.70ns)   --->   "%sub_ln1102_4 = sub i5 12, i5 %trunc_ln1102_4"   --->   Operation 317 'sub' 'sub_ln1102_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%zext_ln1102_4 = zext i5 %sub_ln1102_4"   --->   Operation 318 'zext' 'zext_ln1102_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%lshr_ln1102_4 = lshr i19 524287, i19 %zext_ln1102_4"   --->   Operation 319 'lshr' 'lshr_ln1102_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%p_Result_30 = and i19 %tmp_V_36, i19 %lshr_ln1102_4"   --->   Operation 320 'and' 'p_Result_30' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_4 = icmp_ne  i19 %p_Result_30, i19 0"   --->   Operation 321 'icmp' 'icmp_ln1102_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%a_4 = and i1 %icmp_ln1101_4, i1 %icmp_ln1102_4"   --->   Operation 322 'and' 'a_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31"   --->   Operation 323 'bitselect' 'tmp_36' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%xor_ln1104_4 = xor i1 %tmp_36, i1 1"   --->   Operation 324 'xor' 'xor_ln1104_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.80ns)   --->   "%add_ln1104_4 = add i19 %trunc_ln1099_4, i19 524264"   --->   Operation 325 'add' 'add_ln1104_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_36, i19 %add_ln1104_4"   --->   Operation 326 'bitselect' 'p_Result_31' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%and_ln1104_4 = and i1 %p_Result_31, i1 %xor_ln1104_4"   --->   Operation 327 'and' 'and_ln1104_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%or_ln1104_18 = or i1 %and_ln1104_4, i1 %a_4"   --->   Operation 328 'or' 'or_ln1104_18' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_18"   --->   Operation 329 'bitconcatenate' 'or_ln1104_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.12>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1112_4 = zext i19 %tmp_V_36"   --->   Operation 330 'zext' 'zext_ln1112_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.85ns)   --->   "%icmp_ln1113_4 = icmp_sgt  i32 %lsb_index_4, i32 0"   --->   Operation 331 'icmp' 'icmp_ln1113_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.88ns)   --->   "%add_ln1113_4 = add i32 %sub_ln1099_4, i32 4294967271"   --->   Operation 332 'add' 'add_ln1113_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln1113_4 = zext i32 %add_ln1113_4"   --->   Operation 333 'zext' 'zext_ln1113_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%lshr_ln1113_4 = lshr i64 %zext_ln1112_4, i64 %zext_ln1113_4"   --->   Operation 334 'lshr' 'lshr_ln1113_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.88ns)   --->   "%sub_ln1114_4 = sub i32 25, i32 %sub_ln1099_4"   --->   Operation 335 'sub' 'sub_ln1114_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln1114_4 = zext i32 %sub_ln1114_4"   --->   Operation 336 'zext' 'zext_ln1114_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%shl_ln1114_4 = shl i64 %zext_ln1112_4, i64 %zext_ln1114_4"   --->   Operation 337 'shl' 'shl_ln1114_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%m_32 = select i1 %icmp_ln1113_4, i64 %lshr_ln1113_4, i64 %shl_ln1114_4"   --->   Operation 338 'select' 'm_32' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln1116_4 = zext i2 %or_ln1104_4"   --->   Operation 339 'zext' 'zext_ln1116_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_33 = add i64 %m_32, i64 %zext_ln1116_4"   --->   Operation 340 'add' 'm_33' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%m_91 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_33, i32 1, i32 63"   --->   Operation 341 'partselect' 'm_91' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_33, i32 25"   --->   Operation 342 'bitselect' 'p_Result_32' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.88ns)   --->   "%lsb_index_5 = add i32 %sub_ln1099_5, i32 4294967272"   --->   Operation 343 'add' 'lsb_index_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31"   --->   Operation 344 'partselect' 'tmp_39' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.84ns)   --->   "%icmp_ln1101_5 = icmp_sgt  i31 %tmp_39, i31 0"   --->   Operation 345 'icmp' 'icmp_ln1101_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.70ns)   --->   "%sub_ln1102_5 = sub i5 12, i5 %trunc_ln1102_5"   --->   Operation 346 'sub' 'sub_ln1102_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_5)   --->   "%zext_ln1102_5 = zext i5 %sub_ln1102_5"   --->   Operation 347 'zext' 'zext_ln1102_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_5)   --->   "%lshr_ln1102_5 = lshr i19 524287, i19 %zext_ln1102_5"   --->   Operation 348 'lshr' 'lshr_ln1102_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_5)   --->   "%p_Result_37 = and i19 %tmp_V_37, i19 %lshr_ln1102_5"   --->   Operation 349 'and' 'p_Result_37' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_5 = icmp_ne  i19 %p_Result_37, i19 0"   --->   Operation 350 'icmp' 'icmp_ln1102_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%a_5 = and i1 %icmp_ln1101_5, i1 %icmp_ln1102_5"   --->   Operation 351 'and' 'a_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31"   --->   Operation 352 'bitselect' 'tmp_40' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%xor_ln1104_5 = xor i1 %tmp_40, i1 1"   --->   Operation 353 'xor' 'xor_ln1104_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.80ns)   --->   "%add_ln1104_5 = add i19 %trunc_ln1099_5, i19 524264"   --->   Operation 354 'add' 'add_ln1104_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_37, i19 %add_ln1104_5"   --->   Operation 355 'bitselect' 'p_Result_38' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%and_ln1104_5 = and i1 %p_Result_38, i1 %xor_ln1104_5"   --->   Operation 356 'and' 'and_ln1104_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%or_ln1104_19 = or i1 %and_ln1104_5, i1 %a_5"   --->   Operation 357 'or' 'or_ln1104_19' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_19"   --->   Operation 358 'bitconcatenate' 'or_ln1104_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.12>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1112_5 = zext i19 %tmp_V_37"   --->   Operation 359 'zext' 'zext_ln1112_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.85ns)   --->   "%icmp_ln1113_5 = icmp_sgt  i32 %lsb_index_5, i32 0"   --->   Operation 360 'icmp' 'icmp_ln1113_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.88ns)   --->   "%add_ln1113_5 = add i32 %sub_ln1099_5, i32 4294967271"   --->   Operation 361 'add' 'add_ln1113_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node m_37)   --->   "%zext_ln1113_5 = zext i32 %add_ln1113_5"   --->   Operation 362 'zext' 'zext_ln1113_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node m_37)   --->   "%lshr_ln1113_5 = lshr i64 %zext_ln1112_5, i64 %zext_ln1113_5"   --->   Operation 363 'lshr' 'lshr_ln1113_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (0.88ns)   --->   "%sub_ln1114_5 = sub i32 25, i32 %sub_ln1099_5"   --->   Operation 364 'sub' 'sub_ln1114_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node m_37)   --->   "%zext_ln1114_5 = zext i32 %sub_ln1114_5"   --->   Operation 365 'zext' 'zext_ln1114_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node m_37)   --->   "%shl_ln1114_5 = shl i64 %zext_ln1112_5, i64 %zext_ln1114_5"   --->   Operation 366 'shl' 'shl_ln1114_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node m_37)   --->   "%m_36 = select i1 %icmp_ln1113_5, i64 %lshr_ln1113_5, i64 %shl_ln1114_5"   --->   Operation 367 'select' 'm_36' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node m_37)   --->   "%zext_ln1116_5 = zext i2 %or_ln1104_5"   --->   Operation 368 'zext' 'zext_ln1116_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_37 = add i64 %m_36, i64 %zext_ln1116_5"   --->   Operation 369 'add' 'm_37' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%m_92 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_37, i32 1, i32 63"   --->   Operation 370 'partselect' 'm_92' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_37, i32 25"   --->   Operation 371 'bitselect' 'p_Result_39' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_6 : Operation 372 [1/2] (1.24ns)   --->   "%out_local_V_load_6 = load i17 %out_local_V_addr_6"   --->   Operation 372 'load' 'out_local_V_load_6' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_6 : Operation 373 [1/2] (1.24ns)   --->   "%out_local_V_1_load_6 = load i17 %out_local_V_1_addr_6"   --->   Operation 373 'load' 'out_local_V_1_load_6' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_6 : Operation 374 [1/1] (0.38ns)   --->   "%p_Val2_18 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_6, i19 %out_local_V_1_load_6, i1 %tmp_1"   --->   Operation 374 'mux' 'p_Val2_18' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.71ns)   --->   "%icmp_ln1090_6 = icmp_eq  i19 %p_Val2_18, i19 0"   --->   Operation 375 'icmp' 'icmp_ln1090_6' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_18, i32 18"   --->   Operation 376 'bitselect' 'p_Result_131' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.80ns)   --->   "%tmp_V_12 = sub i19 0, i19 %p_Val2_18"   --->   Operation 377 'sub' 'tmp_V_12' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.31ns)   --->   "%tmp_V_38 = select i1 %p_Result_131, i19 %tmp_V_12, i19 %p_Val2_18"   --->   Operation 378 'select' 'tmp_V_38' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%p_Result_42 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_38, i32 18, i32 0"   --->   Operation 379 'partselect' 'p_Result_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%p_Result_132 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_42"   --->   Operation 380 'bitconcatenate' 'p_Result_132' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1198_6 = sext i20 %p_Result_132"   --->   Operation 381 'sext' 'sext_ln1198_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%l_6 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_6, i1 1"   --->   Operation 382 'cttz' 'l_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.88ns)   --->   "%sub_ln1099_6 = sub i32 19, i32 %l_6"   --->   Operation 383 'sub' 'sub_ln1099_6' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln1099_6 = trunc i32 %sub_ln1099_6"   --->   Operation 384 'trunc' 'trunc_ln1099_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln1102_6 = trunc i32 %sub_ln1099_6"   --->   Operation 385 'trunc' 'trunc_ln1102_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln1098_6 = trunc i32 %l_6"   --->   Operation 386 'trunc' 'trunc_ln1098_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 387 [1/2] (1.24ns)   --->   "%out_local_V_load_7 = load i17 %out_local_V_addr_7"   --->   Operation 387 'load' 'out_local_V_load_7' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_6 : Operation 388 [1/2] (1.24ns)   --->   "%out_local_V_1_load_7 = load i17 %out_local_V_1_addr_7"   --->   Operation 388 'load' 'out_local_V_1_load_7' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_6 : Operation 389 [1/1] (0.38ns)   --->   "%p_Val2_21 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_7, i19 %out_local_V_1_load_7, i1 %tmp_1"   --->   Operation 389 'mux' 'p_Val2_21' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.71ns)   --->   "%icmp_ln1090_7 = icmp_eq  i19 %p_Val2_21, i19 0"   --->   Operation 390 'icmp' 'icmp_ln1090_7' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_21, i32 18"   --->   Operation 391 'bitselect' 'p_Result_134' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.80ns)   --->   "%tmp_V_14 = sub i19 0, i19 %p_Val2_21"   --->   Operation 392 'sub' 'tmp_V_14' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.31ns)   --->   "%tmp_V_39 = select i1 %p_Result_134, i19 %tmp_V_14, i19 %p_Val2_21"   --->   Operation 393 'select' 'tmp_V_39' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%p_Result_49 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_39, i32 18, i32 0"   --->   Operation 394 'partselect' 'p_Result_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%p_Result_135 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_49"   --->   Operation 395 'bitconcatenate' 'p_Result_135' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1198_7 = sext i20 %p_Result_135"   --->   Operation 396 'sext' 'sext_ln1198_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%l_7 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_7, i1 1"   --->   Operation 397 'cttz' 'l_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.88ns)   --->   "%sub_ln1099_7 = sub i32 19, i32 %l_7"   --->   Operation 398 'sub' 'sub_ln1099_7' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln1099_7 = trunc i32 %sub_ln1099_7"   --->   Operation 399 'trunc' 'trunc_ln1099_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln1102_7 = trunc i32 %sub_ln1099_7"   --->   Operation 400 'trunc' 'trunc_ln1102_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln1098_7 = trunc i32 %l_7"   --->   Operation 401 'trunc' 'trunc_ln1098_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%or_ln1090_7 = or i17 %empty_38, i17 8"   --->   Operation 402 'or' 'or_ln1090_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln1090_8 = zext i17 %or_ln1090_7"   --->   Operation 403 'zext' 'zext_ln1090_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%out_local_V_addr_8 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_8"   --->   Operation 404 'getelementptr' 'out_local_V_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_8 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_8"   --->   Operation 405 'getelementptr' 'out_local_V_1_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 406 [2/2] (1.24ns)   --->   "%out_local_V_load_8 = load i17 %out_local_V_addr_8"   --->   Operation 406 'load' 'out_local_V_load_8' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_6 : Operation 407 [2/2] (1.24ns)   --->   "%out_local_V_1_load_8 = load i17 %out_local_V_1_addr_8"   --->   Operation 407 'load' 'out_local_V_1_load_8' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%or_ln1090_8 = or i17 %empty_38, i17 9"   --->   Operation 408 'or' 'or_ln1090_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1090_9 = zext i17 %or_ln1090_8"   --->   Operation 409 'zext' 'zext_ln1090_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%out_local_V_addr_9 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_9"   --->   Operation 410 'getelementptr' 'out_local_V_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_9 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_9"   --->   Operation 411 'getelementptr' 'out_local_V_1_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 412 [2/2] (1.24ns)   --->   "%out_local_V_load_9 = load i17 %out_local_V_addr_9"   --->   Operation 412 'load' 'out_local_V_load_9' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_6 : Operation 413 [2/2] (1.24ns)   --->   "%out_local_V_1_load_9 = load i17 %out_local_V_1_addr_9"   --->   Operation 413 'load' 'out_local_V_1_load_9' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i63 %m_91"   --->   Operation 414 'zext' 'zext_ln1117_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.30ns)   --->   "%select_ln1098_4 = select i1 %p_Result_32, i8 127, i8 126"   --->   Operation 415 'select' 'select_ln1098_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_4 = sub i8 13, i8 %trunc_ln1098_4"   --->   Operation 416 'sub' 'sub_ln1119_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 417 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_4 = add i8 %sub_ln1119_4, i8 %select_ln1098_4"   --->   Operation 417 'add' 'add_ln1124_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_125, i8 %add_ln1124_4"   --->   Operation 418 'bitconcatenate' 'tmp_5' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%p_Result_127 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_4, i9 %tmp_5, i32 23, i32 31"   --->   Operation 419 'partset' 'p_Result_127' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "%LD_4 = trunc i64 %p_Result_127"   --->   Operation 420 'trunc' 'LD_4' <Predicate = (!tmp & !icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 421 [1/1] (0.22ns)   --->   "%select_ln1090_4 = select i1 %icmp_ln1090_4, i32 0, i32 %LD_4"   --->   Operation 421 'select' 'select_ln1090_4' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i63 %m_92"   --->   Operation 422 'zext' 'zext_ln1117_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (0.30ns)   --->   "%select_ln1098_5 = select i1 %p_Result_39, i8 127, i8 126"   --->   Operation 423 'select' 'select_ln1098_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_5 = sub i8 13, i8 %trunc_ln1098_5"   --->   Operation 424 'sub' 'sub_ln1119_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 425 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_5 = add i8 %sub_ln1119_5, i8 %select_ln1098_5"   --->   Operation 425 'add' 'add_ln1124_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_128, i8 %add_ln1124_5"   --->   Operation 426 'bitconcatenate' 'tmp_6' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%p_Result_130 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_5, i9 %tmp_6, i32 23, i32 31"   --->   Operation 427 'partset' 'p_Result_130' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%LD_5 = trunc i64 %p_Result_130"   --->   Operation 428 'trunc' 'LD_5' <Predicate = (!tmp & !icmp_ln1090_5)> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (0.22ns)   --->   "%select_ln1090_5 = select i1 %icmp_ln1090_5, i32 0, i32 %LD_5"   --->   Operation 429 'select' 'select_ln1090_5' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 430 [1/1] (0.88ns)   --->   "%lsb_index_6 = add i32 %sub_ln1099_6, i32 4294967272"   --->   Operation 430 'add' 'lsb_index_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_6, i32 1, i32 31"   --->   Operation 431 'partselect' 'tmp_43' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.84ns)   --->   "%icmp_ln1101_6 = icmp_sgt  i31 %tmp_43, i31 0"   --->   Operation 432 'icmp' 'icmp_ln1101_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 433 [1/1] (0.70ns)   --->   "%sub_ln1102_6 = sub i5 12, i5 %trunc_ln1102_6"   --->   Operation 433 'sub' 'sub_ln1102_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_6)   --->   "%zext_ln1102_6 = zext i5 %sub_ln1102_6"   --->   Operation 434 'zext' 'zext_ln1102_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_6)   --->   "%lshr_ln1102_6 = lshr i19 524287, i19 %zext_ln1102_6"   --->   Operation 435 'lshr' 'lshr_ln1102_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_6)   --->   "%p_Result_44 = and i19 %tmp_V_38, i19 %lshr_ln1102_6"   --->   Operation 436 'and' 'p_Result_44' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 437 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_6 = icmp_ne  i19 %p_Result_44, i19 0"   --->   Operation 437 'icmp' 'icmp_ln1102_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%a_6 = and i1 %icmp_ln1101_6, i1 %icmp_ln1102_6"   --->   Operation 438 'and' 'a_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_6, i32 31"   --->   Operation 439 'bitselect' 'tmp_44' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%xor_ln1104_6 = xor i1 %tmp_44, i1 1"   --->   Operation 440 'xor' 'xor_ln1104_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 441 [1/1] (0.80ns)   --->   "%add_ln1104_6 = add i19 %trunc_ln1099_6, i19 524264"   --->   Operation 441 'add' 'add_ln1104_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_38, i19 %add_ln1104_6"   --->   Operation 442 'bitselect' 'p_Result_45' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%and_ln1104_6 = and i1 %p_Result_45, i1 %xor_ln1104_6"   --->   Operation 443 'and' 'and_ln1104_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%or_ln1104_20 = or i1 %and_ln1104_6, i1 %a_6"   --->   Operation 444 'or' 'or_ln1104_20' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 445 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_20"   --->   Operation 445 'bitconcatenate' 'or_ln1104_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.12>
ST_7 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1112_6 = zext i19 %tmp_V_38"   --->   Operation 446 'zext' 'zext_ln1112_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 447 [1/1] (0.85ns)   --->   "%icmp_ln1113_6 = icmp_sgt  i32 %lsb_index_6, i32 0"   --->   Operation 447 'icmp' 'icmp_ln1113_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/1] (0.88ns)   --->   "%add_ln1113_6 = add i32 %sub_ln1099_6, i32 4294967271"   --->   Operation 448 'add' 'add_ln1113_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node m_41)   --->   "%zext_ln1113_6 = zext i32 %add_ln1113_6"   --->   Operation 449 'zext' 'zext_ln1113_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node m_41)   --->   "%lshr_ln1113_6 = lshr i64 %zext_ln1112_6, i64 %zext_ln1113_6"   --->   Operation 450 'lshr' 'lshr_ln1113_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.88ns)   --->   "%sub_ln1114_6 = sub i32 25, i32 %sub_ln1099_6"   --->   Operation 451 'sub' 'sub_ln1114_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node m_41)   --->   "%zext_ln1114_6 = zext i32 %sub_ln1114_6"   --->   Operation 452 'zext' 'zext_ln1114_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node m_41)   --->   "%shl_ln1114_6 = shl i64 %zext_ln1112_6, i64 %zext_ln1114_6"   --->   Operation 453 'shl' 'shl_ln1114_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node m_41)   --->   "%m_40 = select i1 %icmp_ln1113_6, i64 %lshr_ln1113_6, i64 %shl_ln1114_6"   --->   Operation 454 'select' 'm_40' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node m_41)   --->   "%zext_ln1116_6 = zext i2 %or_ln1104_6"   --->   Operation 455 'zext' 'zext_ln1116_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_41 = add i64 %m_40, i64 %zext_ln1116_6"   --->   Operation 456 'add' 'm_41' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 457 [1/1] (0.00ns)   --->   "%m_93 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_41, i32 1, i32 63"   --->   Operation 457 'partselect' 'm_93' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_41, i32 25"   --->   Operation 458 'bitselect' 'p_Result_46' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.88ns)   --->   "%lsb_index_7 = add i32 %sub_ln1099_7, i32 4294967272"   --->   Operation 459 'add' 'lsb_index_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_7, i32 1, i32 31"   --->   Operation 460 'partselect' 'tmp_47' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 461 [1/1] (0.84ns)   --->   "%icmp_ln1101_7 = icmp_sgt  i31 %tmp_47, i31 0"   --->   Operation 461 'icmp' 'icmp_ln1101_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 462 [1/1] (0.70ns)   --->   "%sub_ln1102_7 = sub i5 12, i5 %trunc_ln1102_7"   --->   Operation 462 'sub' 'sub_ln1102_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_7)   --->   "%zext_ln1102_7 = zext i5 %sub_ln1102_7"   --->   Operation 463 'zext' 'zext_ln1102_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_7)   --->   "%lshr_ln1102_7 = lshr i19 524287, i19 %zext_ln1102_7"   --->   Operation 464 'lshr' 'lshr_ln1102_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_7)   --->   "%p_Result_51 = and i19 %tmp_V_39, i19 %lshr_ln1102_7"   --->   Operation 465 'and' 'p_Result_51' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 466 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_7 = icmp_ne  i19 %p_Result_51, i19 0"   --->   Operation 466 'icmp' 'icmp_ln1102_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%a_7 = and i1 %icmp_ln1101_7, i1 %icmp_ln1102_7"   --->   Operation 467 'and' 'a_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_7, i32 31"   --->   Operation 468 'bitselect' 'tmp_48' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%xor_ln1104_7 = xor i1 %tmp_48, i1 1"   --->   Operation 469 'xor' 'xor_ln1104_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (0.80ns)   --->   "%add_ln1104_7 = add i19 %trunc_ln1099_7, i19 524264"   --->   Operation 470 'add' 'add_ln1104_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_39, i19 %add_ln1104_7"   --->   Operation 471 'bitselect' 'p_Result_52' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%and_ln1104_7 = and i1 %p_Result_52, i1 %xor_ln1104_7"   --->   Operation 472 'and' 'and_ln1104_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%or_ln1104_21 = or i1 %and_ln1104_7, i1 %a_7"   --->   Operation 473 'or' 'or_ln1104_21' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 474 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_21"   --->   Operation 474 'bitconcatenate' 'or_ln1104_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.12>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1112_7 = zext i19 %tmp_V_39"   --->   Operation 475 'zext' 'zext_ln1112_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.85ns)   --->   "%icmp_ln1113_7 = icmp_sgt  i32 %lsb_index_7, i32 0"   --->   Operation 476 'icmp' 'icmp_ln1113_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 477 [1/1] (0.88ns)   --->   "%add_ln1113_7 = add i32 %sub_ln1099_7, i32 4294967271"   --->   Operation 477 'add' 'add_ln1113_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node m_45)   --->   "%zext_ln1113_7 = zext i32 %add_ln1113_7"   --->   Operation 478 'zext' 'zext_ln1113_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node m_45)   --->   "%lshr_ln1113_7 = lshr i64 %zext_ln1112_7, i64 %zext_ln1113_7"   --->   Operation 479 'lshr' 'lshr_ln1113_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.88ns)   --->   "%sub_ln1114_7 = sub i32 25, i32 %sub_ln1099_7"   --->   Operation 480 'sub' 'sub_ln1114_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node m_45)   --->   "%zext_ln1114_7 = zext i32 %sub_ln1114_7"   --->   Operation 481 'zext' 'zext_ln1114_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node m_45)   --->   "%shl_ln1114_7 = shl i64 %zext_ln1112_7, i64 %zext_ln1114_7"   --->   Operation 482 'shl' 'shl_ln1114_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node m_45)   --->   "%m_44 = select i1 %icmp_ln1113_7, i64 %lshr_ln1113_7, i64 %shl_ln1114_7"   --->   Operation 483 'select' 'm_44' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node m_45)   --->   "%zext_ln1116_7 = zext i2 %or_ln1104_7"   --->   Operation 484 'zext' 'zext_ln1116_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 485 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_45 = add i64 %m_44, i64 %zext_ln1116_7"   --->   Operation 485 'add' 'm_45' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%m_94 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_45, i32 1, i32 63"   --->   Operation 486 'partselect' 'm_94' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_45, i32 25"   --->   Operation 487 'bitselect' 'p_Result_53' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_7 : Operation 488 [1/2] (1.24ns)   --->   "%out_local_V_load_8 = load i17 %out_local_V_addr_8"   --->   Operation 488 'load' 'out_local_V_load_8' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_7 : Operation 489 [1/2] (1.24ns)   --->   "%out_local_V_1_load_8 = load i17 %out_local_V_1_addr_8"   --->   Operation 489 'load' 'out_local_V_1_load_8' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_7 : Operation 490 [1/1] (0.38ns)   --->   "%p_Val2_24 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_8, i19 %out_local_V_1_load_8, i1 %tmp_1"   --->   Operation 490 'mux' 'p_Val2_24' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (0.71ns)   --->   "%icmp_ln1090_8 = icmp_eq  i19 %p_Val2_24, i19 0"   --->   Operation 491 'icmp' 'icmp_ln1090_8' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_24, i32 18"   --->   Operation 492 'bitselect' 'p_Result_138' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (0.80ns)   --->   "%tmp_V_16 = sub i19 0, i19 %p_Val2_24"   --->   Operation 493 'sub' 'tmp_V_16' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/1] (0.31ns)   --->   "%tmp_V_40 = select i1 %p_Result_138, i19 %tmp_V_16, i19 %p_Val2_24"   --->   Operation 494 'select' 'tmp_V_40' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%p_Result_57 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_40, i32 18, i32 0"   --->   Operation 495 'partselect' 'p_Result_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%p_Result_139 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_57"   --->   Operation 496 'bitconcatenate' 'p_Result_139' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1198_8 = sext i20 %p_Result_139"   --->   Operation 497 'sext' 'sext_ln1198_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%l_8 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_8, i1 1"   --->   Operation 498 'cttz' 'l_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.88ns)   --->   "%sub_ln1099_8 = sub i32 19, i32 %l_8"   --->   Operation 499 'sub' 'sub_ln1099_8' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln1099_8 = trunc i32 %sub_ln1099_8"   --->   Operation 500 'trunc' 'trunc_ln1099_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln1102_8 = trunc i32 %sub_ln1099_8"   --->   Operation 501 'trunc' 'trunc_ln1102_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln1098_8 = trunc i32 %l_8"   --->   Operation 502 'trunc' 'trunc_ln1098_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 503 [1/2] (1.24ns)   --->   "%out_local_V_load_9 = load i17 %out_local_V_addr_9"   --->   Operation 503 'load' 'out_local_V_load_9' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_7 : Operation 504 [1/2] (1.24ns)   --->   "%out_local_V_1_load_9 = load i17 %out_local_V_1_addr_9"   --->   Operation 504 'load' 'out_local_V_1_load_9' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_7 : Operation 505 [1/1] (0.38ns)   --->   "%p_Val2_27 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_9, i19 %out_local_V_1_load_9, i1 %tmp_1"   --->   Operation 505 'mux' 'p_Val2_27' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.71ns)   --->   "%icmp_ln1090_9 = icmp_eq  i19 %p_Val2_27, i19 0"   --->   Operation 506 'icmp' 'icmp_ln1090_9' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_27, i32 18"   --->   Operation 507 'bitselect' 'p_Result_141' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.80ns)   --->   "%tmp_V_18 = sub i19 0, i19 %p_Val2_27"   --->   Operation 508 'sub' 'tmp_V_18' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (0.31ns)   --->   "%tmp_V_41 = select i1 %p_Result_141, i19 %tmp_V_18, i19 %p_Val2_27"   --->   Operation 509 'select' 'tmp_V_41' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.00ns)   --->   "%p_Result_64 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_41, i32 18, i32 0"   --->   Operation 510 'partselect' 'p_Result_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 511 [1/1] (0.00ns)   --->   "%p_Result_142 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_64"   --->   Operation 511 'bitconcatenate' 'p_Result_142' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1198_9 = sext i20 %p_Result_142"   --->   Operation 512 'sext' 'sext_ln1198_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%l_9 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_9, i1 1"   --->   Operation 513 'cttz' 'l_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.88ns)   --->   "%sub_ln1099_9 = sub i32 19, i32 %l_9"   --->   Operation 514 'sub' 'sub_ln1099_9' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln1099_9 = trunc i32 %sub_ln1099_9"   --->   Operation 515 'trunc' 'trunc_ln1099_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln1102_9 = trunc i32 %sub_ln1099_9"   --->   Operation 516 'trunc' 'trunc_ln1102_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln1098_9 = trunc i32 %l_9"   --->   Operation 517 'trunc' 'trunc_ln1098_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%or_ln1090_9 = or i17 %empty_38, i17 10"   --->   Operation 518 'or' 'or_ln1090_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln1090_10 = zext i17 %or_ln1090_9"   --->   Operation 519 'zext' 'zext_ln1090_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%out_local_V_addr_10 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_10"   --->   Operation 520 'getelementptr' 'out_local_V_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_10 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_10"   --->   Operation 521 'getelementptr' 'out_local_V_1_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 522 [2/2] (1.24ns)   --->   "%out_local_V_load_10 = load i17 %out_local_V_addr_10"   --->   Operation 522 'load' 'out_local_V_load_10' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_7 : Operation 523 [2/2] (1.24ns)   --->   "%out_local_V_1_load_10 = load i17 %out_local_V_1_addr_10"   --->   Operation 523 'load' 'out_local_V_1_load_10' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%or_ln1090_10 = or i17 %empty_38, i17 11"   --->   Operation 524 'or' 'or_ln1090_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1090_11 = zext i17 %or_ln1090_10"   --->   Operation 525 'zext' 'zext_ln1090_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%out_local_V_addr_11 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_11"   --->   Operation 526 'getelementptr' 'out_local_V_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_11 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_11"   --->   Operation 527 'getelementptr' 'out_local_V_1_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 528 [2/2] (1.24ns)   --->   "%out_local_V_load_11 = load i17 %out_local_V_addr_11"   --->   Operation 528 'load' 'out_local_V_load_11' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_7 : Operation 529 [2/2] (1.24ns)   --->   "%out_local_V_1_load_11 = load i17 %out_local_V_1_addr_11"   --->   Operation 529 'load' 'out_local_V_1_load_11' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i63 %m_93"   --->   Operation 530 'zext' 'zext_ln1117_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.30ns)   --->   "%select_ln1098_6 = select i1 %p_Result_46, i8 127, i8 126"   --->   Operation 531 'select' 'select_ln1098_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_6 = sub i8 13, i8 %trunc_ln1098_6"   --->   Operation 532 'sub' 'sub_ln1119_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 533 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_6 = add i8 %sub_ln1119_6, i8 %select_ln1098_6"   --->   Operation 533 'add' 'add_ln1124_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_131, i8 %add_ln1124_6"   --->   Operation 534 'bitconcatenate' 'tmp_10' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_8 : Operation 535 [1/1] (0.00ns)   --->   "%p_Result_133 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_6, i9 %tmp_10, i32 23, i32 31"   --->   Operation 535 'partset' 'p_Result_133' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "%LD_6 = trunc i64 %p_Result_133"   --->   Operation 536 'trunc' 'LD_6' <Predicate = (!tmp & !icmp_ln1090_6)> <Delay = 0.00>
ST_8 : Operation 537 [1/1] (0.22ns)   --->   "%select_ln1090_6 = select i1 %icmp_ln1090_6, i32 0, i32 %LD_6"   --->   Operation 537 'select' 'select_ln1090_6' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i63 %m_94"   --->   Operation 538 'zext' 'zext_ln1117_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_8 : Operation 539 [1/1] (0.30ns)   --->   "%select_ln1098_7 = select i1 %p_Result_53, i8 127, i8 126"   --->   Operation 539 'select' 'select_ln1098_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_7 = sub i8 13, i8 %trunc_ln1098_7"   --->   Operation 540 'sub' 'sub_ln1119_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 541 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_7 = add i8 %sub_ln1119_7, i8 %select_ln1098_7"   --->   Operation 541 'add' 'add_ln1124_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_134, i8 %add_ln1124_7"   --->   Operation 542 'bitconcatenate' 'tmp_11' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_8 : Operation 543 [1/1] (0.00ns)   --->   "%p_Result_136 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_7, i9 %tmp_11, i32 23, i32 31"   --->   Operation 543 'partset' 'p_Result_136' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_8 : Operation 544 [1/1] (0.00ns)   --->   "%LD_7 = trunc i64 %p_Result_136"   --->   Operation 544 'trunc' 'LD_7' <Predicate = (!tmp & !icmp_ln1090_7)> <Delay = 0.00>
ST_8 : Operation 545 [1/1] (0.22ns)   --->   "%select_ln1090_7 = select i1 %icmp_ln1090_7, i32 0, i32 %LD_7"   --->   Operation 545 'select' 'select_ln1090_7' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 546 [1/1] (0.88ns)   --->   "%lsb_index_8 = add i32 %sub_ln1099_8, i32 4294967272"   --->   Operation 546 'add' 'lsb_index_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_8, i32 1, i32 31"   --->   Operation 547 'partselect' 'tmp_51' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 548 [1/1] (0.84ns)   --->   "%icmp_ln1101_8 = icmp_sgt  i31 %tmp_51, i31 0"   --->   Operation 548 'icmp' 'icmp_ln1101_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 549 [1/1] (0.70ns)   --->   "%sub_ln1102_8 = sub i5 12, i5 %trunc_ln1102_8"   --->   Operation 549 'sub' 'sub_ln1102_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_8)   --->   "%zext_ln1102_8 = zext i5 %sub_ln1102_8"   --->   Operation 550 'zext' 'zext_ln1102_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_8)   --->   "%lshr_ln1102_8 = lshr i19 524287, i19 %zext_ln1102_8"   --->   Operation 551 'lshr' 'lshr_ln1102_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_8)   --->   "%p_Result_59 = and i19 %tmp_V_40, i19 %lshr_ln1102_8"   --->   Operation 552 'and' 'p_Result_59' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 553 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_8 = icmp_ne  i19 %p_Result_59, i19 0"   --->   Operation 553 'icmp' 'icmp_ln1102_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_8)   --->   "%a_8 = and i1 %icmp_ln1101_8, i1 %icmp_ln1102_8"   --->   Operation 554 'and' 'a_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_8)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_8, i32 31"   --->   Operation 555 'bitselect' 'tmp_52' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_8)   --->   "%xor_ln1104_8 = xor i1 %tmp_52, i1 1"   --->   Operation 556 'xor' 'xor_ln1104_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 557 [1/1] (0.80ns)   --->   "%add_ln1104_8 = add i19 %trunc_ln1099_8, i19 524264"   --->   Operation 557 'add' 'add_ln1104_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_8)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_40, i19 %add_ln1104_8"   --->   Operation 558 'bitselect' 'p_Result_60' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_8)   --->   "%and_ln1104_8 = and i1 %p_Result_60, i1 %xor_ln1104_8"   --->   Operation 559 'and' 'and_ln1104_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_8)   --->   "%or_ln1104_22 = or i1 %and_ln1104_8, i1 %a_8"   --->   Operation 560 'or' 'or_ln1104_22' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 561 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_8 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_22"   --->   Operation 561 'bitconcatenate' 'or_ln1104_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.12>
ST_8 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1112_8 = zext i19 %tmp_V_40"   --->   Operation 562 'zext' 'zext_ln1112_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 563 [1/1] (0.85ns)   --->   "%icmp_ln1113_8 = icmp_sgt  i32 %lsb_index_8, i32 0"   --->   Operation 563 'icmp' 'icmp_ln1113_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 564 [1/1] (0.88ns)   --->   "%add_ln1113_8 = add i32 %sub_ln1099_8, i32 4294967271"   --->   Operation 564 'add' 'add_ln1113_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%zext_ln1113_8 = zext i32 %add_ln1113_8"   --->   Operation 565 'zext' 'zext_ln1113_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%lshr_ln1113_8 = lshr i64 %zext_ln1112_8, i64 %zext_ln1113_8"   --->   Operation 566 'lshr' 'lshr_ln1113_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 567 [1/1] (0.88ns)   --->   "%sub_ln1114_8 = sub i32 25, i32 %sub_ln1099_8"   --->   Operation 567 'sub' 'sub_ln1114_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%zext_ln1114_8 = zext i32 %sub_ln1114_8"   --->   Operation 568 'zext' 'zext_ln1114_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%shl_ln1114_8 = shl i64 %zext_ln1112_8, i64 %zext_ln1114_8"   --->   Operation 569 'shl' 'shl_ln1114_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%m_49 = select i1 %icmp_ln1113_8, i64 %lshr_ln1113_8, i64 %shl_ln1114_8"   --->   Operation 570 'select' 'm_49' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%zext_ln1116_8 = zext i2 %or_ln1104_8"   --->   Operation 571 'zext' 'zext_ln1116_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 572 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_50 = add i64 %m_49, i64 %zext_ln1116_8"   --->   Operation 572 'add' 'm_50' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 573 [1/1] (0.00ns)   --->   "%m_95 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_50, i32 1, i32 63"   --->   Operation 573 'partselect' 'm_95' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 574 [1/1] (0.00ns)   --->   "%p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_50, i32 25"   --->   Operation 574 'bitselect' 'p_Result_61' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_8 : Operation 575 [1/1] (0.88ns)   --->   "%lsb_index_9 = add i32 %sub_ln1099_9, i32 4294967272"   --->   Operation 575 'add' 'lsb_index_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_9, i32 1, i32 31"   --->   Operation 576 'partselect' 'tmp_55' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 577 [1/1] (0.84ns)   --->   "%icmp_ln1101_9 = icmp_sgt  i31 %tmp_55, i31 0"   --->   Operation 577 'icmp' 'icmp_ln1101_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 578 [1/1] (0.70ns)   --->   "%sub_ln1102_9 = sub i5 12, i5 %trunc_ln1102_9"   --->   Operation 578 'sub' 'sub_ln1102_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_9)   --->   "%zext_ln1102_9 = zext i5 %sub_ln1102_9"   --->   Operation 579 'zext' 'zext_ln1102_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_9)   --->   "%lshr_ln1102_9 = lshr i19 524287, i19 %zext_ln1102_9"   --->   Operation 580 'lshr' 'lshr_ln1102_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_9)   --->   "%p_Result_66 = and i19 %tmp_V_41, i19 %lshr_ln1102_9"   --->   Operation 581 'and' 'p_Result_66' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 582 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_9 = icmp_ne  i19 %p_Result_66, i19 0"   --->   Operation 582 'icmp' 'icmp_ln1102_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_9)   --->   "%a_9 = and i1 %icmp_ln1101_9, i1 %icmp_ln1102_9"   --->   Operation 583 'and' 'a_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_9)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_9, i32 31"   --->   Operation 584 'bitselect' 'tmp_56' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_9)   --->   "%xor_ln1104_9 = xor i1 %tmp_56, i1 1"   --->   Operation 585 'xor' 'xor_ln1104_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 586 [1/1] (0.80ns)   --->   "%add_ln1104_9 = add i19 %trunc_ln1099_9, i19 524264"   --->   Operation 586 'add' 'add_ln1104_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_9)   --->   "%p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_41, i19 %add_ln1104_9"   --->   Operation 587 'bitselect' 'p_Result_67' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_9)   --->   "%and_ln1104_9 = and i1 %p_Result_67, i1 %xor_ln1104_9"   --->   Operation 588 'and' 'and_ln1104_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_9)   --->   "%or_ln1104_23 = or i1 %and_ln1104_9, i1 %a_9"   --->   Operation 589 'or' 'or_ln1104_23' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 590 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_9 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_23"   --->   Operation 590 'bitconcatenate' 'or_ln1104_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.12>
ST_8 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln1112_9 = zext i19 %tmp_V_41"   --->   Operation 591 'zext' 'zext_ln1112_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 592 [1/1] (0.85ns)   --->   "%icmp_ln1113_9 = icmp_sgt  i32 %lsb_index_9, i32 0"   --->   Operation 592 'icmp' 'icmp_ln1113_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 593 [1/1] (0.88ns)   --->   "%add_ln1113_9 = add i32 %sub_ln1099_9, i32 4294967271"   --->   Operation 593 'add' 'add_ln1113_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node m_55)   --->   "%zext_ln1113_9 = zext i32 %add_ln1113_9"   --->   Operation 594 'zext' 'zext_ln1113_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node m_55)   --->   "%lshr_ln1113_9 = lshr i64 %zext_ln1112_9, i64 %zext_ln1113_9"   --->   Operation 595 'lshr' 'lshr_ln1113_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 596 [1/1] (0.88ns)   --->   "%sub_ln1114_9 = sub i32 25, i32 %sub_ln1099_9"   --->   Operation 596 'sub' 'sub_ln1114_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node m_55)   --->   "%zext_ln1114_9 = zext i32 %sub_ln1114_9"   --->   Operation 597 'zext' 'zext_ln1114_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node m_55)   --->   "%shl_ln1114_9 = shl i64 %zext_ln1112_9, i64 %zext_ln1114_9"   --->   Operation 598 'shl' 'shl_ln1114_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node m_55)   --->   "%m_54 = select i1 %icmp_ln1113_9, i64 %lshr_ln1113_9, i64 %shl_ln1114_9"   --->   Operation 599 'select' 'm_54' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node m_55)   --->   "%zext_ln1116_9 = zext i2 %or_ln1104_9"   --->   Operation 600 'zext' 'zext_ln1116_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 601 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_55 = add i64 %m_54, i64 %zext_ln1116_9"   --->   Operation 601 'add' 'm_55' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 602 [1/1] (0.00ns)   --->   "%m_96 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_55, i32 1, i32 63"   --->   Operation 602 'partselect' 'm_96' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 603 [1/1] (0.00ns)   --->   "%p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_55, i32 25"   --->   Operation 603 'bitselect' 'p_Result_68' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_8 : Operation 604 [1/2] (1.24ns)   --->   "%out_local_V_load_10 = load i17 %out_local_V_addr_10"   --->   Operation 604 'load' 'out_local_V_load_10' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_8 : Operation 605 [1/2] (1.24ns)   --->   "%out_local_V_1_load_10 = load i17 %out_local_V_1_addr_10"   --->   Operation 605 'load' 'out_local_V_1_load_10' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_8 : Operation 606 [1/1] (0.38ns)   --->   "%p_Val2_30 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_10, i19 %out_local_V_1_load_10, i1 %tmp_1"   --->   Operation 606 'mux' 'p_Val2_30' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 607 [1/1] (0.71ns)   --->   "%icmp_ln1090_10 = icmp_eq  i19 %p_Val2_30, i19 0"   --->   Operation 607 'icmp' 'icmp_ln1090_10' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 608 [1/1] (0.00ns)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_30, i32 18"   --->   Operation 608 'bitselect' 'p_Result_144' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 609 [1/1] (0.80ns)   --->   "%tmp_V_20 = sub i19 0, i19 %p_Val2_30"   --->   Operation 609 'sub' 'tmp_V_20' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 610 [1/1] (0.31ns)   --->   "%tmp_V_42 = select i1 %p_Result_144, i19 %tmp_V_20, i19 %p_Val2_30"   --->   Operation 610 'select' 'tmp_V_42' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 611 [1/1] (0.00ns)   --->   "%p_Result_71 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_42, i32 18, i32 0"   --->   Operation 611 'partselect' 'p_Result_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 612 [1/1] (0.00ns)   --->   "%p_Result_145 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_71"   --->   Operation 612 'bitconcatenate' 'p_Result_145' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1198_10 = sext i20 %p_Result_145"   --->   Operation 613 'sext' 'sext_ln1198_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%l_10 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_10, i1 1"   --->   Operation 614 'cttz' 'l_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.88ns)   --->   "%sub_ln1099_10 = sub i32 19, i32 %l_10"   --->   Operation 615 'sub' 'sub_ln1099_10' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln1099_10 = trunc i32 %sub_ln1099_10"   --->   Operation 616 'trunc' 'trunc_ln1099_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln1102_10 = trunc i32 %sub_ln1099_10"   --->   Operation 617 'trunc' 'trunc_ln1102_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln1098_10 = trunc i32 %l_10"   --->   Operation 618 'trunc' 'trunc_ln1098_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 619 [1/2] (1.24ns)   --->   "%out_local_V_load_11 = load i17 %out_local_V_addr_11"   --->   Operation 619 'load' 'out_local_V_load_11' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_8 : Operation 620 [1/2] (1.24ns)   --->   "%out_local_V_1_load_11 = load i17 %out_local_V_1_addr_11"   --->   Operation 620 'load' 'out_local_V_1_load_11' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_8 : Operation 621 [1/1] (0.38ns)   --->   "%p_Val2_33 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_11, i19 %out_local_V_1_load_11, i1 %tmp_1"   --->   Operation 621 'mux' 'p_Val2_33' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 622 [1/1] (0.71ns)   --->   "%icmp_ln1090_11 = icmp_eq  i19 %p_Val2_33, i19 0"   --->   Operation 622 'icmp' 'icmp_ln1090_11' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_33, i32 18"   --->   Operation 623 'bitselect' 'p_Result_147' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.80ns)   --->   "%tmp_V_22 = sub i19 0, i19 %p_Val2_33"   --->   Operation 624 'sub' 'tmp_V_22' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 625 [1/1] (0.31ns)   --->   "%tmp_V_43 = select i1 %p_Result_147, i19 %tmp_V_22, i19 %p_Val2_33"   --->   Operation 625 'select' 'tmp_V_43' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%p_Result_78 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_43, i32 18, i32 0"   --->   Operation 626 'partselect' 'p_Result_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%p_Result_148 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_78"   --->   Operation 627 'bitconcatenate' 'p_Result_148' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1198_11 = sext i20 %p_Result_148"   --->   Operation 628 'sext' 'sext_ln1198_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%l_11 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_11, i1 1"   --->   Operation 629 'cttz' 'l_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 630 [1/1] (0.88ns)   --->   "%sub_ln1099_11 = sub i32 19, i32 %l_11"   --->   Operation 630 'sub' 'sub_ln1099_11' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln1099_11 = trunc i32 %sub_ln1099_11"   --->   Operation 631 'trunc' 'trunc_ln1099_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln1102_11 = trunc i32 %sub_ln1099_11"   --->   Operation 632 'trunc' 'trunc_ln1102_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln1098_11 = trunc i32 %l_11"   --->   Operation 633 'trunc' 'trunc_ln1098_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln1090_11 = or i17 %empty_38, i17 12"   --->   Operation 634 'or' 'or_ln1090_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1090_12 = zext i17 %or_ln1090_11"   --->   Operation 635 'zext' 'zext_ln1090_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 636 [1/1] (0.00ns)   --->   "%out_local_V_addr_12 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_12"   --->   Operation 636 'getelementptr' 'out_local_V_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_12 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_12"   --->   Operation 637 'getelementptr' 'out_local_V_1_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 638 [2/2] (1.24ns)   --->   "%out_local_V_load_12 = load i17 %out_local_V_addr_12"   --->   Operation 638 'load' 'out_local_V_load_12' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_8 : Operation 639 [2/2] (1.24ns)   --->   "%out_local_V_1_load_12 = load i17 %out_local_V_1_addr_12"   --->   Operation 639 'load' 'out_local_V_1_load_12' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_8 : Operation 640 [1/1] (0.00ns)   --->   "%or_ln1090_12 = or i17 %empty_38, i17 13"   --->   Operation 640 'or' 'or_ln1090_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln1090_13 = zext i17 %or_ln1090_12"   --->   Operation 641 'zext' 'zext_ln1090_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.00ns)   --->   "%out_local_V_addr_13 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_13"   --->   Operation 642 'getelementptr' 'out_local_V_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_13 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_13"   --->   Operation 643 'getelementptr' 'out_local_V_1_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 644 [2/2] (1.24ns)   --->   "%out_local_V_load_13 = load i17 %out_local_V_addr_13"   --->   Operation 644 'load' 'out_local_V_load_13' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_8 : Operation 645 [2/2] (1.24ns)   --->   "%out_local_V_1_load_13 = load i17 %out_local_V_1_addr_13"   --->   Operation 645 'load' 'out_local_V_1_load_13' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 646 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem1"   --->   Operation 646 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 647 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i256 %gmem1, i64 %sext_ln90_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90]   --->   Operation 647 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 648 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 648 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 649 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 649 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 650 [1/1] (0.00ns)   --->   "%p_Result_137 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln1090_7, i32 %select_ln1090_6, i32 %select_ln1090_5, i32 %select_ln1090_4, i32 %select_ln1090_3, i32 %select_ln1090_2, i32 %select_ln1090_1, i32 %select_ln1090"   --->   Operation 650 'bitconcatenate' 'p_Result_137' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i63 %m_95"   --->   Operation 651 'zext' 'zext_ln1117_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_9 : Operation 652 [1/1] (0.30ns)   --->   "%select_ln1098_8 = select i1 %p_Result_61, i8 127, i8 126"   --->   Operation 652 'select' 'select_ln1098_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_8 = sub i8 13, i8 %trunc_ln1098_8"   --->   Operation 653 'sub' 'sub_ln1119_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 654 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_8 = add i8 %sub_ln1119_8, i8 %select_ln1098_8"   --->   Operation 654 'add' 'add_ln1124_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_138, i8 %add_ln1124_8"   --->   Operation 655 'bitconcatenate' 'tmp_12' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_9 : Operation 656 [1/1] (0.00ns)   --->   "%p_Result_140 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_8, i9 %tmp_12, i32 23, i32 31"   --->   Operation 656 'partset' 'p_Result_140' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_9 : Operation 657 [1/1] (0.00ns)   --->   "%LD_8 = trunc i64 %p_Result_140"   --->   Operation 657 'trunc' 'LD_8' <Predicate = (!tmp & !icmp_ln1090_8)> <Delay = 0.00>
ST_9 : Operation 658 [1/1] (0.22ns)   --->   "%select_ln1090_8 = select i1 %icmp_ln1090_8, i32 0, i32 %LD_8"   --->   Operation 658 'select' 'select_ln1090_8' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i63 %m_96"   --->   Operation 659 'zext' 'zext_ln1117_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_9 : Operation 660 [1/1] (0.30ns)   --->   "%select_ln1098_9 = select i1 %p_Result_68, i8 127, i8 126"   --->   Operation 660 'select' 'select_ln1098_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_9 = sub i8 13, i8 %trunc_ln1098_9"   --->   Operation 661 'sub' 'sub_ln1119_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 662 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_9 = add i8 %sub_ln1119_9, i8 %select_ln1098_9"   --->   Operation 662 'add' 'add_ln1124_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_141, i8 %add_ln1124_9"   --->   Operation 663 'bitconcatenate' 'tmp_13' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_9 : Operation 664 [1/1] (0.00ns)   --->   "%p_Result_143 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_9, i9 %tmp_13, i32 23, i32 31"   --->   Operation 664 'partset' 'p_Result_143' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_9 : Operation 665 [1/1] (0.00ns)   --->   "%LD_9 = trunc i64 %p_Result_143"   --->   Operation 665 'trunc' 'LD_9' <Predicate = (!tmp & !icmp_ln1090_9)> <Delay = 0.00>
ST_9 : Operation 666 [1/1] (0.22ns)   --->   "%select_ln1090_9 = select i1 %icmp_ln1090_9, i32 0, i32 %LD_9"   --->   Operation 666 'select' 'select_ln1090_9' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 667 [1/1] (0.88ns)   --->   "%lsb_index_10 = add i32 %sub_ln1099_10, i32 4294967272"   --->   Operation 667 'add' 'lsb_index_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_10, i32 1, i32 31"   --->   Operation 668 'partselect' 'tmp_59' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 669 [1/1] (0.84ns)   --->   "%icmp_ln1101_10 = icmp_sgt  i31 %tmp_59, i31 0"   --->   Operation 669 'icmp' 'icmp_ln1101_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 670 [1/1] (0.70ns)   --->   "%sub_ln1102_10 = sub i5 12, i5 %trunc_ln1102_10"   --->   Operation 670 'sub' 'sub_ln1102_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_10)   --->   "%zext_ln1102_10 = zext i5 %sub_ln1102_10"   --->   Operation 671 'zext' 'zext_ln1102_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_10)   --->   "%lshr_ln1102_10 = lshr i19 524287, i19 %zext_ln1102_10"   --->   Operation 672 'lshr' 'lshr_ln1102_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_10)   --->   "%p_Result_73 = and i19 %tmp_V_42, i19 %lshr_ln1102_10"   --->   Operation 673 'and' 'p_Result_73' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 674 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_10 = icmp_ne  i19 %p_Result_73, i19 0"   --->   Operation 674 'icmp' 'icmp_ln1102_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_s)   --->   "%a_10 = and i1 %icmp_ln1101_10, i1 %icmp_ln1102_10"   --->   Operation 675 'and' 'a_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_s)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_10, i32 31"   --->   Operation 676 'bitselect' 'tmp_60' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_s)   --->   "%xor_ln1104_10 = xor i1 %tmp_60, i1 1"   --->   Operation 677 'xor' 'xor_ln1104_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 678 [1/1] (0.80ns)   --->   "%add_ln1104_10 = add i19 %trunc_ln1099_10, i19 524264"   --->   Operation 678 'add' 'add_ln1104_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_s)   --->   "%p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_42, i19 %add_ln1104_10"   --->   Operation 679 'bitselect' 'p_Result_74' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_s)   --->   "%and_ln1104_10 = and i1 %p_Result_74, i1 %xor_ln1104_10"   --->   Operation 680 'and' 'and_ln1104_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_s)   --->   "%or_ln1104_24 = or i1 %and_ln1104_10, i1 %a_10"   --->   Operation 681 'or' 'or_ln1104_24' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 682 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_24"   --->   Operation 682 'bitconcatenate' 'or_ln1104_s' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.12>
ST_9 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln1112_10 = zext i19 %tmp_V_42"   --->   Operation 683 'zext' 'zext_ln1112_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 684 [1/1] (0.85ns)   --->   "%icmp_ln1113_10 = icmp_sgt  i32 %lsb_index_10, i32 0"   --->   Operation 684 'icmp' 'icmp_ln1113_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 685 [1/1] (0.88ns)   --->   "%add_ln1113_10 = add i32 %sub_ln1099_10, i32 4294967271"   --->   Operation 685 'add' 'add_ln1113_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node m_60)   --->   "%zext_ln1113_10 = zext i32 %add_ln1113_10"   --->   Operation 686 'zext' 'zext_ln1113_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node m_60)   --->   "%lshr_ln1113_10 = lshr i64 %zext_ln1112_10, i64 %zext_ln1113_10"   --->   Operation 687 'lshr' 'lshr_ln1113_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 688 [1/1] (0.88ns)   --->   "%sub_ln1114_10 = sub i32 25, i32 %sub_ln1099_10"   --->   Operation 688 'sub' 'sub_ln1114_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node m_60)   --->   "%zext_ln1114_10 = zext i32 %sub_ln1114_10"   --->   Operation 689 'zext' 'zext_ln1114_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node m_60)   --->   "%shl_ln1114_10 = shl i64 %zext_ln1112_10, i64 %zext_ln1114_10"   --->   Operation 690 'shl' 'shl_ln1114_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node m_60)   --->   "%m_59 = select i1 %icmp_ln1113_10, i64 %lshr_ln1113_10, i64 %shl_ln1114_10"   --->   Operation 691 'select' 'm_59' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node m_60)   --->   "%zext_ln1116_10 = zext i2 %or_ln1104_s"   --->   Operation 692 'zext' 'zext_ln1116_10' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 693 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_60 = add i64 %m_59, i64 %zext_ln1116_10"   --->   Operation 693 'add' 'm_60' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 694 [1/1] (0.00ns)   --->   "%m_97 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_60, i32 1, i32 63"   --->   Operation 694 'partselect' 'm_97' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 695 [1/1] (0.00ns)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_60, i32 25"   --->   Operation 695 'bitselect' 'p_Result_75' <Predicate = (!tmp & !icmp_ln1090_10)> <Delay = 0.00>
ST_9 : Operation 696 [1/1] (0.88ns)   --->   "%lsb_index_11 = add i32 %sub_ln1099_11, i32 4294967272"   --->   Operation 696 'add' 'lsb_index_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_11, i32 1, i32 31"   --->   Operation 697 'partselect' 'tmp_63' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 698 [1/1] (0.84ns)   --->   "%icmp_ln1101_11 = icmp_sgt  i31 %tmp_63, i31 0"   --->   Operation 698 'icmp' 'icmp_ln1101_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 699 [1/1] (0.70ns)   --->   "%sub_ln1102_11 = sub i5 12, i5 %trunc_ln1102_11"   --->   Operation 699 'sub' 'sub_ln1102_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_11)   --->   "%zext_ln1102_11 = zext i5 %sub_ln1102_11"   --->   Operation 700 'zext' 'zext_ln1102_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_11)   --->   "%lshr_ln1102_11 = lshr i19 524287, i19 %zext_ln1102_11"   --->   Operation 701 'lshr' 'lshr_ln1102_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_11)   --->   "%p_Result_80 = and i19 %tmp_V_43, i19 %lshr_ln1102_11"   --->   Operation 702 'and' 'p_Result_80' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 703 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_11 = icmp_ne  i19 %p_Result_80, i19 0"   --->   Operation 703 'icmp' 'icmp_ln1102_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_10)   --->   "%a_11 = and i1 %icmp_ln1101_11, i1 %icmp_ln1102_11"   --->   Operation 704 'and' 'a_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_10)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_11, i32 31"   --->   Operation 705 'bitselect' 'tmp_64' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_10)   --->   "%xor_ln1104_11 = xor i1 %tmp_64, i1 1"   --->   Operation 706 'xor' 'xor_ln1104_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 707 [1/1] (0.80ns)   --->   "%add_ln1104_11 = add i19 %trunc_ln1099_11, i19 524264"   --->   Operation 707 'add' 'add_ln1104_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_10)   --->   "%p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_43, i19 %add_ln1104_11"   --->   Operation 708 'bitselect' 'p_Result_81' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_10)   --->   "%and_ln1104_11 = and i1 %p_Result_81, i1 %xor_ln1104_11"   --->   Operation 709 'and' 'and_ln1104_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_10)   --->   "%or_ln1104_25 = or i1 %and_ln1104_11, i1 %a_11"   --->   Operation 710 'or' 'or_ln1104_25' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 711 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_10 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_25"   --->   Operation 711 'bitconcatenate' 'or_ln1104_10' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.12>
ST_9 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln1112_11 = zext i19 %tmp_V_43"   --->   Operation 712 'zext' 'zext_ln1112_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 713 [1/1] (0.85ns)   --->   "%icmp_ln1113_11 = icmp_sgt  i32 %lsb_index_11, i32 0"   --->   Operation 713 'icmp' 'icmp_ln1113_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 714 [1/1] (0.88ns)   --->   "%add_ln1113_11 = add i32 %sub_ln1099_11, i32 4294967271"   --->   Operation 714 'add' 'add_ln1113_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%zext_ln1113_11 = zext i32 %add_ln1113_11"   --->   Operation 715 'zext' 'zext_ln1113_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%lshr_ln1113_11 = lshr i64 %zext_ln1112_11, i64 %zext_ln1113_11"   --->   Operation 716 'lshr' 'lshr_ln1113_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 717 [1/1] (0.88ns)   --->   "%sub_ln1114_11 = sub i32 25, i32 %sub_ln1099_11"   --->   Operation 717 'sub' 'sub_ln1114_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%zext_ln1114_11 = zext i32 %sub_ln1114_11"   --->   Operation 718 'zext' 'zext_ln1114_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%shl_ln1114_11 = shl i64 %zext_ln1112_11, i64 %zext_ln1114_11"   --->   Operation 719 'shl' 'shl_ln1114_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%m_64 = select i1 %icmp_ln1113_11, i64 %lshr_ln1113_11, i64 %shl_ln1114_11"   --->   Operation 720 'select' 'm_64' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%zext_ln1116_11 = zext i2 %or_ln1104_10"   --->   Operation 721 'zext' 'zext_ln1116_11' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_65 = add i64 %m_64, i64 %zext_ln1116_11"   --->   Operation 722 'add' 'm_65' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%m_98 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_65, i32 1, i32 63"   --->   Operation 723 'partselect' 'm_98' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (0.00ns)   --->   "%p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_65, i32 25"   --->   Operation 724 'bitselect' 'p_Result_82' <Predicate = (!tmp & !icmp_ln1090_11)> <Delay = 0.00>
ST_9 : Operation 725 [1/2] (1.24ns)   --->   "%out_local_V_load_12 = load i17 %out_local_V_addr_12"   --->   Operation 725 'load' 'out_local_V_load_12' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_9 : Operation 726 [1/2] (1.24ns)   --->   "%out_local_V_1_load_12 = load i17 %out_local_V_1_addr_12"   --->   Operation 726 'load' 'out_local_V_1_load_12' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_9 : Operation 727 [1/1] (0.38ns)   --->   "%p_Val2_36 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_12, i19 %out_local_V_1_load_12, i1 %tmp_1"   --->   Operation 727 'mux' 'p_Val2_36' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 728 [1/1] (0.71ns)   --->   "%icmp_ln1090_12 = icmp_eq  i19 %p_Val2_36, i19 0"   --->   Operation 728 'icmp' 'icmp_ln1090_12' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 729 [1/1] (0.00ns)   --->   "%p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_36, i32 18"   --->   Operation 729 'bitselect' 'p_Result_150' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (0.80ns)   --->   "%tmp_V_24 = sub i19 0, i19 %p_Val2_36"   --->   Operation 730 'sub' 'tmp_V_24' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [1/1] (0.31ns)   --->   "%tmp_V_44 = select i1 %p_Result_150, i19 %tmp_V_24, i19 %p_Val2_36"   --->   Operation 731 'select' 'tmp_V_44' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 732 [1/1] (0.00ns)   --->   "%p_Result_85 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_44, i32 18, i32 0"   --->   Operation 732 'partselect' 'p_Result_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 733 [1/1] (0.00ns)   --->   "%p_Result_151 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_85"   --->   Operation 733 'bitconcatenate' 'p_Result_151' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1198_12 = sext i20 %p_Result_151"   --->   Operation 734 'sext' 'sext_ln1198_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 735 [1/1] (0.00ns)   --->   "%l_12 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_12, i1 1"   --->   Operation 735 'cttz' 'l_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 736 [1/1] (0.88ns)   --->   "%sub_ln1099_12 = sub i32 19, i32 %l_12"   --->   Operation 736 'sub' 'sub_ln1099_12' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln1099_12 = trunc i32 %sub_ln1099_12"   --->   Operation 737 'trunc' 'trunc_ln1099_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln1102_12 = trunc i32 %sub_ln1099_12"   --->   Operation 738 'trunc' 'trunc_ln1102_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln1098_12 = trunc i32 %l_12"   --->   Operation 739 'trunc' 'trunc_ln1098_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 740 [1/2] (1.24ns)   --->   "%out_local_V_load_13 = load i17 %out_local_V_addr_13"   --->   Operation 740 'load' 'out_local_V_load_13' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_9 : Operation 741 [1/2] (1.24ns)   --->   "%out_local_V_1_load_13 = load i17 %out_local_V_1_addr_13"   --->   Operation 741 'load' 'out_local_V_1_load_13' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_9 : Operation 742 [1/1] (0.38ns)   --->   "%p_Val2_39 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_13, i19 %out_local_V_1_load_13, i1 %tmp_1"   --->   Operation 742 'mux' 'p_Val2_39' <Predicate = (!tmp)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [1/1] (0.71ns)   --->   "%icmp_ln1090_13 = icmp_eq  i19 %p_Val2_39, i19 0"   --->   Operation 743 'icmp' 'icmp_ln1090_13' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 744 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_39, i32 18"   --->   Operation 744 'bitselect' 'p_Result_153' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 745 [1/1] (0.80ns)   --->   "%tmp_V_26 = sub i19 0, i19 %p_Val2_39"   --->   Operation 745 'sub' 'tmp_V_26' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 746 [1/1] (0.31ns)   --->   "%tmp_V_45 = select i1 %p_Result_153, i19 %tmp_V_26, i19 %p_Val2_39"   --->   Operation 746 'select' 'tmp_V_45' <Predicate = (!tmp)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 747 [1/1] (0.00ns)   --->   "%p_Result_92 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_45, i32 18, i32 0"   --->   Operation 747 'partselect' 'p_Result_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 748 [1/1] (0.00ns)   --->   "%p_Result_154 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_92"   --->   Operation 748 'bitconcatenate' 'p_Result_154' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1198_13 = sext i20 %p_Result_154"   --->   Operation 749 'sext' 'sext_ln1198_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 750 [1/1] (0.00ns)   --->   "%l_13 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_13, i1 1"   --->   Operation 750 'cttz' 'l_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 751 [1/1] (0.88ns)   --->   "%sub_ln1099_13 = sub i32 19, i32 %l_13"   --->   Operation 751 'sub' 'sub_ln1099_13' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln1099_13 = trunc i32 %sub_ln1099_13"   --->   Operation 752 'trunc' 'trunc_ln1099_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln1102_13 = trunc i32 %sub_ln1099_13"   --->   Operation 753 'trunc' 'trunc_ln1102_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln1098_13 = trunc i32 %l_13"   --->   Operation 754 'trunc' 'trunc_ln1098_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln1090_13 = or i17 %empty_38, i17 14"   --->   Operation 755 'or' 'or_ln1090_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln1090_14 = zext i17 %or_ln1090_13"   --->   Operation 756 'zext' 'zext_ln1090_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 757 [1/1] (0.00ns)   --->   "%out_local_V_addr_14 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_14"   --->   Operation 757 'getelementptr' 'out_local_V_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 758 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_14 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_14"   --->   Operation 758 'getelementptr' 'out_local_V_1_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 759 [2/2] (1.24ns)   --->   "%out_local_V_load_14 = load i17 %out_local_V_addr_14"   --->   Operation 759 'load' 'out_local_V_load_14' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_9 : Operation 760 [2/2] (1.24ns)   --->   "%out_local_V_1_load_14 = load i17 %out_local_V_1_addr_14"   --->   Operation 760 'load' 'out_local_V_1_load_14' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_9 : Operation 761 [1/1] (0.00ns)   --->   "%or_ln1090_14 = or i17 %empty_38, i17 15"   --->   Operation 761 'or' 'or_ln1090_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln1090_15 = zext i17 %or_ln1090_14"   --->   Operation 762 'zext' 'zext_ln1090_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 763 [1/1] (0.00ns)   --->   "%out_local_V_addr_15 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_15"   --->   Operation 763 'getelementptr' 'out_local_V_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 764 [1/1] (0.00ns)   --->   "%out_local_V_1_addr_15 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln1090_15"   --->   Operation 764 'getelementptr' 'out_local_V_1_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 765 [2/2] (1.24ns)   --->   "%out_local_V_load_15 = load i17 %out_local_V_addr_15"   --->   Operation 765 'load' 'out_local_V_load_15' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_9 : Operation 766 [2/2] (1.24ns)   --->   "%out_local_V_1_load_15 = load i17 %out_local_V_1_addr_15"   --->   Operation 766 'load' 'out_local_V_1_load_15' <Predicate = (!tmp)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_9 : Operation 767 [1/1] (0.80ns)   --->   "%add_ln101 = add i19 %counter_load, i19 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:101]   --->   Operation 767 'add' 'add_ln101' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 768 [1/1] (3.65ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem1_addr, i256 %p_Result_137, i32 4294967295" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104]   --->   Operation 768 'write' 'write_ln104' <Predicate = (!tmp)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 769 [1/1] (0.78ns)   --->   "%add_ln90 = add i16 %i_1, i16 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90]   --->   Operation 769 'add' 'add_ln90' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [1/1] (0.38ns)   --->   "%store_ln90 = store i19 %add_ln101, i19 %counter" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90]   --->   Operation 770 'store' 'store_ln90' <Predicate = (!tmp)> <Delay = 0.38>
ST_9 : Operation 771 [1/1] (0.38ns)   --->   "%store_ln90 = store i16 %add_ln90, i16 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90]   --->   Operation 771 'store' 'store_ln90' <Predicate = (!tmp)> <Delay = 0.38>
ST_9 : Operation 970 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 970 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.63>
ST_10 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i63 %m_97"   --->   Operation 772 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln1090_10)> <Delay = 0.00>
ST_10 : Operation 773 [1/1] (0.30ns)   --->   "%select_ln1098_10 = select i1 %p_Result_75, i8 127, i8 126"   --->   Operation 773 'select' 'select_ln1098_10' <Predicate = (!icmp_ln1090_10)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_10 = sub i8 13, i8 %trunc_ln1098_10"   --->   Operation 774 'sub' 'sub_ln1119_10' <Predicate = (!icmp_ln1090_10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 775 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_10 = add i8 %sub_ln1119_10, i8 %select_ln1098_10"   --->   Operation 775 'add' 'add_ln1124_10' <Predicate = (!icmp_ln1090_10)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_144, i8 %add_ln1124_10"   --->   Operation 776 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln1090_10)> <Delay = 0.00>
ST_10 : Operation 777 [1/1] (0.00ns)   --->   "%p_Result_146 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_10, i9 %tmp_14, i32 23, i32 31"   --->   Operation 777 'partset' 'p_Result_146' <Predicate = (!icmp_ln1090_10)> <Delay = 0.00>
ST_10 : Operation 778 [1/1] (0.00ns)   --->   "%LD_10 = trunc i64 %p_Result_146"   --->   Operation 778 'trunc' 'LD_10' <Predicate = (!icmp_ln1090_10)> <Delay = 0.00>
ST_10 : Operation 779 [1/1] (0.22ns)   --->   "%select_ln1090_10 = select i1 %icmp_ln1090_10, i32 0, i32 %LD_10"   --->   Operation 779 'select' 'select_ln1090_10' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i63 %m_98"   --->   Operation 780 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln1090_11)> <Delay = 0.00>
ST_10 : Operation 781 [1/1] (0.30ns)   --->   "%select_ln1098_11 = select i1 %p_Result_82, i8 127, i8 126"   --->   Operation 781 'select' 'select_ln1098_11' <Predicate = (!icmp_ln1090_11)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_11 = sub i8 13, i8 %trunc_ln1098_11"   --->   Operation 782 'sub' 'sub_ln1119_11' <Predicate = (!icmp_ln1090_11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 783 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_11 = add i8 %sub_ln1119_11, i8 %select_ln1098_11"   --->   Operation 783 'add' 'add_ln1124_11' <Predicate = (!icmp_ln1090_11)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_147, i8 %add_ln1124_11"   --->   Operation 784 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln1090_11)> <Delay = 0.00>
ST_10 : Operation 785 [1/1] (0.00ns)   --->   "%p_Result_149 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_11, i9 %tmp_15, i32 23, i32 31"   --->   Operation 785 'partset' 'p_Result_149' <Predicate = (!icmp_ln1090_11)> <Delay = 0.00>
ST_10 : Operation 786 [1/1] (0.00ns)   --->   "%LD_11 = trunc i64 %p_Result_149"   --->   Operation 786 'trunc' 'LD_11' <Predicate = (!icmp_ln1090_11)> <Delay = 0.00>
ST_10 : Operation 787 [1/1] (0.22ns)   --->   "%select_ln1090_11 = select i1 %icmp_ln1090_11, i32 0, i32 %LD_11"   --->   Operation 787 'select' 'select_ln1090_11' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 788 [1/1] (0.88ns)   --->   "%lsb_index_12 = add i32 %sub_ln1099_12, i32 4294967272"   --->   Operation 788 'add' 'lsb_index_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_12, i32 1, i32 31"   --->   Operation 789 'partselect' 'tmp_67' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 790 [1/1] (0.84ns)   --->   "%icmp_ln1101_12 = icmp_sgt  i31 %tmp_67, i31 0"   --->   Operation 790 'icmp' 'icmp_ln1101_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 791 [1/1] (0.70ns)   --->   "%sub_ln1102_12 = sub i5 12, i5 %trunc_ln1102_12"   --->   Operation 791 'sub' 'sub_ln1102_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_12)   --->   "%zext_ln1102_12 = zext i5 %sub_ln1102_12"   --->   Operation 792 'zext' 'zext_ln1102_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_12)   --->   "%lshr_ln1102_12 = lshr i19 524287, i19 %zext_ln1102_12"   --->   Operation 793 'lshr' 'lshr_ln1102_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_12)   --->   "%p_Result_87 = and i19 %tmp_V_44, i19 %lshr_ln1102_12"   --->   Operation 794 'and' 'p_Result_87' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 795 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_12 = icmp_ne  i19 %p_Result_87, i19 0"   --->   Operation 795 'icmp' 'icmp_ln1102_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_11)   --->   "%a_12 = and i1 %icmp_ln1101_12, i1 %icmp_ln1102_12"   --->   Operation 796 'and' 'a_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_11)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_12, i32 31"   --->   Operation 797 'bitselect' 'tmp_68' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_11)   --->   "%xor_ln1104_12 = xor i1 %tmp_68, i1 1"   --->   Operation 798 'xor' 'xor_ln1104_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 799 [1/1] (0.80ns)   --->   "%add_ln1104_12 = add i19 %trunc_ln1099_12, i19 524264"   --->   Operation 799 'add' 'add_ln1104_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_11)   --->   "%p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_44, i19 %add_ln1104_12"   --->   Operation 800 'bitselect' 'p_Result_88' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_11)   --->   "%and_ln1104_12 = and i1 %p_Result_88, i1 %xor_ln1104_12"   --->   Operation 801 'and' 'and_ln1104_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_11)   --->   "%or_ln1104_26 = or i1 %and_ln1104_12, i1 %a_12"   --->   Operation 802 'or' 'or_ln1104_26' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 803 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_11 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_26"   --->   Operation 803 'bitconcatenate' 'or_ln1104_11' <Predicate = (!icmp_ln1090_12)> <Delay = 0.12>
ST_10 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln1112_12 = zext i19 %tmp_V_44"   --->   Operation 804 'zext' 'zext_ln1112_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 805 [1/1] (0.85ns)   --->   "%icmp_ln1113_12 = icmp_sgt  i32 %lsb_index_12, i32 0"   --->   Operation 805 'icmp' 'icmp_ln1113_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 806 [1/1] (0.88ns)   --->   "%add_ln1113_12 = add i32 %sub_ln1099_12, i32 4294967271"   --->   Operation 806 'add' 'add_ln1113_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node m_70)   --->   "%zext_ln1113_12 = zext i32 %add_ln1113_12"   --->   Operation 807 'zext' 'zext_ln1113_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node m_70)   --->   "%lshr_ln1113_12 = lshr i64 %zext_ln1112_12, i64 %zext_ln1113_12"   --->   Operation 808 'lshr' 'lshr_ln1113_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 809 [1/1] (0.88ns)   --->   "%sub_ln1114_12 = sub i32 25, i32 %sub_ln1099_12"   --->   Operation 809 'sub' 'sub_ln1114_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node m_70)   --->   "%zext_ln1114_12 = zext i32 %sub_ln1114_12"   --->   Operation 810 'zext' 'zext_ln1114_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node m_70)   --->   "%shl_ln1114_12 = shl i64 %zext_ln1112_12, i64 %zext_ln1114_12"   --->   Operation 811 'shl' 'shl_ln1114_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node m_70)   --->   "%m_69 = select i1 %icmp_ln1113_12, i64 %lshr_ln1113_12, i64 %shl_ln1114_12"   --->   Operation 812 'select' 'm_69' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node m_70)   --->   "%zext_ln1116_12 = zext i2 %or_ln1104_11"   --->   Operation 813 'zext' 'zext_ln1116_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 814 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_70 = add i64 %m_69, i64 %zext_ln1116_12"   --->   Operation 814 'add' 'm_70' <Predicate = (!icmp_ln1090_12)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 815 [1/1] (0.00ns)   --->   "%m_99 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_70, i32 1, i32 63"   --->   Operation 815 'partselect' 'm_99' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 816 [1/1] (0.00ns)   --->   "%p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_70, i32 25"   --->   Operation 816 'bitselect' 'p_Result_89' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_10 : Operation 817 [1/1] (0.88ns)   --->   "%lsb_index_13 = add i32 %sub_ln1099_13, i32 4294967272"   --->   Operation 817 'add' 'lsb_index_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_13, i32 1, i32 31"   --->   Operation 818 'partselect' 'tmp_71' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 819 [1/1] (0.84ns)   --->   "%icmp_ln1101_13 = icmp_sgt  i31 %tmp_71, i31 0"   --->   Operation 819 'icmp' 'icmp_ln1101_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [1/1] (0.70ns)   --->   "%sub_ln1102_13 = sub i5 12, i5 %trunc_ln1102_13"   --->   Operation 820 'sub' 'sub_ln1102_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_13)   --->   "%zext_ln1102_13 = zext i5 %sub_ln1102_13"   --->   Operation 821 'zext' 'zext_ln1102_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_13)   --->   "%lshr_ln1102_13 = lshr i19 524287, i19 %zext_ln1102_13"   --->   Operation 822 'lshr' 'lshr_ln1102_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_13)   --->   "%p_Result_94 = and i19 %tmp_V_45, i19 %lshr_ln1102_13"   --->   Operation 823 'and' 'p_Result_94' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_13 = icmp_ne  i19 %p_Result_94, i19 0"   --->   Operation 824 'icmp' 'icmp_ln1102_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_12)   --->   "%a_13 = and i1 %icmp_ln1101_13, i1 %icmp_ln1102_13"   --->   Operation 825 'and' 'a_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_12)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_13, i32 31"   --->   Operation 826 'bitselect' 'tmp_72' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_12)   --->   "%xor_ln1104_13 = xor i1 %tmp_72, i1 1"   --->   Operation 827 'xor' 'xor_ln1104_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 828 [1/1] (0.80ns)   --->   "%add_ln1104_13 = add i19 %trunc_ln1099_13, i19 524264"   --->   Operation 828 'add' 'add_ln1104_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_12)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_45, i19 %add_ln1104_13"   --->   Operation 829 'bitselect' 'p_Result_95' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_12)   --->   "%and_ln1104_13 = and i1 %p_Result_95, i1 %xor_ln1104_13"   --->   Operation 830 'and' 'and_ln1104_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_12)   --->   "%or_ln1104_27 = or i1 %and_ln1104_13, i1 %a_13"   --->   Operation 831 'or' 'or_ln1104_27' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 832 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_12 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_27"   --->   Operation 832 'bitconcatenate' 'or_ln1104_12' <Predicate = (!icmp_ln1090_13)> <Delay = 0.12>
ST_10 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln1112_13 = zext i19 %tmp_V_45"   --->   Operation 833 'zext' 'zext_ln1112_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 834 [1/1] (0.85ns)   --->   "%icmp_ln1113_13 = icmp_sgt  i32 %lsb_index_13, i32 0"   --->   Operation 834 'icmp' 'icmp_ln1113_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 835 [1/1] (0.88ns)   --->   "%add_ln1113_13 = add i32 %sub_ln1099_13, i32 4294967271"   --->   Operation 835 'add' 'add_ln1113_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node m_75)   --->   "%zext_ln1113_13 = zext i32 %add_ln1113_13"   --->   Operation 836 'zext' 'zext_ln1113_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node m_75)   --->   "%lshr_ln1113_13 = lshr i64 %zext_ln1112_13, i64 %zext_ln1113_13"   --->   Operation 837 'lshr' 'lshr_ln1113_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 838 [1/1] (0.88ns)   --->   "%sub_ln1114_13 = sub i32 25, i32 %sub_ln1099_13"   --->   Operation 838 'sub' 'sub_ln1114_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node m_75)   --->   "%zext_ln1114_13 = zext i32 %sub_ln1114_13"   --->   Operation 839 'zext' 'zext_ln1114_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node m_75)   --->   "%shl_ln1114_13 = shl i64 %zext_ln1112_13, i64 %zext_ln1114_13"   --->   Operation 840 'shl' 'shl_ln1114_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node m_75)   --->   "%m_74 = select i1 %icmp_ln1113_13, i64 %lshr_ln1113_13, i64 %shl_ln1114_13"   --->   Operation 841 'select' 'm_74' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node m_75)   --->   "%zext_ln1116_13 = zext i2 %or_ln1104_12"   --->   Operation 842 'zext' 'zext_ln1116_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 843 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_75 = add i64 %m_74, i64 %zext_ln1116_13"   --->   Operation 843 'add' 'm_75' <Predicate = (!icmp_ln1090_13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 844 [1/1] (0.00ns)   --->   "%m_100 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_75, i32 1, i32 63"   --->   Operation 844 'partselect' 'm_100' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 845 [1/1] (0.00ns)   --->   "%p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_75, i32 25"   --->   Operation 845 'bitselect' 'p_Result_96' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_10 : Operation 846 [1/2] (1.24ns)   --->   "%out_local_V_load_14 = load i17 %out_local_V_addr_14"   --->   Operation 846 'load' 'out_local_V_load_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_10 : Operation 847 [1/2] (1.24ns)   --->   "%out_local_V_1_load_14 = load i17 %out_local_V_1_addr_14"   --->   Operation 847 'load' 'out_local_V_1_load_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_10 : Operation 848 [1/1] (0.38ns)   --->   "%p_Val2_42 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_14, i19 %out_local_V_1_load_14, i1 %tmp_1"   --->   Operation 848 'mux' 'p_Val2_42' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [1/1] (0.71ns)   --->   "%icmp_ln1090_14 = icmp_eq  i19 %p_Val2_42, i19 0"   --->   Operation 849 'icmp' 'icmp_ln1090_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 850 [1/1] (0.00ns)   --->   "%p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_42, i32 18"   --->   Operation 850 'bitselect' 'p_Result_156' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 851 [1/1] (0.80ns)   --->   "%tmp_V_28 = sub i19 0, i19 %p_Val2_42"   --->   Operation 851 'sub' 'tmp_V_28' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 852 [1/1] (0.31ns)   --->   "%tmp_V_46 = select i1 %p_Result_156, i19 %tmp_V_28, i19 %p_Val2_42"   --->   Operation 852 'select' 'tmp_V_46' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 853 [1/1] (0.00ns)   --->   "%p_Result_99 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_46, i32 18, i32 0"   --->   Operation 853 'partselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_157 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_99"   --->   Operation 854 'bitconcatenate' 'p_Result_157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1198_14 = sext i20 %p_Result_157"   --->   Operation 855 'sext' 'sext_ln1198_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 856 [1/1] (0.00ns)   --->   "%l_14 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_14, i1 1"   --->   Operation 856 'cttz' 'l_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 857 [1/1] (0.88ns)   --->   "%sub_ln1099_14 = sub i32 19, i32 %l_14"   --->   Operation 857 'sub' 'sub_ln1099_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln1099_14 = trunc i32 %sub_ln1099_14"   --->   Operation 858 'trunc' 'trunc_ln1099_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln1102_14 = trunc i32 %sub_ln1099_14"   --->   Operation 859 'trunc' 'trunc_ln1102_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln1098_14 = trunc i32 %l_14"   --->   Operation 860 'trunc' 'trunc_ln1098_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 861 [1/2] (1.24ns)   --->   "%out_local_V_load_15 = load i17 %out_local_V_addr_15"   --->   Operation 861 'load' 'out_local_V_load_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_10 : Operation 862 [1/2] (1.24ns)   --->   "%out_local_V_1_load_15 = load i17 %out_local_V_1_addr_15"   --->   Operation 862 'load' 'out_local_V_1_load_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 131072> <RAM>
ST_10 : Operation 863 [1/1] (0.38ns)   --->   "%p_Val2_45 = mux i19 @_ssdm_op_Mux.ap_auto.2i19.i1, i19 %out_local_V_load_15, i19 %out_local_V_1_load_15, i1 %tmp_1"   --->   Operation 863 'mux' 'p_Val2_45' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 864 [1/1] (0.71ns)   --->   "%icmp_ln1090_15 = icmp_eq  i19 %p_Val2_45, i19 0"   --->   Operation 864 'icmp' 'icmp_ln1090_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 865 [1/1] (0.00ns)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %p_Val2_45, i32 18"   --->   Operation 865 'bitselect' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 866 [1/1] (0.80ns)   --->   "%tmp_V_30 = sub i19 0, i19 %p_Val2_45"   --->   Operation 866 'sub' 'tmp_V_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 867 [1/1] (0.31ns)   --->   "%tmp_V_47 = select i1 %p_Result_159, i19 %tmp_V_30, i19 %p_Val2_45"   --->   Operation 867 'select' 'tmp_V_47' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 868 [1/1] (0.00ns)   --->   "%p_Result_106 = partselect i19 @llvm.part.select.i19, i19 %tmp_V_47, i32 18, i32 0"   --->   Operation 868 'partselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 869 [1/1] (0.00ns)   --->   "%p_Result_160 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_106"   --->   Operation 869 'bitconcatenate' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1198_15 = sext i20 %p_Result_160"   --->   Operation 870 'sext' 'sext_ln1198_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 871 [1/1] (0.00ns)   --->   "%l_15 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_15, i1 1"   --->   Operation 871 'cttz' 'l_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 872 [1/1] (0.88ns)   --->   "%sub_ln1099_15 = sub i32 19, i32 %l_15"   --->   Operation 872 'sub' 'sub_ln1099_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln1099_15 = trunc i32 %sub_ln1099_15"   --->   Operation 873 'trunc' 'trunc_ln1099_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln1102_15 = trunc i32 %sub_ln1099_15"   --->   Operation 874 'trunc' 'trunc_ln1102_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln1098_15 = trunc i32 %l_15"   --->   Operation 875 'trunc' 'trunc_ln1098_15' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.99>
ST_11 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i63 %m_99"   --->   Operation 876 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_11 : Operation 877 [1/1] (0.30ns)   --->   "%select_ln1098_12 = select i1 %p_Result_89, i8 127, i8 126"   --->   Operation 877 'select' 'select_ln1098_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_12 = sub i8 13, i8 %trunc_ln1098_12"   --->   Operation 878 'sub' 'sub_ln1119_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 879 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_12 = add i8 %sub_ln1119_12, i8 %select_ln1098_12"   --->   Operation 879 'add' 'add_ln1124_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_150, i8 %add_ln1124_12"   --->   Operation 880 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_11 : Operation 881 [1/1] (0.00ns)   --->   "%p_Result_152 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_12, i9 %tmp_16, i32 23, i32 31"   --->   Operation 881 'partset' 'p_Result_152' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_11 : Operation 882 [1/1] (0.00ns)   --->   "%LD_12 = trunc i64 %p_Result_152"   --->   Operation 882 'trunc' 'LD_12' <Predicate = (!icmp_ln1090_12)> <Delay = 0.00>
ST_11 : Operation 883 [1/1] (0.22ns)   --->   "%select_ln1090_12 = select i1 %icmp_ln1090_12, i32 0, i32 %LD_12"   --->   Operation 883 'select' 'select_ln1090_12' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i63 %m_100"   --->   Operation 884 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_11 : Operation 885 [1/1] (0.30ns)   --->   "%select_ln1098_13 = select i1 %p_Result_96, i8 127, i8 126"   --->   Operation 885 'select' 'select_ln1098_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_13 = sub i8 13, i8 %trunc_ln1098_13"   --->   Operation 886 'sub' 'sub_ln1119_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 887 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_13 = add i8 %sub_ln1119_13, i8 %select_ln1098_13"   --->   Operation 887 'add' 'add_ln1124_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_153, i8 %add_ln1124_13"   --->   Operation 888 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_11 : Operation 889 [1/1] (0.00ns)   --->   "%p_Result_155 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_13, i9 %tmp_17, i32 23, i32 31"   --->   Operation 889 'partset' 'p_Result_155' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_11 : Operation 890 [1/1] (0.00ns)   --->   "%LD_13 = trunc i64 %p_Result_155"   --->   Operation 890 'trunc' 'LD_13' <Predicate = (!icmp_ln1090_13)> <Delay = 0.00>
ST_11 : Operation 891 [1/1] (0.22ns)   --->   "%select_ln1090_13 = select i1 %icmp_ln1090_13, i32 0, i32 %LD_13"   --->   Operation 891 'select' 'select_ln1090_13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 892 [1/1] (0.88ns)   --->   "%lsb_index_14 = add i32 %sub_ln1099_14, i32 4294967272"   --->   Operation 892 'add' 'lsb_index_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_14, i32 1, i32 31"   --->   Operation 893 'partselect' 'tmp_75' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 894 [1/1] (0.84ns)   --->   "%icmp_ln1101_14 = icmp_sgt  i31 %tmp_75, i31 0"   --->   Operation 894 'icmp' 'icmp_ln1101_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 895 [1/1] (0.70ns)   --->   "%sub_ln1102_14 = sub i5 12, i5 %trunc_ln1102_14"   --->   Operation 895 'sub' 'sub_ln1102_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_14)   --->   "%zext_ln1102_14 = zext i5 %sub_ln1102_14"   --->   Operation 896 'zext' 'zext_ln1102_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_14)   --->   "%lshr_ln1102_14 = lshr i19 524287, i19 %zext_ln1102_14"   --->   Operation 897 'lshr' 'lshr_ln1102_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_14)   --->   "%p_Result_101 = and i19 %tmp_V_46, i19 %lshr_ln1102_14"   --->   Operation 898 'and' 'p_Result_101' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 899 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_14 = icmp_ne  i19 %p_Result_101, i19 0"   --->   Operation 899 'icmp' 'icmp_ln1102_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_13)   --->   "%a_14 = and i1 %icmp_ln1101_14, i1 %icmp_ln1102_14"   --->   Operation 900 'and' 'a_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_13)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_14, i32 31"   --->   Operation 901 'bitselect' 'tmp_76' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_13)   --->   "%xor_ln1104_14 = xor i1 %tmp_76, i1 1"   --->   Operation 902 'xor' 'xor_ln1104_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 903 [1/1] (0.80ns)   --->   "%add_ln1104_14 = add i19 %trunc_ln1099_14, i19 524264"   --->   Operation 903 'add' 'add_ln1104_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_13)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_46, i19 %add_ln1104_14"   --->   Operation 904 'bitselect' 'p_Result_102' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_13)   --->   "%and_ln1104_14 = and i1 %p_Result_102, i1 %xor_ln1104_14"   --->   Operation 905 'and' 'and_ln1104_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_13)   --->   "%or_ln1104_28 = or i1 %and_ln1104_14, i1 %a_14"   --->   Operation 906 'or' 'or_ln1104_28' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 907 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_13 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_28"   --->   Operation 907 'bitconcatenate' 'or_ln1104_13' <Predicate = (!icmp_ln1090_14)> <Delay = 0.12>
ST_11 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln1112_14 = zext i19 %tmp_V_46"   --->   Operation 908 'zext' 'zext_ln1112_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 909 [1/1] (0.85ns)   --->   "%icmp_ln1113_14 = icmp_sgt  i32 %lsb_index_14, i32 0"   --->   Operation 909 'icmp' 'icmp_ln1113_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 910 [1/1] (0.88ns)   --->   "%add_ln1113_14 = add i32 %sub_ln1099_14, i32 4294967271"   --->   Operation 910 'add' 'add_ln1113_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node m_80)   --->   "%zext_ln1113_14 = zext i32 %add_ln1113_14"   --->   Operation 911 'zext' 'zext_ln1113_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node m_80)   --->   "%lshr_ln1113_14 = lshr i64 %zext_ln1112_14, i64 %zext_ln1113_14"   --->   Operation 912 'lshr' 'lshr_ln1113_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 913 [1/1] (0.88ns)   --->   "%sub_ln1114_14 = sub i32 25, i32 %sub_ln1099_14"   --->   Operation 913 'sub' 'sub_ln1114_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node m_80)   --->   "%zext_ln1114_14 = zext i32 %sub_ln1114_14"   --->   Operation 914 'zext' 'zext_ln1114_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node m_80)   --->   "%shl_ln1114_14 = shl i64 %zext_ln1112_14, i64 %zext_ln1114_14"   --->   Operation 915 'shl' 'shl_ln1114_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node m_80)   --->   "%m_79 = select i1 %icmp_ln1113_14, i64 %lshr_ln1113_14, i64 %shl_ln1114_14"   --->   Operation 916 'select' 'm_79' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node m_80)   --->   "%zext_ln1116_14 = zext i2 %or_ln1104_13"   --->   Operation 917 'zext' 'zext_ln1116_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 918 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_80 = add i64 %m_79, i64 %zext_ln1116_14"   --->   Operation 918 'add' 'm_80' <Predicate = (!icmp_ln1090_14)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 919 [1/1] (0.00ns)   --->   "%m_101 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_80, i32 1, i32 63"   --->   Operation 919 'partselect' 'm_101' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 920 [1/1] (0.00ns)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_80, i32 25"   --->   Operation 920 'bitselect' 'p_Result_103' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_11 : Operation 921 [1/1] (0.88ns)   --->   "%lsb_index_15 = add i32 %sub_ln1099_15, i32 4294967272"   --->   Operation 921 'add' 'lsb_index_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_15, i32 1, i32 31"   --->   Operation 922 'partselect' 'tmp_79' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 923 [1/1] (0.84ns)   --->   "%icmp_ln1101_15 = icmp_sgt  i31 %tmp_79, i31 0"   --->   Operation 923 'icmp' 'icmp_ln1101_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 924 [1/1] (0.70ns)   --->   "%sub_ln1102_15 = sub i5 12, i5 %trunc_ln1102_15"   --->   Operation 924 'sub' 'sub_ln1102_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_15)   --->   "%zext_ln1102_15 = zext i5 %sub_ln1102_15"   --->   Operation 925 'zext' 'zext_ln1102_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_15)   --->   "%lshr_ln1102_15 = lshr i19 524287, i19 %zext_ln1102_15"   --->   Operation 926 'lshr' 'lshr_ln1102_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_15)   --->   "%p_Result_108 = and i19 %tmp_V_47, i19 %lshr_ln1102_15"   --->   Operation 927 'and' 'p_Result_108' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 928 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_15 = icmp_ne  i19 %p_Result_108, i19 0"   --->   Operation 928 'icmp' 'icmp_ln1102_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_14)   --->   "%a_15 = and i1 %icmp_ln1101_15, i1 %icmp_ln1102_15"   --->   Operation 929 'and' 'a_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_14)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_15, i32 31"   --->   Operation 930 'bitselect' 'tmp_80' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_14)   --->   "%xor_ln1104_15 = xor i1 %tmp_80, i1 1"   --->   Operation 931 'xor' 'xor_ln1104_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 932 [1/1] (0.80ns)   --->   "%add_ln1104_15 = add i19 %trunc_ln1099_15, i19 524264"   --->   Operation 932 'add' 'add_ln1104_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_14)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %tmp_V_47, i19 %add_ln1104_15"   --->   Operation 933 'bitselect' 'p_Result_109' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_14)   --->   "%and_ln1104_15 = and i1 %p_Result_109, i1 %xor_ln1104_15"   --->   Operation 934 'and' 'and_ln1104_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_14)   --->   "%or_ln1104_29 = or i1 %and_ln1104_15, i1 %a_15"   --->   Operation 935 'or' 'or_ln1104_29' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 936 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_14 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_29"   --->   Operation 936 'bitconcatenate' 'or_ln1104_14' <Predicate = (!icmp_ln1090_15)> <Delay = 0.12>
ST_11 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln1112_15 = zext i19 %tmp_V_47"   --->   Operation 937 'zext' 'zext_ln1112_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 938 [1/1] (0.85ns)   --->   "%icmp_ln1113_15 = icmp_sgt  i32 %lsb_index_15, i32 0"   --->   Operation 938 'icmp' 'icmp_ln1113_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 939 [1/1] (0.88ns)   --->   "%add_ln1113_15 = add i32 %sub_ln1099_15, i32 4294967271"   --->   Operation 939 'add' 'add_ln1113_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node m_85)   --->   "%zext_ln1113_15 = zext i32 %add_ln1113_15"   --->   Operation 940 'zext' 'zext_ln1113_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node m_85)   --->   "%lshr_ln1113_15 = lshr i64 %zext_ln1112_15, i64 %zext_ln1113_15"   --->   Operation 941 'lshr' 'lshr_ln1113_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 942 [1/1] (0.88ns)   --->   "%sub_ln1114_15 = sub i32 25, i32 %sub_ln1099_15"   --->   Operation 942 'sub' 'sub_ln1114_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node m_85)   --->   "%zext_ln1114_15 = zext i32 %sub_ln1114_15"   --->   Operation 943 'zext' 'zext_ln1114_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node m_85)   --->   "%shl_ln1114_15 = shl i64 %zext_ln1112_15, i64 %zext_ln1114_15"   --->   Operation 944 'shl' 'shl_ln1114_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node m_85)   --->   "%m_84 = select i1 %icmp_ln1113_15, i64 %lshr_ln1113_15, i64 %shl_ln1114_15"   --->   Operation 945 'select' 'm_84' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node m_85)   --->   "%zext_ln1116_15 = zext i2 %or_ln1104_14"   --->   Operation 946 'zext' 'zext_ln1116_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 947 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_85 = add i64 %m_84, i64 %zext_ln1116_15"   --->   Operation 947 'add' 'm_85' <Predicate = (!icmp_ln1090_15)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 948 [1/1] (0.00ns)   --->   "%m_102 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_85, i32 1, i32 63"   --->   Operation 948 'partselect' 'm_102' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_11 : Operation 949 [1/1] (0.00ns)   --->   "%p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_85, i32 25"   --->   Operation 949 'bitselect' 'p_Result_110' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.36>
ST_12 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i63 %m_101"   --->   Operation 950 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_12 : Operation 951 [1/1] (0.30ns)   --->   "%select_ln1098_14 = select i1 %p_Result_103, i8 127, i8 126"   --->   Operation 951 'select' 'select_ln1098_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_14 = sub i8 13, i8 %trunc_ln1098_14"   --->   Operation 952 'sub' 'sub_ln1119_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 953 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_14 = add i8 %sub_ln1119_14, i8 %select_ln1098_14"   --->   Operation 953 'add' 'add_ln1124_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_156, i8 %add_ln1124_14"   --->   Operation 954 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_12 : Operation 955 [1/1] (0.00ns)   --->   "%p_Result_158 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_14, i9 %tmp_18, i32 23, i32 31"   --->   Operation 955 'partset' 'p_Result_158' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_12 : Operation 956 [1/1] (0.00ns)   --->   "%LD_14 = trunc i64 %p_Result_158"   --->   Operation 956 'trunc' 'LD_14' <Predicate = (!icmp_ln1090_14)> <Delay = 0.00>
ST_12 : Operation 957 [1/1] (0.22ns)   --->   "%select_ln1090_14 = select i1 %icmp_ln1090_14, i32 0, i32 %LD_14"   --->   Operation 957 'select' 'select_ln1090_14' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i63 %m_102"   --->   Operation 958 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_12 : Operation 959 [1/1] (0.30ns)   --->   "%select_ln1098_15 = select i1 %p_Result_110, i8 127, i8 126"   --->   Operation 959 'select' 'select_ln1098_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_15 = sub i8 13, i8 %trunc_ln1098_15"   --->   Operation 960 'sub' 'sub_ln1119_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 961 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_15 = add i8 %sub_ln1119_15, i8 %select_ln1098_15"   --->   Operation 961 'add' 'add_ln1124_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_159, i8 %add_ln1124_15"   --->   Operation 962 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_12 : Operation 963 [1/1] (0.00ns)   --->   "%p_Result_161 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_15, i9 %tmp_19, i32 23, i32 31"   --->   Operation 963 'partset' 'p_Result_161' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_12 : Operation 964 [1/1] (0.00ns)   --->   "%LD_15 = trunc i64 %p_Result_161"   --->   Operation 964 'trunc' 'LD_15' <Predicate = (!icmp_ln1090_15)> <Delay = 0.00>
ST_12 : Operation 965 [1/1] (0.22ns)   --->   "%select_ln1090_15 = select i1 %icmp_ln1090_15, i32 0, i32 %LD_15"   --->   Operation 965 'select' 'select_ln1090_15' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 966 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41]   --->   Operation 966 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 967 [1/1] (0.00ns)   --->   "%p_Result_162 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln1090_15, i32 %select_ln1090_14, i32 %select_ln1090_13, i32 %select_ln1090_12, i32 %select_ln1090_11, i32 %select_ln1090_10, i32 %select_ln1090_9, i32 %select_ln1090_8"   --->   Operation 967 'bitconcatenate' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 968 [1/1] (3.65ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem1_addr, i256 %p_Result_162, i32 4294967295" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104]   --->   Operation 968 'write' 'write_ln104' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 969 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body153" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90]   --->   Operation 969 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('counter') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'counter' [10]  (0.387 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('counter_load') on local variable 'counter' [22]  (0 ns)
	'getelementptr' operation ('out_local_V_addr') [26]  (0 ns)
	'load' operation ('out_local_V_load') on array 'out_local_V' [29]  (1.25 ns)

 <State 3>: 3.64ns
The critical path consists of the following:
	'load' operation ('out_local_V_load') on array 'out_local_V' [29]  (1.25 ns)
	'mux' operation ('__Val2__') [31]  (0.387 ns)
	'sub' operation ('tmp.V') [34]  (0.803 ns)
	'select' operation ('tmp.V') [35]  (0.319 ns)
	'cttz' operation ('l') [39]  (0 ns)
	'sub' operation ('sub_ln1099') [40]  (0.88 ns)

 <State 4>: 3.64ns
The critical path consists of the following:
	'load' operation ('out_local_V_load_2') on array 'out_local_V' [141]  (1.25 ns)
	'mux' operation ('__Val2__') [143]  (0.387 ns)
	'sub' operation ('tmp.V') [146]  (0.803 ns)
	'select' operation ('tmp.V') [147]  (0.319 ns)
	'cttz' operation ('l') [151]  (0 ns)
	'sub' operation ('sub_ln1099_2') [152]  (0.88 ns)

 <State 5>: 3.64ns
The critical path consists of the following:
	'load' operation ('out_local_V_load_4') on array 'out_local_V' [253]  (1.25 ns)
	'mux' operation ('__Val2__') [255]  (0.387 ns)
	'sub' operation ('tmp.V') [258]  (0.803 ns)
	'select' operation ('tmp.V') [259]  (0.319 ns)
	'cttz' operation ('l') [263]  (0 ns)
	'sub' operation ('sub_ln1099_4') [264]  (0.88 ns)

 <State 6>: 3.64ns
The critical path consists of the following:
	'load' operation ('out_local_V_load_6') on array 'out_local_V' [365]  (1.25 ns)
	'mux' operation ('__Val2__') [367]  (0.387 ns)
	'sub' operation ('tmp.V') [370]  (0.803 ns)
	'select' operation ('tmp.V') [371]  (0.319 ns)
	'cttz' operation ('l') [375]  (0 ns)
	'sub' operation ('sub_ln1099_6') [376]  (0.88 ns)

 <State 7>: 3.64ns
The critical path consists of the following:
	'load' operation ('out_local_V_load_8') on array 'out_local_V' [478]  (1.25 ns)
	'mux' operation ('__Val2__') [480]  (0.387 ns)
	'sub' operation ('tmp.V') [483]  (0.803 ns)
	'select' operation ('tmp.V') [484]  (0.319 ns)
	'cttz' operation ('l') [488]  (0 ns)
	'sub' operation ('sub_ln1099_8') [489]  (0.88 ns)

 <State 8>: 3.64ns
The critical path consists of the following:
	'load' operation ('out_local_V_load_10') on array 'out_local_V' [590]  (1.25 ns)
	'mux' operation ('__Val2__') [592]  (0.387 ns)
	'sub' operation ('tmp.V') [595]  (0.803 ns)
	'select' operation ('tmp.V') [596]  (0.319 ns)
	'cttz' operation ('l') [600]  (0 ns)
	'sub' operation ('sub_ln1099_10') [601]  (0.88 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90) [16]  (0 ns)
	bus write operation ('write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) [924]  (3.65 ns)

 <State 10>: 3.64ns
The critical path consists of the following:
	'load' operation ('out_local_V_load_14') on array 'out_local_V' [814]  (1.25 ns)
	'mux' operation ('__Val2__') [816]  (0.387 ns)
	'sub' operation ('tmp.V') [819]  (0.803 ns)
	'select' operation ('tmp.V') [820]  (0.319 ns)
	'cttz' operation ('l') [824]  (0 ns)
	'sub' operation ('sub_ln1099_14') [825]  (0.88 ns)

 <State 11>: 3ns
The critical path consists of the following:
	'add' operation ('lsb_index') [827]  (0.88 ns)
	'icmp' operation ('icmp_ln1101_14') [829]  (0.848 ns)
	'and' operation ('a') [836]  (0 ns)
	'or' operation ('or_ln1104_28') [842]  (0 ns)
	'add' operation ('m') [854]  (1.15 ns)
	blocking operation 0.122 ns on control path)

 <State 12>: 1.37ns
The critical path consists of the following:
	'select' operation ('select_ln1098_14') [858]  (0.303 ns)
	'add' operation ('add_ln1124_14') [861]  (0.838 ns)
	'select' operation ('select_ln1090_14') [865]  (0.227 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) [925]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
