$date
	Wed May 27 17:57:55 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_binary_to_grey $end
$var wire 4 ! data_out [3:0] $end
$var reg 1 " CLK_50M $end
$var reg 4 # binary [3:0] $end
$scope module u1 $end
$var wire 4 $ binary_value [3:0] $end
$var wire 4 % gray_value [3:0] $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk01 $end
$upscope $end
$scope begin genblk001 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
0"
bx !
$end
#10000
1"
#20000
b0 !
b0 %
0"
b0 #
b0 $
#30000
1"
#40000
b1 !
b1 %
0"
b1 #
b1 $
#50000
1"
#60000
b11 !
b11 %
0"
b10 #
b10 $
#70000
1"
#80000
b10 !
b10 %
0"
b11 #
b11 $
#90000
1"
#100000
b110 !
b110 %
0"
b100 #
b100 $
#110000
1"
#120000
b111 !
b111 %
0"
b101 #
b101 $
#130000
1"
#140000
b101 !
b101 %
0"
b110 #
b110 $
#150000
1"
#160000
b100 !
b100 %
0"
b111 #
b111 $
#170000
1"
#180000
b1100 !
b1100 %
0"
b1000 #
b1000 $
#190000
1"
#200000
b1101 !
b1101 %
0"
b1001 #
b1001 $
#210000
1"
#220000
b1111 !
b1111 %
0"
b1010 #
b1010 $
#230000
1"
#240000
b1110 !
b1110 %
0"
b1011 #
b1011 $
#250000
1"
#260000
b1010 !
b1010 %
0"
b1100 #
b1100 $
#270000
1"
#280000
b1011 !
b1011 %
0"
b1101 #
b1101 $
#290000
1"
#300000
b1001 !
b1001 %
0"
b1110 #
b1110 $
#310000
1"
#320000
b1000 !
b1000 %
0"
b1111 #
b1111 $
#330000
1"
#340000
0"
#350000
1"
#360000
0"
#370000
1"
#380000
0"
#390000
1"
#400000
0"
#410000
1"
#420000
0"
