OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/vboxuser/caravel_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /home/vboxuser/caravel_user_project/openlane/user_project_wrapper/../../lib/user_proj_example.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO ODB-0222] Reading LEF file: /home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/tmp/merged.nom.lef at line 68353.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/tmp/merged.nom.lef
Reading netlist '/home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/results/synthesis/user_project_wrapper.v'…
Reading design constraints file at '/home/vboxuser/caravel_user_project/openlane/user_project_wrapper/base_user_project_wrapper.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[INFO IFP-0001] Added 1286 rows of 6323 site unithd with height 1.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 2920.0 3520.0 (microns). Saving to /home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/reports/floorplan/3-initial_fp_die_area.rpt.
[INFO] Floorplanned on a core area of 5.52 10.88 2914.1 3508.8 (microns). Saving to /home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/reports/floorplan/3-initial_fp_core_area.rpt.
Writing OpenROAD database to '/home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/tmp/floorplan/3-initial_fp.odb'…
Writing layout to '/home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/tmp/floorplan/3-initial_fp.def'…
Writing timing constraints to '/home/vboxuser/caravel_user_project/openlane/user_project_wrapper/runs/24_10_17_20_58/tmp/floorplan/3-initial_fp.sdc'…
