<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BasicHomework10.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="basichomework10.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="basichomework10.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="basichomework10.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="basichomework10.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="basichomework10.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="basichomework10.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework10.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="basichomework10.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="basichomework10.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="basichomework10.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="basichomework10.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="basichomework10.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="basichomework10.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework10.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="basichomework10.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="basichomework10.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="basichomework10.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="basichomework10.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="basichomework10.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="basichomework10.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="basichomework10.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="basichomework10.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="basichomework10.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basichomework10_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework10_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="basichomework10_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="basichomework10_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="basichomework10_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework10_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="basichomework10_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework10_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework10_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="basichomework10_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="basichomework10_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework10_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework10_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basichomework10_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="basichomework10_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="basichomework10_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework10_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework10test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="basichomework10test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="basichomework10test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework10test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1448893508" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1448893508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448893964" xil_pn:in_ck="-3803178405104136474" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1448893964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework10.v"/>
      <outfile xil_pn:name="basichomework10test.v"/>
    </transform>
    <transform xil_pn:end_ts="1448894016" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4061834650671610150" xil_pn:start_ts="1448894016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448894016" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3570381648686685412" xil_pn:start_ts="1448894016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448893514" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8094811130156839155" xil_pn:start_ts="1448893514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448893964" xil_pn:in_ck="-3803178405104136474" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1448893964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework10.v"/>
      <outfile xil_pn:name="basichomework10test.v"/>
    </transform>
    <transform xil_pn:end_ts="1448894019" xil_pn:in_ck="-3803178405104136474" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1527321525895099829" xil_pn:start_ts="1448894016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework10test_beh.prj"/>
      <outfile xil_pn:name="basichomework10test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1448894019" xil_pn:in_ck="-8387725109254908516" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4313752489962153394" xil_pn:start_ts="1448894019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework10test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1448894059" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1448894059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448894059" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3214526613483533316" xil_pn:start_ts="1448894059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448894059" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8094811130156839155" xil_pn:start_ts="1448894059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448894059" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1448894059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448894059" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2965713214457511994" xil_pn:start_ts="1448894059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448894309" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1448894309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448894309" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1127729700340089155" xil_pn:start_ts="1448894309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448939367" xil_pn:in_ck="5673868710374651475" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8281276208268159330" xil_pn:start_ts="1448939360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="basichomework10.lso"/>
      <outfile xil_pn:name="basichomework10.ngc"/>
      <outfile xil_pn:name="basichomework10.ngr"/>
      <outfile xil_pn:name="basichomework10.prj"/>
      <outfile xil_pn:name="basichomework10.stx"/>
      <outfile xil_pn:name="basichomework10.syr"/>
      <outfile xil_pn:name="basichomework10.xst"/>
      <outfile xil_pn:name="basichomework10_stx_beh.prj"/>
      <outfile xil_pn:name="basichomework10_xst.xrpt"/>
      <outfile xil_pn:name="basichomework10test_beh.prj"/>
      <outfile xil_pn:name="basichomework10test_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1448894316" xil_pn:in_ck="-816239094704332805" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3780602244587078799" xil_pn:start_ts="1448894316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448939372" xil_pn:in_ck="4596009159366388880" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2411878154899186636" xil_pn:start_ts="1448939367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="basichomework10.bld"/>
      <outfile xil_pn:name="basichomework10.ngd"/>
      <outfile xil_pn:name="basichomework10_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1448939379" xil_pn:in_ck="-1118848233634735375" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1448939372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="basichomework10.pcf"/>
      <outfile xil_pn:name="basichomework10_map.map"/>
      <outfile xil_pn:name="basichomework10_map.mrp"/>
      <outfile xil_pn:name="basichomework10_map.ncd"/>
      <outfile xil_pn:name="basichomework10_map.ngm"/>
      <outfile xil_pn:name="basichomework10_map.xrpt"/>
      <outfile xil_pn:name="basichomework10_summary.xml"/>
      <outfile xil_pn:name="basichomework10_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1448939391" xil_pn:in_ck="1343959345328097898" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1448939379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="basichomework10.ncd"/>
      <outfile xil_pn:name="basichomework10.pad"/>
      <outfile xil_pn:name="basichomework10.par"/>
      <outfile xil_pn:name="basichomework10.ptwx"/>
      <outfile xil_pn:name="basichomework10.unroutes"/>
      <outfile xil_pn:name="basichomework10.xpi"/>
      <outfile xil_pn:name="basichomework10_pad.csv"/>
      <outfile xil_pn:name="basichomework10_pad.txt"/>
      <outfile xil_pn:name="basichomework10_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1448939433" xil_pn:in_ck="-816239094704340430" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1448939414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="basichomework10.bgn"/>
      <outfile xil_pn:name="basichomework10.bit"/>
      <outfile xil_pn:name="basichomework10.drc"/>
      <outfile xil_pn:name="basichomework10.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1448939391" xil_pn:in_ck="-3074179379577949971" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1448939386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="basichomework10.twr"/>
      <outfile xil_pn:name="basichomework10.twx"/>
    </transform>
  </transforms>

</generated_project>
