$date
	Fri Apr  2 11:42:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! swap $end
$var wire 1 " subract $end
$var wire 1 # selectxy $end
$var wire 2 $ present [1:0] $end
$var wire 2 % next [1:0] $end
$var wire 1 & loadyr $end
$var wire 1 ' loadxr $end
$var reg 1 ( K1 $end
$var reg 1 ) K2 $end
$var reg 1 * clk $end
$var reg 1 + reset $end
$scope module C1 $end
$var wire 1 ( K1 $end
$var wire 1 ) K2 $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var reg 1 ' loadxr $end
$var reg 1 & loadyr $end
$var reg 2 , next [1:0] $end
$var reg 2 - present [1:0] $end
$var reg 1 # selectxy $end
$var reg 1 " subract $end
$var reg 1 ! swap $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b11 ,
0+
0*
0)
0(
1'
1&
b11 %
b0 $
1#
0"
0!
$end
#1
b1 %
b1 ,
1(
#2
0#
1!
b1 $
b1 -
b10 %
b10 ,
0(
1)
1*
#3
b10 %
b10 ,
1(
#4
b10 %
b10 ,
0(
0)
0*
#5
b10 %
b10 ,
1(
#6
0&
0!
1"
b10 $
b10 -
b11 %
b11 ,
0(
1)
1*
#7
b10 %
b10 ,
1(
#8
b11 %
b11 ,
0(
0)
0*
#9
b1 %
b1 ,
1(
#10
1&
1!
0"
b1 $
b1 -
b10 %
b10 ,
0(
1)
1*
#11
b10 %
b10 ,
1(
#12
b10 %
b10 ,
0(
0)
0*
#13
b10 %
b10 ,
1(
#14
0&
0!
1"
b10 $
b10 -
b11 %
b11 ,
0(
1)
1*
#15
b10 %
b10 ,
1(
#16
b11 %
b11 ,
0(
0)
0*
#17
b1 %
b1 ,
1(
#18
1&
1!
0"
b1 $
b1 -
b10 %
b10 ,
0(
1)
1*
#19
b10 %
b10 ,
1(
#20
b10 %
b10 ,
0(
0)
0*
#21
b10 %
b10 ,
1(
#22
0&
0!
1"
b10 $
b10 -
b11 %
b11 ,
0(
1)
1*
#23
b10 %
b10 ,
1(
#24
b11 %
b11 ,
0(
0)
0*
#25
b1 %
b1 ,
1(
#26
1&
1!
0"
b1 $
b1 -
b10 %
b10 ,
0(
1)
1*
#27
b10 %
b10 ,
1(
#28
b10 %
b10 ,
0(
0)
0*
#29
b10 %
b10 ,
1(
#30
0&
0!
1"
b10 $
b10 -
b11 %
b11 ,
0(
1)
1*
#31
b10 %
b10 ,
1(
#32
b11 %
b11 ,
0(
0)
0*
#33
b1 %
b1 ,
1(
#34
1&
1!
0"
b1 $
b1 -
b10 %
b10 ,
0(
1)
1*
#35
b10 %
b10 ,
1(
#36
b10 %
b10 ,
0(
0)
0*
#37
b10 %
b10 ,
1(
#38
0&
0!
1"
b10 $
b10 -
b11 %
b11 ,
0(
1)
1*
#39
b10 %
b10 ,
1(
#40
b11 %
b11 ,
0(
0)
0*
