Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 22 23:03:10 2022
| Host         : DESKTOP-D1FV9G7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file aic_rv32_timing_summary_routed.rpt -pb aic_rv32_timing_summary_routed.pb -rpx aic_rv32_timing_summary_routed.rpx -warn_on_violation
| Design       : aic_rv32
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_mode_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)

 There are 984 register/latch pins with no clock driven by root clock pin: rtc_clk_gen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3580 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8511 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.452        0.000                      0                21805        0.018        0.000                      0                21805        7.000        0.000                       0                  8519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 10.000}       20.000          50.000          
  CLK_O_16M_PLL      {0.000 31.255}       62.510          15.998          
  CLK_O_8M388_PLL    {0.000 59.620}       119.240         8.386           
  clkfbout_PLL       {0.000 20.000}       40.000          25.000          
sys_clk_pin          {0.000 10.000}       20.000          50.000          
  CLK_O_16M_PLL_1    {0.000 31.255}       62.510          15.998          
  CLK_O_8M388_PLL_1  {0.000 59.620}       119.240         8.386           
  clkfbout_PLL_1     {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    7.000        0.000                       0                     1  
  CLK_O_16M_PLL           22.452        0.000                      0                15679        0.231        0.000                      0                15679       30.125        0.000                       0                  8505  
  CLK_O_8M388_PLL        116.558        0.000                      0                    8        0.356        0.000                      0                    8       59.120        0.000                       0                    10  
  clkfbout_PLL                                                                                                                                                        38.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            7.000        0.000                       0                     1  
  CLK_O_16M_PLL_1         22.493        0.000                      0                15679        0.231        0.000                      0                15679       30.125        0.000                       0                  8505  
  CLK_O_8M388_PLL_1      116.607        0.000                      0                    8        0.356        0.000                      0                    8       59.120        0.000                       0                    10  
  clkfbout_PLL_1                                                                                                                                                      38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_O_16M_PLL_1    CLK_O_16M_PLL           22.452        0.000                      0                15679        0.018        0.000                      0                15679  
CLK_O_8M388_PLL_1  CLK_O_8M388_PLL        116.558        0.000                      0                    8        0.115        0.000                      0                    8  
CLK_O_16M_PLL      CLK_O_16M_PLL_1         22.452        0.000                      0                15679        0.018        0.000                      0                15679  
CLK_O_8M388_PLL    CLK_O_8M388_PLL_1      116.558        0.000                      0                    8        0.115        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL           39.428        0.000                      0                 6118        0.566        0.000                      0                 6118  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL           39.428        0.000                      0                 6118        0.353        0.000                      0                 6118  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL_1         39.428        0.000                      0                 6118        0.353        0.000                      0                 6118  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL_1         39.470        0.000                      0                 6118        0.566        0.000                      0                 6118  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       22.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.282ns  (logic 8.585ns (21.855%)  route 30.697ns (78.145%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.663    36.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105    36.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.421    38.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.732    
  -------------------------------------------------------------------
                         slack                                 22.452    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.081ns  (logic 8.585ns (21.967%)  route 30.496ns (78.033%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 61.540 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.663    36.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105    36.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.220    38.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.288    61.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
                         clock pessimism              0.342    61.881    
                         clock uncertainty           -0.214    61.668    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.178    
                         arrival time                         -38.531    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.086ns  (logic 8.585ns (21.964%)  route 30.501ns (78.036%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.518    36.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=17, routed)          2.370    38.536    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.536    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.651ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.082ns  (logic 8.585ns (21.966%)  route 30.497ns (78.034%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.527    36.070    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.175 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=17, routed)          2.357    38.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[0]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.532    
  -------------------------------------------------------------------
                         slack                                 22.651    

Slack (MET) :             22.677ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.055ns  (logic 8.585ns (21.982%)  route 30.470ns (78.018%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.590    36.113    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.287    38.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.505    
  -------------------------------------------------------------------
                         slack                                 22.677    

Slack (MET) :             22.708ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.023ns  (logic 8.585ns (22.000%)  route 30.438ns (78.000%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.527    36.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I3_O)        0.105    36.156 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.318    38.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.473    
  -------------------------------------------------------------------
                         slack                                 22.708    

Slack (MET) :             22.716ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.018ns  (logic 8.585ns (22.003%)  route 30.433ns (77.997%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.648    36.191    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.296 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=17, routed)          2.172    38.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.468    
  -------------------------------------------------------------------
                         slack                                 22.716    

Slack (MET) :             22.784ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        38.942ns  (logic 8.585ns (22.046%)  route 30.357ns (77.954%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.570    36.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.194    38.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -38.392    
  -------------------------------------------------------------------
                         slack                                 22.784    

Slack (MET) :             22.797ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        38.934ns  (logic 8.585ns (22.050%)  route 30.349ns (77.950%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.570    36.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.186    38.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.384    
  -------------------------------------------------------------------
                         slack                                 22.797    

Slack (MET) :             22.800ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        38.932ns  (logic 8.585ns (22.051%)  route 30.347ns (77.949%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.751    36.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I3_O)        0.105    36.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.003    38.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.382    
  -------------------------------------------------------------------
                         slack                                 22.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.842%)  route 0.188ns (57.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.557    -0.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/CLK_O_16M
    SLICE_X29Y84         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/Q
                         net (fo=1, routed)           0.188    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/s_out2result[123]
    SLICE_X13Y79         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.822    -0.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X13Y79         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.066    -0.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.210ns (58.984%)  route 0.146ns (41.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.587    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/CLK_O_16M
    SLICE_X2Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/Q
                         net (fo=3, routed)           0.146    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/s_done
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.046    -0.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/irq_flag_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag0
    SLICE_X3Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.856    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/CLK_O_16M
    SLICE_X3Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/C
                         clock pessimism              0.252    -0.539    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.107    -0.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.749%)  route 0.173ns (45.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.582    -0.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X6Y70          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/Q
                         net (fo=1, routed)           0.173    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/data3[15]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/qout_r[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[15]
    SLICE_X6Y71          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X6Y71          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.120    -0.424    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.267ns (66.772%)  route 0.133ns (33.228%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.562    -0.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X33Y40         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/Q
                         net (fo=1, routed)           0.133    -0.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[13]
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_6/O
                         net (fo=1, routed)           0.000    -0.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_6_n_0
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_3_n_0
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.177 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[13]
    SLICE_X30Y41         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.831    -0.816    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y41         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/C
                         clock pessimism              0.255    -0.561    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134    -0.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.281ns (69.823%)  route 0.121ns (30.177%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.561    -0.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X31Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/Q
                         net (fo=1, routed)           0.121    -0.316    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg_n_0_[21]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.045    -0.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[21]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[21]_i_4__1_n_0
    SLICE_X30Y39         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_2_n_0
    SLICE_X30Y39         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[17]
    SLICE_X30Y39         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y39         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.134    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.281ns (69.750%)  route 0.122ns (30.250%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.553    -0.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X33Y27         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg_n_0_[11]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[11]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[11]_i_4__0_n_0
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.205 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.205    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_2__0_n_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[9]
    SLICE_X30Y27         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.819    -0.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y27         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/C
                         clock pessimism              0.255    -0.573    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.134    -0.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.307ns (72.381%)  route 0.117ns (27.619%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.562    -0.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X33Y40         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.449 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[7]
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.098    -0.234 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[9]_i_6/O
                         net (fo=1, routed)           0.000    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[9]_i_6_n_0
    SLICE_X34Y40         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.172 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.172    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_3_n_0
    SLICE_X34Y40         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.153 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[7]
    SLICE_X34Y40         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X34Y40         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/C
                         clock pessimism              0.274    -0.543    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.134    -0.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.249%)  route 0.081ns (21.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.591    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X6Y38          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/Q
                         net (fo=1, routed)           0.081    -0.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[170]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_7__3/O
                         net (fo=1, routed)           0.000    -0.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_7__3_n_0
    SLICE_X7Y38          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.193 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3__2_n_0
    SLICE_X7Y38          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X7Y38          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.862    -0.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X7Y38          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.250    -0.535    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105    -0.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.290ns (72.646%)  route 0.109ns (27.354%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.566    -0.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X8Y45          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/Q
                         net (fo=1, routed)           0.109    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[52]
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_6__2/O
                         net (fo=1, routed)           0.000    -0.255    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_6__2_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.193 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_3__1_n_0
    SLICE_X11Y44         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[4]
    SLICE_X11Y44         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.836    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X11Y44         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.274    -0.537    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.105    -0.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.380%)  route 0.207ns (52.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.583    -0.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X5Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/Q
                         net (fo=1, routed)           0.207    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/data3[12]
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.164 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/qout_r[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[12]
    SLICE_X6Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.851    -0.795    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X6Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120    -0.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL
Waveform(ns):       { 0.000 31.255 }
Period(ns):         62.510
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y12     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y11     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.510      150.850    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y18     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y18     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL
  To Clock:  CLK_O_8M388_PLL

Setup :            0  Failing Endpoints,  Worst Slack      116.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.558ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.915ns (36.819%)  route 1.570ns (63.181%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.249     1.445 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.217     1.662    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.268     1.930 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.930    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.072   118.488    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.488    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                116.558    

Slack (MET) :             116.592ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.915ns (36.819%)  route 1.570ns (63.181%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.249     1.445 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.217     1.662    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.268     1.930 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.930    rtc_clk_gen/counter_0[6]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.106   118.522    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.522    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                116.592    

Slack (MET) :             117.059ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.633ns (31.873%)  route 1.353ns (68.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.235     1.431 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.431    rtc_clk_gen/counter_0[4]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.074   118.490    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.490    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                117.059    

Slack (MET) :             117.330ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.633ns (36.862%)  route 1.084ns (63.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.084     0.927    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.235     1.162 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.162    rtc_clk_gen/counter_0[2]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.076   118.492    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.492    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                117.330    

Slack (MET) :             117.339ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.654ns (37.625%)  route 1.084ns (62.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.084     0.927    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.256     1.183 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.183    rtc_clk_gen/counter_0[3]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.106   118.522    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.522    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                117.339    

Slack (MET) :             117.505ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.538ns (34.321%)  route 1.030ns (65.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.433    -0.122 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           1.030     0.908    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.105     1.013 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.013    rtc_clk_gen/counter_0[5]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.074   118.518    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.518    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                117.505    

Slack (MET) :             117.635ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.538ns (37.378%)  route 0.901ns (62.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.122 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.779    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.105     0.884 r  rtc_clk_gen/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.884    rtc_clk_gen/counter_0[0]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.076   118.520    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.520    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                117.635    

Slack (MET) :             117.654ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.549ns (37.853%)  route 0.901ns (62.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.122 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.779    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.116     0.895 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.895    rtc_clk_gen/counter_0[1]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.106   118.550    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.550    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                117.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.247ns (50.769%)  route 0.240ns (49.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.240    -0.189    rtc_clk_gen/counter[1]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.090    rtc_clk_gen/counter_0[1]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.445    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.388%)  route 0.284ns (57.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.284    -0.128    rtc_clk_gen/counter[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    rtc_clk_gen/counter_0[5]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.255    -0.560    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.439    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.208ns (39.481%)  route 0.319ns (60.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.319    -0.093    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.044    -0.049 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.049    rtc_clk_gen/counter_0[6]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.445    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.596%)  route 0.319ns (60.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.319    -0.093    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT5 (Prop_lut5_I1_O)        0.045    -0.048 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.048    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120    -0.456    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.926%)  route 0.342ns (62.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.342    -0.070    rtc_clk_gen/counter[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.025 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.025    rtc_clk_gen/counter_0[4]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.255    -0.560    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.439    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.020%)  route 0.405ns (65.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.405    -0.007    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.038 r  rtc_clk_gen/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.038    rtc_clk_gen/counter_0[0]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121    -0.455    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.208ns (32.189%)  route 0.438ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.438     0.026    rtc_clk_gen/counter[2]
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.044     0.070 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.070    rtc_clk_gen/counter_0[3]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.445    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.294%)  route 0.438ns (67.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.438     0.026    rtc_clk_gen/counter[2]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.071 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.071    rtc_clk_gen/counter_0[2]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.455    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_8M388_PLL
Waveform(ns):       { 0.000 59.620 }
Period(ns):         119.240
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         119.240     117.647    BUFGCTRL_X0Y4    sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         119.240     117.991    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       119.240     94.120     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y5    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       22.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.493ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.282ns  (logic 8.585ns (21.855%)  route 30.697ns (78.145%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.663    36.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105    36.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.421    38.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.172    61.715    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.225    
                         arrival time                         -38.732    
  -------------------------------------------------------------------
                         slack                                 22.493    

Slack (MET) :             22.688ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.081ns  (logic 8.585ns (21.967%)  route 30.496ns (78.033%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 61.540 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.663    36.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105    36.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.220    38.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.288    61.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
                         clock pessimism              0.342    61.881    
                         clock uncertainty           -0.172    61.709    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.219    
                         arrival time                         -38.531    
  -------------------------------------------------------------------
                         slack                                 22.688    

Slack (MET) :             22.689ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.086ns  (logic 8.585ns (21.964%)  route 30.501ns (78.036%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.518    36.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=17, routed)          2.370    38.536    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.172    61.715    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    61.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.225    
                         arrival time                         -38.536    
  -------------------------------------------------------------------
                         slack                                 22.689    

Slack (MET) :             22.692ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.082ns  (logic 8.585ns (21.966%)  route 30.497ns (78.034%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.527    36.070    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.175 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=17, routed)          2.357    38.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[0]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.172    61.715    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    61.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.225    
                         arrival time                         -38.532    
  -------------------------------------------------------------------
                         slack                                 22.692    

Slack (MET) :             22.718ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.055ns  (logic 8.585ns (21.982%)  route 30.470ns (78.018%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.590    36.113    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.287    38.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.172    61.713    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.223    
                         arrival time                         -38.505    
  -------------------------------------------------------------------
                         slack                                 22.718    

Slack (MET) :             22.749ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.023ns  (logic 8.585ns (22.000%)  route 30.438ns (78.000%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.527    36.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I3_O)        0.105    36.156 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.318    38.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.172    61.713    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.223    
                         arrival time                         -38.473    
  -------------------------------------------------------------------
                         slack                                 22.749    

Slack (MET) :             22.757ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.018ns  (logic 8.585ns (22.003%)  route 30.433ns (77.997%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.648    36.191    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.296 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=17, routed)          2.172    38.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.172    61.715    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    61.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.225    
                         arrival time                         -38.468    
  -------------------------------------------------------------------
                         slack                                 22.757    

Slack (MET) :             22.825ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        38.942ns  (logic 8.585ns (22.046%)  route 30.357ns (77.954%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.570    36.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.194    38.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.172    61.707    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -38.392    
  -------------------------------------------------------------------
                         slack                                 22.825    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        38.934ns  (logic 8.585ns (22.050%)  route 30.349ns (77.950%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.570    36.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.186    38.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.172    61.713    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.223    
                         arrival time                         -38.384    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.841ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        38.932ns  (logic 8.585ns (22.051%)  route 30.347ns (77.949%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.751    36.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I3_O)        0.105    36.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.003    38.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.172    61.713    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.223    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.223    
                         arrival time                         -38.382    
  -------------------------------------------------------------------
                         slack                                 22.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.842%)  route 0.188ns (57.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.557    -0.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/CLK_O_16M
    SLICE_X29Y84         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/Q
                         net (fo=1, routed)           0.188    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/s_out2result[123]
    SLICE_X13Y79         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.822    -0.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X13Y79         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.066    -0.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.210ns (58.984%)  route 0.146ns (41.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.587    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/CLK_O_16M
    SLICE_X2Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/Q
                         net (fo=3, routed)           0.146    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/s_done
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.046    -0.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/irq_flag_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag0
    SLICE_X3Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.856    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/CLK_O_16M
    SLICE_X3Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/C
                         clock pessimism              0.252    -0.539    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.107    -0.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.749%)  route 0.173ns (45.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.582    -0.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X6Y70          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/Q
                         net (fo=1, routed)           0.173    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/data3[15]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/qout_r[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[15]
    SLICE_X6Y71          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X6Y71          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.120    -0.424    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.267ns (66.772%)  route 0.133ns (33.228%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.562    -0.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X33Y40         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/Q
                         net (fo=1, routed)           0.133    -0.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[13]
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_6/O
                         net (fo=1, routed)           0.000    -0.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_6_n_0
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_3_n_0
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.177 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[13]
    SLICE_X30Y41         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.831    -0.816    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y41         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/C
                         clock pessimism              0.255    -0.561    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134    -0.427    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.281ns (69.823%)  route 0.121ns (30.177%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.561    -0.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X31Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/Q
                         net (fo=1, routed)           0.121    -0.316    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg_n_0_[21]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.045    -0.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[21]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[21]_i_4__1_n_0
    SLICE_X30Y39         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_2_n_0
    SLICE_X30Y39         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[17]
    SLICE_X30Y39         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y39         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.134    -0.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.281ns (69.750%)  route 0.122ns (30.250%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.553    -0.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X33Y27         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg_n_0_[11]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[11]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[11]_i_4__0_n_0
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.205 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.205    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_2__0_n_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[9]
    SLICE_X30Y27         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.819    -0.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y27         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/C
                         clock pessimism              0.255    -0.573    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.134    -0.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.307ns (72.381%)  route 0.117ns (27.619%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.562    -0.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X33Y40         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.449 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[7]
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.098    -0.234 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[9]_i_6/O
                         net (fo=1, routed)           0.000    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[9]_i_6_n_0
    SLICE_X34Y40         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.172 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.172    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_3_n_0
    SLICE_X34Y40         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.153 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[7]
    SLICE_X34Y40         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X34Y40         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/C
                         clock pessimism              0.274    -0.543    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.134    -0.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.249%)  route 0.081ns (21.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.591    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X6Y38          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/Q
                         net (fo=1, routed)           0.081    -0.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[170]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_7__3/O
                         net (fo=1, routed)           0.000    -0.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_7__3_n_0
    SLICE_X7Y38          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.193 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3__2_n_0
    SLICE_X7Y38          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X7Y38          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.862    -0.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X7Y38          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.250    -0.535    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105    -0.430    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.290ns (72.646%)  route 0.109ns (27.354%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.566    -0.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X8Y45          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/Q
                         net (fo=1, routed)           0.109    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[52]
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_6__2/O
                         net (fo=1, routed)           0.000    -0.255    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_6__2_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.193 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_3__1_n_0
    SLICE_X11Y44         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[4]
    SLICE_X11Y44         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.836    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X11Y44         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.274    -0.537    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.105    -0.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.380%)  route 0.207ns (52.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.583    -0.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X5Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/Q
                         net (fo=1, routed)           0.207    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/data3[12]
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.164 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/qout_r[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[12]
    SLICE_X6Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.851    -0.795    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X6Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120    -0.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL_1
Waveform(ns):       { 0.000 31.255 }
Period(ns):         62.510
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y12     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y11     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.510      150.850    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y18     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y18     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL_1
  To Clock:  CLK_O_8M388_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack      116.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.607ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.915ns (36.819%)  route 1.570ns (63.181%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.249     1.445 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.217     1.662    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.268     1.930 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.930    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.191   118.465    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.072   118.537    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.537    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                116.607    

Slack (MET) :             116.641ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.915ns (36.819%)  route 1.570ns (63.181%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.249     1.445 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.217     1.662    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.268     1.930 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.930    rtc_clk_gen/counter_0[6]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.191   118.465    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.106   118.571    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.571    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                116.641    

Slack (MET) :             117.108ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.633ns (31.873%)  route 1.353ns (68.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.235     1.431 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.431    rtc_clk_gen/counter_0[4]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.191   118.465    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.074   118.539    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.539    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                117.108    

Slack (MET) :             117.379ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.633ns (36.862%)  route 1.084ns (63.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.084     0.927    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.235     1.162 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.162    rtc_clk_gen/counter_0[2]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.191   118.465    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.076   118.541    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.541    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                117.379    

Slack (MET) :             117.388ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.654ns (37.625%)  route 1.084ns (62.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.084     0.927    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.256     1.183 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.183    rtc_clk_gen/counter_0[3]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.191   118.465    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.106   118.571    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.571    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                117.388    

Slack (MET) :             117.555ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.538ns (34.321%)  route 1.030ns (65.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.433    -0.122 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           1.030     0.908    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.105     1.013 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.013    rtc_clk_gen/counter_0[5]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.191   118.493    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.074   118.567    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.567    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                117.555    

Slack (MET) :             117.685ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.538ns (37.378%)  route 0.901ns (62.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.122 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.779    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.105     0.884 r  rtc_clk_gen/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.884    rtc_clk_gen/counter_0[0]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.191   118.493    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.076   118.569    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.569    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                117.685    

Slack (MET) :             117.704ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.549ns (37.853%)  route 0.901ns (62.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.122 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.779    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.116     0.895 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.895    rtc_clk_gen/counter_0[1]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.191   118.493    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.106   118.599    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.599    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                117.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.247ns (50.769%)  route 0.240ns (49.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.240    -0.189    rtc_clk_gen/counter[1]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.090    rtc_clk_gen/counter_0[1]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.445    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.388%)  route 0.284ns (57.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.284    -0.128    rtc_clk_gen/counter[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    rtc_clk_gen/counter_0[5]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.255    -0.560    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.439    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.208ns (39.481%)  route 0.319ns (60.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.319    -0.093    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.044    -0.049 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.049    rtc_clk_gen/counter_0[6]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.445    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.596%)  route 0.319ns (60.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.319    -0.093    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT5 (Prop_lut5_I1_O)        0.045    -0.048 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.048    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120    -0.456    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.926%)  route 0.342ns (62.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.342    -0.070    rtc_clk_gen/counter[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.025 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.025    rtc_clk_gen/counter_0[4]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.255    -0.560    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.439    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.020%)  route 0.405ns (65.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.405    -0.007    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.038 r  rtc_clk_gen/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.038    rtc_clk_gen/counter_0[0]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121    -0.455    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.208ns (32.189%)  route 0.438ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.438     0.026    rtc_clk_gen/counter[2]
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.044     0.070 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.070    rtc_clk_gen/counter_0[3]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.445    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.294%)  route 0.438ns (67.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.438     0.026    rtc_clk_gen/counter[2]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.071 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.071    rtc_clk_gen/counter_0[2]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.455    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_8M388_PLL_1
Waveform(ns):       { 0.000 59.620 }
Period(ns):         119.240
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         119.240     117.647    BUFGCTRL_X0Y4    sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         119.240     117.991    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X38Y45     rtc_clk_gen/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       119.240     94.120     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y46     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X38Y45     rtc_clk_gen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_1
  To Clock:  clkfbout_PLL_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y5    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       22.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.282ns  (logic 8.585ns (21.855%)  route 30.697ns (78.145%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.663    36.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105    36.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.421    38.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.732    
  -------------------------------------------------------------------
                         slack                                 22.452    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.081ns  (logic 8.585ns (21.967%)  route 30.496ns (78.033%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 61.540 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.663    36.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105    36.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.220    38.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.288    61.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
                         clock pessimism              0.342    61.881    
                         clock uncertainty           -0.214    61.668    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.178    
                         arrival time                         -38.531    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.086ns  (logic 8.585ns (21.964%)  route 30.501ns (78.036%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.518    36.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=17, routed)          2.370    38.536    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.536    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.651ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.082ns  (logic 8.585ns (21.966%)  route 30.497ns (78.034%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.527    36.070    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.175 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=17, routed)          2.357    38.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[0]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.532    
  -------------------------------------------------------------------
                         slack                                 22.651    

Slack (MET) :             22.677ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.055ns  (logic 8.585ns (21.982%)  route 30.470ns (78.018%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.590    36.113    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.287    38.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.505    
  -------------------------------------------------------------------
                         slack                                 22.677    

Slack (MET) :             22.708ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.023ns  (logic 8.585ns (22.000%)  route 30.438ns (78.000%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.527    36.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I3_O)        0.105    36.156 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.318    38.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.473    
  -------------------------------------------------------------------
                         slack                                 22.708    

Slack (MET) :             22.716ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        39.018ns  (logic 8.585ns (22.003%)  route 30.433ns (77.997%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.648    36.191    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.296 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=17, routed)          2.172    38.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.468    
  -------------------------------------------------------------------
                         slack                                 22.716    

Slack (MET) :             22.784ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        38.942ns  (logic 8.585ns (22.046%)  route 30.357ns (77.954%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.570    36.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.194    38.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -38.392    
  -------------------------------------------------------------------
                         slack                                 22.784    

Slack (MET) :             22.797ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        38.934ns  (logic 8.585ns (22.050%)  route 30.349ns (77.950%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.570    36.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.186    38.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.384    
  -------------------------------------------------------------------
                         slack                                 22.797    

Slack (MET) :             22.800ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        38.932ns  (logic 8.585ns (22.051%)  route 30.347ns (77.949%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.751    36.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I3_O)        0.105    36.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.003    38.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.382    
  -------------------------------------------------------------------
                         slack                                 22.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.842%)  route 0.188ns (57.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.557    -0.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/CLK_O_16M
    SLICE_X29Y84         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/Q
                         net (fo=1, routed)           0.188    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/s_out2result[123]
    SLICE_X13Y79         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.822    -0.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X13Y79         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/C
                         clock pessimism              0.274    -0.550    
                         clock uncertainty            0.214    -0.337    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.066    -0.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.210ns (58.984%)  route 0.146ns (41.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.587    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/CLK_O_16M
    SLICE_X2Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/Q
                         net (fo=3, routed)           0.146    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/s_done
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.046    -0.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/irq_flag_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag0
    SLICE_X3Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.856    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/CLK_O_16M
    SLICE_X3Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/C
                         clock pessimism              0.252    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.107    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.749%)  route 0.173ns (45.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.582    -0.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X6Y70          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/Q
                         net (fo=1, routed)           0.173    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/data3[15]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/qout_r[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[15]
    SLICE_X6Y71          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X6Y71          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.214    -0.331    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.120    -0.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.267ns (66.772%)  route 0.133ns (33.228%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.562    -0.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X33Y40         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/Q
                         net (fo=1, routed)           0.133    -0.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[13]
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_6/O
                         net (fo=1, routed)           0.000    -0.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_6_n_0
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_3_n_0
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.177 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[13]
    SLICE_X30Y41         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.831    -0.816    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y41         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/C
                         clock pessimism              0.255    -0.561    
                         clock uncertainty            0.214    -0.348    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134    -0.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.281ns (69.823%)  route 0.121ns (30.177%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.561    -0.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X31Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/Q
                         net (fo=1, routed)           0.121    -0.316    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg_n_0_[21]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.045    -0.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[21]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[21]_i_4__1_n_0
    SLICE_X30Y39         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_2_n_0
    SLICE_X30Y39         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[17]
    SLICE_X30Y39         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y39         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.214    -0.352    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.134    -0.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.281ns (69.750%)  route 0.122ns (30.250%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.553    -0.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X33Y27         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg_n_0_[11]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[11]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[11]_i_4__0_n_0
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.205 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.205    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_2__0_n_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[9]
    SLICE_X30Y27         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.819    -0.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y27         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/C
                         clock pessimism              0.255    -0.573    
                         clock uncertainty            0.214    -0.360    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.134    -0.226    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.307ns (72.381%)  route 0.117ns (27.619%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.562    -0.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X33Y40         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.449 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[7]
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.098    -0.234 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[9]_i_6/O
                         net (fo=1, routed)           0.000    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[9]_i_6_n_0
    SLICE_X34Y40         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.172 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.172    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_3_n_0
    SLICE_X34Y40         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.153 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[7]
    SLICE_X34Y40         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X34Y40         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/C
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.214    -0.330    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.134    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.249%)  route 0.081ns (21.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.591    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X6Y38          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/Q
                         net (fo=1, routed)           0.081    -0.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[170]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_7__3/O
                         net (fo=1, routed)           0.000    -0.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_7__3_n_0
    SLICE_X7Y38          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.193 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3__2_n_0
    SLICE_X7Y38          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X7Y38          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.862    -0.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X7Y38          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.250    -0.535    
                         clock uncertainty            0.214    -0.322    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105    -0.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.290ns (72.646%)  route 0.109ns (27.354%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.566    -0.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X8Y45          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/Q
                         net (fo=1, routed)           0.109    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[52]
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_6__2/O
                         net (fo=1, routed)           0.000    -0.255    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_6__2_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.193 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_3__1_n_0
    SLICE_X11Y44         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[4]
    SLICE_X11Y44         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.836    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X11Y44         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.214    -0.324    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.105    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.380%)  route 0.207ns (52.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.583    -0.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X5Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/Q
                         net (fo=1, routed)           0.207    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/data3[12]
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.164 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/qout_r[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[12]
    SLICE_X6Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.851    -0.795    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X6Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.214    -0.329    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL_1
  To Clock:  CLK_O_8M388_PLL

Setup :            0  Failing Endpoints,  Worst Slack      116.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.558ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.915ns (36.819%)  route 1.570ns (63.181%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.249     1.445 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.217     1.662    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.268     1.930 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.930    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.072   118.488    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.488    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                116.558    

Slack (MET) :             116.592ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.915ns (36.819%)  route 1.570ns (63.181%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.249     1.445 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.217     1.662    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.268     1.930 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.930    rtc_clk_gen/counter_0[6]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.106   118.522    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.522    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                116.592    

Slack (MET) :             117.059ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.633ns (31.873%)  route 1.353ns (68.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.235     1.431 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.431    rtc_clk_gen/counter_0[4]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.074   118.490    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.490    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                117.059    

Slack (MET) :             117.330ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.633ns (36.862%)  route 1.084ns (63.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.084     0.927    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.235     1.162 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.162    rtc_clk_gen/counter_0[2]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.076   118.492    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.492    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                117.330    

Slack (MET) :             117.339ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.654ns (37.625%)  route 1.084ns (62.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.084     0.927    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.256     1.183 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.183    rtc_clk_gen/counter_0[3]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.106   118.522    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.522    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                117.339    

Slack (MET) :             117.505ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.538ns (34.321%)  route 1.030ns (65.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.433    -0.122 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           1.030     0.908    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.105     1.013 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.013    rtc_clk_gen/counter_0[5]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.074   118.518    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.518    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                117.505    

Slack (MET) :             117.635ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.538ns (37.378%)  route 0.901ns (62.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.122 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.779    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.105     0.884 r  rtc_clk_gen/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.884    rtc_clk_gen/counter_0[0]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.076   118.520    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.520    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                117.635    

Slack (MET) :             117.654ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.549ns (37.853%)  route 0.901ns (62.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.122 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.779    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.116     0.895 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.895    rtc_clk_gen/counter_0[1]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.106   118.550    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.550    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                117.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.247ns (50.769%)  route 0.240ns (49.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.240    -0.189    rtc_clk_gen/counter[1]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.090    rtc_clk_gen/counter_0[1]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.204    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.388%)  route 0.284ns (57.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.284    -0.128    rtc_clk_gen/counter[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    rtc_clk_gen/counter_0[5]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.255    -0.560    
                         clock uncertainty            0.241    -0.319    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.198    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.208ns (39.481%)  route 0.319ns (60.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.319    -0.093    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.044    -0.049 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.049    rtc_clk_gen/counter_0[6]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.204    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.596%)  route 0.319ns (60.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.319    -0.093    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT5 (Prop_lut5_I1_O)        0.045    -0.048 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.048    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120    -0.215    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.926%)  route 0.342ns (62.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.342    -0.070    rtc_clk_gen/counter[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.025 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.025    rtc_clk_gen/counter_0[4]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.255    -0.560    
                         clock uncertainty            0.241    -0.319    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.198    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.020%)  route 0.405ns (65.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.405    -0.007    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.038 r  rtc_clk_gen/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.038    rtc_clk_gen/counter_0[0]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121    -0.214    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.208ns (32.189%)  route 0.438ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.438     0.026    rtc_clk_gen/counter[2]
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.044     0.070 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.070    rtc_clk_gen/counter_0[3]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.204    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.294%)  route 0.438ns (67.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.438     0.026    rtc_clk_gen/counter[2]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.071 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.071    rtc_clk_gen/counter_0[2]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.214    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       22.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.282ns  (logic 8.585ns (21.855%)  route 30.697ns (78.145%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.663    36.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105    36.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.421    38.732    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.732    
  -------------------------------------------------------------------
                         slack                                 22.452    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.081ns  (logic 8.585ns (21.967%)  route 30.496ns (78.033%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 61.540 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.663    36.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105    36.311 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.220    38.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.288    61.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
                         clock pessimism              0.342    61.881    
                         clock uncertainty           -0.214    61.668    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.178    
                         arrival time                         -38.531    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.086ns  (logic 8.585ns (21.964%)  route 30.501ns (78.036%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.518    36.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=17, routed)          2.370    38.536    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.536    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.651ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.082ns  (logic 8.585ns (21.966%)  route 30.497ns (78.034%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.527    36.070    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.175 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=17, routed)          2.357    38.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[0]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.532    
  -------------------------------------------------------------------
                         slack                                 22.651    

Slack (MET) :             22.677ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.055ns  (logic 8.585ns (21.982%)  route 30.470ns (78.018%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.590    36.113    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.287    38.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.505    
  -------------------------------------------------------------------
                         slack                                 22.677    

Slack (MET) :             22.708ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.023ns  (logic 8.585ns (22.000%)  route 30.438ns (78.000%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.527    36.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I3_O)        0.105    36.156 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.318    38.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.473    
  -------------------------------------------------------------------
                         slack                                 22.708    

Slack (MET) :             22.716ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        39.018ns  (logic 8.585ns (22.003%)  route 30.433ns (77.997%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=8 LUT4=4 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.696    35.438    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.105    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.648    36.191    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.105    36.296 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=17, routed)          2.172    38.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -38.468    
  -------------------------------------------------------------------
                         slack                                 22.716    

Slack (MET) :             22.784ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        38.942ns  (logic 8.585ns (22.046%)  route 30.357ns (77.954%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.570    36.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.194    38.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -38.392    
  -------------------------------------------------------------------
                         slack                                 22.784    

Slack (MET) :             22.797ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        38.934ns  (logic 8.585ns (22.050%)  route 30.349ns (77.950%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.570    36.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.105    36.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.186    38.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.384    
  -------------------------------------------------------------------
                         slack                                 22.797    

Slack (MET) :             22.800ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        38.932ns  (logic 8.585ns (22.051%)  route 30.347ns (77.949%))
  Logic Levels:           55  (CARRY4=13 LUT2=1 LUT3=7 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 61.544 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.373    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X49Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.022     0.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[6]
    SLICE_X54Y4          LUT5 (Prop_lut5_I1_O)        0.252     1.072 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7/O
                         net (fo=7, routed)           1.251     2.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.264     2.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40/O
                         net (fo=1, routed)           0.654     3.241    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_40_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.105     3.346 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18/O
                         net (fo=1, routed)           0.470     3.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_18_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.105     3.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.417     4.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X59Y7          LUT5 (Prop_lut5_I0_O)        0.105     4.442 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20__0/O
                         net (fo=7, routed)           0.878     5.320    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X57Y7          LUT3 (Prop_lut3_I1_O)        0.118     5.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29/O
                         net (fo=6, routed)           0.457     5.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__29_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I0_O)        0.268     6.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__6/O
                         net (fo=88, routed)          1.067     7.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.105     7.335 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_35/O
                         net (fo=3, routed)           0.784     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[8]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.105     8.224 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__7/O
                         net (fo=41, routed)          0.653     8.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_38
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.983 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__68/O
                         net (fo=21, routed)          0.566     9.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.105     9.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61/O
                         net (fo=35, routed)          0.795    10.449    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.264    10.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.814    11.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.105    11.632 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.577    12.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X56Y27         LUT6 (Prop_lut6_I0_O)        0.105    12.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.130    12.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.105    12.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__18/O
                         net (fo=1, routed)           0.503    13.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    13.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.923    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.021 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.119 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          1.164    15.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.263    15.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4/O
                         net (fo=11, routed)          0.383    16.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__4_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.275    16.493 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9/O
                         net (fo=1, routed)           0.292    16.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__9_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.105    16.889 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11/O
                         net (fo=1, routed)           0.628    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__11_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.348    18.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__21_0
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.105    19.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.917    19.993    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.105    20.098 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__20/O
                         net (fo=8, routed)           0.490    20.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__9_2
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.105    20.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.391    21.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.105    21.190 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__106/O
                         net (fo=7, routed)           0.519    21.709    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.105    21.814 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__10/O
                         net (fo=4, routed)           0.651    22.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.105    22.571 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__18/O
                         net (fo=6, routed)           0.545    23.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X53Y5          LUT3 (Prop_lut3_I2_O)        0.105    23.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.617    23.838    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.105    23.943 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5/O
                         net (fo=1, routed)           0.411    24.353    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__5_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.105    24.458 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__11/O
                         net (fo=19, routed)          0.690    25.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X53Y10         LUT6 (Prop_lut6_I1_O)        0.105    25.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5/O
                         net (fo=28, routed)          0.883    26.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__5_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.105    26.241 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__6/O
                         net (fo=1, routed)           0.436    26.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.105    26.783 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__4/O
                         net (fo=4, routed)           0.747    27.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[16]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105    27.635 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.075 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.075    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.133    29.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r_reg[0]_3[0]
    SLICE_X46Y6          LUT3 (Prop_lut3_I2_O)        0.275    29.615 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/qout_r[0]_i_6__8/O
                         net (fo=5, routed)           0.415    30.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.105    30.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.839    30.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.105    31.079 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.493    31.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.105    31.677 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    31.677    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.266 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.718    32.985    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.275    33.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__7/O
                         net (fo=6, routed)           0.551    33.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.105    33.916 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__12/O
                         net (fo=4, routed)           0.355    34.270    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.105    34.375 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=7, routed)           0.262    34.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.105    34.742 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.676    35.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I1_O)        0.105    35.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.751    36.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I3_O)        0.105    36.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.003    38.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.292    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.342    61.885    
                         clock uncertainty           -0.214    61.672    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.182    
                         arrival time                         -38.382    
  -------------------------------------------------------------------
                         slack                                 22.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.842%)  route 0.188ns (57.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.557    -0.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/CLK_O_16M
    SLICE_X29Y84         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out_reg[123]/Q
                         net (fo=1, routed)           0.188    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/s_out2result[123]
    SLICE_X13Y79         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.822    -0.824    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X13Y79         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]/C
                         clock pessimism              0.274    -0.550    
                         clock uncertainty            0.214    -0.337    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.066    -0.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[123]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.210ns (58.984%)  route 0.146ns (41.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.587    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/CLK_O_16M
    SLICE_X2Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/cmd_ack_reg/Q
                         net (fo=3, routed)           0.146    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/s_done
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.046    -0.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/irq_flag_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag0
    SLICE_X3Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.856    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/CLK_O_16M
    SLICE_X3Y19          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg/C
                         clock pessimism              0.252    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.107    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/irq_flag_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.749%)  route 0.173ns (45.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.582    -0.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X6Y70          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[111]/Q
                         net (fo=1, routed)           0.173    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/data3[15]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/qout_r[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[15]
    SLICE_X6Y71          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X6Y71          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.214    -0.331    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.120    -0.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.267ns (66.772%)  route 0.133ns (33.228%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.562    -0.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X33Y40         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[13]/Q
                         net (fo=1, routed)           0.133    -0.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[13]
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_6/O
                         net (fo=1, routed)           0.000    -0.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[17]_i_6_n_0
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_3_n_0
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.177 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[13]
    SLICE_X30Y41         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.831    -0.816    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y41         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]/C
                         clock pessimism              0.255    -0.561    
                         clock uncertainty            0.214    -0.348    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134    -0.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.281ns (69.823%)  route 0.121ns (30.177%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.561    -0.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X31Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg[21]/Q
                         net (fo=1, routed)           0.121    -0.316    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_out_reg_n_0_[21]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.045    -0.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[21]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[21]_i_4__1_n_0
    SLICE_X30Y39         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_2_n_0
    SLICE_X30Y39         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[17]
    SLICE_X30Y39         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y39         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.214    -0.352    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.134    -0.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.281ns (69.750%)  route 0.122ns (30.250%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.553    -0.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X33Y27         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg_n_0_[11]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.278 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[11]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[11]_i_4__0_n_0
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.205 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.205    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_2__0_n_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[9]
    SLICE_X30Y27         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.819    -0.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X30Y27         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]/C
                         clock pessimism              0.255    -0.573    
                         clock uncertainty            0.214    -0.360    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.134    -0.226    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.307ns (72.381%)  route 0.117ns (27.619%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.562    -0.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X33Y40         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.449 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[7]
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.098    -0.234 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[9]_i_6/O
                         net (fo=1, routed)           0.000    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[9]_i_6_n_0
    SLICE_X34Y40         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.172 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.172    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_3_n_0
    SLICE_X34Y40         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.153 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[7]
    SLICE_X34Y40         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X34Y40         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/C
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.214    -0.330    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.134    -0.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.249%)  route 0.081ns (21.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.591    -0.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X6Y38          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[170]/Q
                         net (fo=1, routed)           0.081    -0.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[170]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_7__3/O
                         net (fo=1, routed)           0.000    -0.258    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_7__3_n_0
    SLICE_X7Y38          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.193 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3__2_n_0
    SLICE_X7Y38          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X7Y38          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.862    -0.785    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X7Y38          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.250    -0.535    
                         clock uncertainty            0.214    -0.322    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105    -0.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.290ns (72.646%)  route 0.109ns (27.354%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.566    -0.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X8Y45          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[52]/Q
                         net (fo=1, routed)           0.109    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[52]
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_6__2/O
                         net (fo=1, routed)           0.000    -0.255    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_6__2_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.193 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_3__1_n_0
    SLICE_X11Y44         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[4]
    SLICE_X11Y44         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.836    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X11Y44         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.214    -0.324    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.105    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.380%)  route 0.207ns (52.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.583    -0.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/CLK_O_16M
    SLICE_X5Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result_reg[108]/Q
                         net (fo=1, routed)           0.207    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/data3[12]
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.164 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/qout_r[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[12]
    SLICE_X6Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.851    -0.795    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X6Y80          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.214    -0.329    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_des_aes_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL
  To Clock:  CLK_O_8M388_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack      116.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.558ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.915ns (36.819%)  route 1.570ns (63.181%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.249     1.445 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.217     1.662    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.268     1.930 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.930    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.072   118.488    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.488    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                116.558    

Slack (MET) :             116.592ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.915ns (36.819%)  route 1.570ns (63.181%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.249     1.445 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.217     1.662    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.268     1.930 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.930    rtc_clk_gen/counter_0[6]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.106   118.522    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.522    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                116.592    

Slack (MET) :             117.059ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.633ns (31.873%)  route 1.353ns (68.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.353     1.196    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.235     1.431 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.431    rtc_clk_gen/counter_0[4]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.074   118.490    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.490    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                117.059    

Slack (MET) :             117.330ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.633ns (36.862%)  route 1.084ns (63.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.084     0.927    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.235     1.162 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.162    rtc_clk_gen/counter_0[2]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.076   118.492    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.492    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                117.330    

Slack (MET) :             117.339ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.654ns (37.625%)  route 1.084ns (62.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.157 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.084     0.927    rtc_clk_gen/counter[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.256     1.183 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.183    rtc_clk_gen/counter_0[3]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.418   118.657    
                         clock uncertainty           -0.241   118.416    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.106   118.522    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.522    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                117.339    

Slack (MET) :             117.505ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.538ns (34.321%)  route 1.030ns (65.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.433    -0.122 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           1.030     0.908    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.105     1.013 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.013    rtc_clk_gen/counter_0[5]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.074   118.518    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.518    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                117.505    

Slack (MET) :             117.635ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.538ns (37.378%)  route 0.901ns (62.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.122 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.779    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.105     0.884 r  rtc_clk_gen/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.884    rtc_clk_gen/counter_0[0]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.076   118.520    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.520    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                117.635    

Slack (MET) :             117.654ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.549ns (37.853%)  route 0.901ns (62.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 118.239 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.368    -0.555    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.122 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.779    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.116     0.895 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.895    rtc_clk_gen/counter_0[1]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.258   118.239    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.446   118.685    
                         clock uncertainty           -0.241   118.444    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.106   118.550    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.550    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                117.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.247ns (50.769%)  route 0.240ns (49.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.240    -0.189    rtc_clk_gen/counter[1]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.090    rtc_clk_gen/counter_0[1]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.204    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.388%)  route 0.284ns (57.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.284    -0.128    rtc_clk_gen/counter[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    rtc_clk_gen/counter_0[5]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.255    -0.560    
                         clock uncertainty            0.241    -0.319    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.198    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.208ns (39.481%)  route 0.319ns (60.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.319    -0.093    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.044    -0.049 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.049    rtc_clk_gen/counter_0[6]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.204    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.596%)  route 0.319ns (60.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.319    -0.093    rtc_clk_gen/counter[5]
    SLICE_X38Y45         LUT5 (Prop_lut5_I1_O)        0.045    -0.048 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.048    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120    -0.215    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.926%)  route 0.342ns (62.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.342    -0.070    rtc_clk_gen/counter[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.025 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.025    rtc_clk_gen/counter_0[4]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.255    -0.560    
                         clock uncertainty            0.241    -0.319    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.198    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.020%)  route 0.405ns (65.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.412 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.405    -0.007    rtc_clk_gen/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.038 r  rtc_clk_gen/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.038    rtc_clk_gen/counter_0[0]
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y46         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121    -0.214    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.208ns (32.189%)  route 0.438ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.438     0.026    rtc_clk_gen/counter[2]
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.044     0.070 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.070    rtc_clk_gen/counter_0[3]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.204    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.294%)  route 0.438ns (67.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.438     0.026    rtc_clk_gen/counter[2]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.071 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.071    rtc_clk_gen/counter_0[2]
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.815    rtc_clk_gen/CLK_O_8M388
    SLICE_X38Y45         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.239    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.214    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       39.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.315ns  (logic 0.484ns (2.169%)  route 21.831ns (97.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 61.505 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.435    21.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y18         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.254    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/C
                         clock pessimism              0.342    61.847    
                         clock uncertainty           -0.214    61.633    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.331    61.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]
  -------------------------------------------------------------------
                         required time                         61.302    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 39.540    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.315ns  (logic 0.484ns (2.169%)  route 21.831ns (97.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 61.505 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.435    21.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y18         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.254    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/C
                         clock pessimism              0.342    61.847    
                         clock uncertainty           -0.214    61.633    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.331    61.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]
  -------------------------------------------------------------------
                         required time                         61.302    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 39.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.829%)  route 0.542ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.278     0.204    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X58Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X58Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X58Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.829%)  route 0.542ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.278     0.204    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X58Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X58Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X58Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       39.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.315ns  (logic 0.484ns (2.169%)  route 21.831ns (97.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 61.505 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.435    21.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y18         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.254    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/C
                         clock pessimism              0.342    61.847    
                         clock uncertainty           -0.214    61.633    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.331    61.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]
  -------------------------------------------------------------------
                         required time                         61.302    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 39.540    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.315ns  (logic 0.484ns (2.169%)  route 21.831ns (97.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 61.505 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.435    21.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y18         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.254    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/C
                         clock pessimism              0.342    61.847    
                         clock uncertainty           -0.214    61.633    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.331    61.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]
  -------------------------------------------------------------------
                         required time                         61.302    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 39.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.829%)  route 0.542ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.278     0.204    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X58Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X58Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X58Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.829%)  route 0.542ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.278     0.204    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X58Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X58Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X58Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       39.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.301    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         61.301    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.501ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.214    61.632    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.501    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.315ns  (logic 0.484ns (2.169%)  route 21.831ns (97.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 61.505 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.435    21.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y18         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.254    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/C
                         clock pessimism              0.342    61.847    
                         clock uncertainty           -0.214    61.633    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.331    61.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]
  -------------------------------------------------------------------
                         required time                         61.302    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 39.540    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        22.315ns  (logic 0.484ns (2.169%)  route 21.831ns (97.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 61.505 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.435    21.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y18         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.254    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/C
                         clock pessimism              0.342    61.847    
                         clock uncertainty           -0.214    61.633    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.331    61.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]
  -------------------------------------------------------------------
                         required time                         61.302    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 39.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.829%)  route 0.542ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.278     0.204    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X58Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X58Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X58Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.829%)  route 0.542ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.278     0.204    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X58Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X58Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.508    -0.274    
                         clock uncertainty            0.214    -0.061    
    SLICE_X58Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.214    -0.326    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       39.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.470ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.172    61.673    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         61.342    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.470    

Slack (MET) :             39.470ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.172    61.673    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         61.342    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.470    

Slack (MET) :             39.470ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.172    61.673    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         61.342    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.470    

Slack (MET) :             39.470ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.172    61.673    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.331    61.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         61.342    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.470    

Slack (MET) :             39.543ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.172    61.673    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[0]
  -------------------------------------------------------------------
                         required time                         61.415    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.543    

Slack (MET) :             39.543ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.172    61.673    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]
  -------------------------------------------------------------------
                         required time                         61.415    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.543    

Slack (MET) :             39.543ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.172    61.673    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[3]
  -------------------------------------------------------------------
                         required time                         61.415    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.543    

Slack (MET) :             39.543ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.426ns  (logic 0.484ns (2.158%)  route 21.942ns (97.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 61.504 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.546    21.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X14Y19         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.253    61.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X14Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]/C
                         clock pessimism              0.342    61.846    
                         clock uncertainty           -0.172    61.673    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.258    61.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[7]
  -------------------------------------------------------------------
                         required time                         61.415    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 39.543    

Slack (MET) :             39.581ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.315ns  (logic 0.484ns (2.169%)  route 21.831ns (97.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 61.505 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.435    21.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y18         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.254    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]/C
                         clock pessimism              0.342    61.847    
                         clock uncertainty           -0.172    61.674    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.331    61.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[1]
  -------------------------------------------------------------------
                         required time                         61.343    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 39.581    

Slack (MET) :             39.581ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        22.315ns  (logic 0.484ns (2.169%)  route 21.831ns (97.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 61.505 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.370    -0.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.379    -0.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.105     0.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)       21.435    21.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X15Y18         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        1.254    61.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X15Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]/C
                         clock pessimism              0.342    61.847    
                         clock uncertainty           -0.172    61.674    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.331    61.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt_reg[3]
  -------------------------------------------------------------------
                         required time                         61.343    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 39.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.968%)  route 0.538ns (72.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.275     0.200    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X59Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X59Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.829%)  route 0.542ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.278     0.204    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X58Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X58Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X58Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.829%)  route 0.542ns (72.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X60Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X59Y53         LUT1 (Prop_lut1_I0_O)        0.045    -0.075 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__14/O
                         net (fo=739, routed)         0.278     0.204    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]_1
    SLICE_X58Y47         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/CLK_O_16M
    SLICE_X58Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.508    -0.274    
    SLICE_X58Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.550%)  route 0.352ns (65.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.565    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X45Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.278    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/per_rst_n
    SLICE_X45Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/i___250/O
                         net (fo=3964, routed)        0.197    -0.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/elements_reg[0]_0
    SLICE_X41Y1          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8503, routed)        0.834    -0.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/CLK_O_16M
    SLICE_X41Y1          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]/C
                         clock pessimism              0.274    -0.539    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.595    





