
C:\Users\Philipp\Documents\Cocktailmaschine_V2.0\Debug\Cocktailmaschine_V2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cf0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08003e90  08003e90  00013e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003fdc  08003fdc  00013fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003fe0  08003fe0  00013fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08003fe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  7 .bss          00000f04  20000070  20000070  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000f74  20000f74  00020070  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015abf  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003644  00000000  00000000  00035b5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000a06f  00000000  00000000  000391a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e58  00000000  00000000  00043218  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001228  00000000  00000000  00044070  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008516  00000000  00000000  00045298  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000580c  00000000  00000000  0004d7ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  00052fba  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000307c  00000000  00000000  00053038  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000009c  00000000  00000000  000560b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  00056150  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003e78 	.word	0x08003e78

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003e78 	.word	0x08003e78

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <BSP_LED_On>:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8000290:	4b03      	ldr	r3, [pc, #12]	; (80002a0 <BSP_LED_On+0x10>)
 8000292:	2201      	movs	r2, #1
 8000294:	2120      	movs	r1, #32
 8000296:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800029a:	f000 bd01 	b.w	8000ca0 <HAL_GPIO_WritePin>
 800029e:	bf00      	nop
 80002a0:	20000000 	.word	0x20000000

080002a4 <BSP_LED_Off>:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80002a4:	4b03      	ldr	r3, [pc, #12]	; (80002b4 <BSP_LED_Off+0x10>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	2120      	movs	r1, #32
 80002aa:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80002ae:	f000 bcf7 	b.w	8000ca0 <HAL_GPIO_WritePin>
 80002b2:	bf00      	nop
 80002b4:	20000000 	.word	0x20000000

080002b8 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002b8:	4a07      	ldr	r2, [pc, #28]	; (80002d8 <HAL_Init+0x20>)
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002ba:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002bc:	6813      	ldr	r3, [r2, #0]
 80002be:	f043 0310 	orr.w	r3, r3, #16
 80002c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002c4:	2003      	movs	r0, #3
 80002c6:	f000 fb9d 	bl	8000a04 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002ca:	2000      	movs	r0, #0
 80002cc:	f002 fbb8 	bl	8002a40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80002d0:	f002 fb3a 	bl	8002948 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80002d4:	2000      	movs	r0, #0
 80002d6:	bd08      	pop	{r3, pc}
 80002d8:	40022000 	.word	0x40022000

080002dc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80002dc:	4a02      	ldr	r2, [pc, #8]	; (80002e8 <HAL_IncTick+0xc>)
 80002de:	6813      	ldr	r3, [r2, #0]
 80002e0:	3301      	adds	r3, #1
 80002e2:	6013      	str	r3, [r2, #0]
 80002e4:	4770      	bx	lr
 80002e6:	bf00      	nop
 80002e8:	20000de8 	.word	0x20000de8

080002ec <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80002ec:	4b01      	ldr	r3, [pc, #4]	; (80002f4 <HAL_GetTick+0x8>)
 80002ee:	6818      	ldr	r0, [r3, #0]
}
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	20000de8 	.word	0x20000de8

080002f8 <ADC_Disable>:
  *         stopped.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80002f8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80002fa:	6803      	ldr	r3, [r0, #0]
  *         stopped.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80002fc:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80002fe:	6898      	ldr	r0, [r3, #8]
 8000300:	f000 0003 	and.w	r0, r0, #3
 8000304:	2801      	cmp	r0, #1
 8000306:	d001      	beq.n	800030c <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000308:	2000      	movs	r0, #0
 800030a:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800030c:	681a      	ldr	r2, [r3, #0]
 800030e:	07d2      	lsls	r2, r2, #31
 8000310:	d5fa      	bpl.n	8000308 <ADC_Disable+0x10>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000312:	689a      	ldr	r2, [r3, #8]
 8000314:	f002 020d 	and.w	r2, r2, #13
 8000318:	2a01      	cmp	r2, #1
 800031a:	d109      	bne.n	8000330 <ADC_Disable+0x38>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800031c:	689a      	ldr	r2, [r3, #8]
 800031e:	f042 0202 	orr.w	r2, r2, #2
 8000322:	609a      	str	r2, [r3, #8]
 8000324:	2203      	movs	r2, #3
 8000326:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8000328:	f7ff ffe0 	bl	80002ec <HAL_GetTick>
 800032c:	4605      	mov	r5, r0
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800032e:	e008      	b.n	8000342 <ADC_Disable+0x4a>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000330:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000332:	f043 0310 	orr.w	r3, r3, #16
 8000336:	6463      	str	r3, [r4, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000338:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800033a:	f043 0301 	orr.w	r3, r3, #1
 800033e:	64a3      	str	r3, [r4, #72]	; 0x48
      
      return HAL_ERROR;
 8000340:	bd38      	pop	{r3, r4, r5, pc}
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000342:	6823      	ldr	r3, [r4, #0]
 8000344:	689b      	ldr	r3, [r3, #8]
 8000346:	07db      	lsls	r3, r3, #31
 8000348:	d5de      	bpl.n	8000308 <ADC_Disable+0x10>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800034a:	f7ff ffcf 	bl	80002ec <HAL_GetTick>
 800034e:	1b40      	subs	r0, r0, r5
 8000350:	2802      	cmp	r0, #2
 8000352:	d9f6      	bls.n	8000342 <ADC_Disable+0x4a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000354:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000356:	f043 0310 	orr.w	r3, r3, #16
 800035a:	6463      	str	r3, [r4, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800035c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800035e:	f043 0301 	orr.w	r3, r3, #1
 8000362:	64a3      	str	r3, [r4, #72]	; 0x48
        
        return HAL_ERROR;
 8000364:	2001      	movs	r0, #1
 8000366:	bd38      	pop	{r3, r4, r5, pc}

08000368 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000368:	b530      	push	{r4, r5, lr}
 800036a:	b097      	sub	sp, #92	; 0x5c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800036c:	2200      	movs	r2, #0
 800036e:	9200      	str	r2, [sp, #0]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000370:	4604      	mov	r4, r0
 8000372:	2800      	cmp	r0, #0
 8000374:	d066      	beq.n	8000444 <HAL_ADC_Init+0xdc>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000376:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000378:	06d9      	lsls	r1, r3, #27
 800037a:	d447      	bmi.n	800040c <HAL_ADC_Init+0xa4>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800037c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800037e:	b10b      	cbz	r3, 8000384 <HAL_ADC_Init+0x1c>
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000380:	2200      	movs	r2, #0
 8000382:	e031      	b.n	80003e8 <HAL_ADC_Init+0x80>
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000384:	6483      	str	r3, [r0, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000386:	6503      	str	r3, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8000388:	64c3      	str	r3, [r0, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800038a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 800038e:	f002 fb19 	bl	80029c4 <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000392:	6823      	ldr	r3, [r4, #0]
 8000394:	689b      	ldr	r3, [r3, #8]
 8000396:	00db      	lsls	r3, r3, #3
 8000398:	d4f2      	bmi.n	8000380 <HAL_ADC_Init+0x18>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800039a:	4620      	mov	r0, r4
 800039c:	f7ff ffac 	bl	80002f8 <ADC_Disable>
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80003a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80003a2:	06dd      	lsls	r5, r3, #27
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80003a4:	4602      	mov	r2, r0
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80003a6:	d41f      	bmi.n	80003e8 <HAL_ADC_Init+0x80>
 80003a8:	b9f0      	cbnz	r0, 80003e8 <HAL_ADC_Init+0x80>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80003aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80003ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80003b0:	f023 0302 	bic.w	r3, r3, #2
 80003b4:	f043 0302 	orr.w	r3, r3, #2
 80003b8:	6463      	str	r3, [r4, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80003ba:	6823      	ldr	r3, [r4, #0]
 80003bc:	689a      	ldr	r2, [r3, #8]
 80003be:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80003c2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80003c4:	689a      	ldr	r2, [r3, #8]
 80003c6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80003ca:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80003cc:	4b79      	ldr	r3, [pc, #484]	; (80005b4 <HAL_ADC_Init+0x24c>)
 80003ce:	4a7a      	ldr	r2, [pc, #488]	; (80005b8 <HAL_ADC_Init+0x250>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80003d6:	230a      	movs	r3, #10
 80003d8:	4353      	muls	r3, r2
          while(wait_loop_index != 0U)
          {
            wait_loop_index--;
 80003da:	9300      	str	r3, [sp, #0]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
          while(wait_loop_index != 0U)
 80003dc:	9b00      	ldr	r3, [sp, #0]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d0ce      	beq.n	8000380 <HAL_ADC_Init+0x18>
          {
            wait_loop_index--;
 80003e2:	9b00      	ldr	r3, [sp, #0]
 80003e4:	3b01      	subs	r3, #1
 80003e6:	e7f8      	b.n	80003da <HAL_ADC_Init+0x72>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80003e8:	6823      	ldr	r3, [r4, #0]
 80003ea:	6899      	ldr	r1, [r3, #8]
 80003ec:	00c9      	lsls	r1, r1, #3
 80003ee:	d502      	bpl.n	80003f6 <HAL_ADC_Init+0x8e>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80003f0:	689b      	ldr	r3, [r3, #8]
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80003f2:	009d      	lsls	r5, r3, #2
 80003f4:	d50a      	bpl.n	800040c <HAL_ADC_Init+0xa4>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80003f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80003f8:	f023 0312 	bic.w	r3, r3, #18
 80003fc:	f043 0310 	orr.w	r3, r3, #16
 8000400:	6463      	str	r3, [r4, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000402:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	64a3      	str	r3, [r4, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 800040a:	2201      	movs	r2, #1
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800040c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800040e:	06d8      	lsls	r0, r3, #27
 8000410:	d412      	bmi.n	8000438 <HAL_ADC_Init+0xd0>
 8000412:	b98a      	cbnz	r2, 8000438 <HAL_ADC_Init+0xd0>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000414:	6823      	ldr	r3, [r4, #0]
 8000416:	6899      	ldr	r1, [r3, #8]
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
      (tmp_hal_status == HAL_OK)                                &&
 8000418:	0749      	lsls	r1, r1, #29
 800041a:	d40d      	bmi.n	8000438 <HAL_ADC_Init+0xd0>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800041c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800041e:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8000422:	f041 0102 	orr.w	r1, r1, #2
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000426:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800042a:	6461      	str	r1, [r4, #68]	; 0x44
 800042c:	4963      	ldr	r1, [pc, #396]	; (80005bc <HAL_ADC_Init+0x254>)
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800042e:	d00b      	beq.n	8000448 <HAL_ADC_Init+0xe0>
 8000430:	428b      	cmp	r3, r1
 8000432:	f040 80aa 	bne.w	800058a <HAL_ADC_Init+0x222>
 8000436:	e0b4      	b.n	80005a2 <HAL_ADC_Init+0x23a>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000438:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800043a:	f023 0312 	bic.w	r3, r3, #18
 800043e:	f043 0310 	orr.w	r3, r3, #16
 8000442:	6463      	str	r3, [r4, #68]	; 0x44
  __IO uint32_t wait_loop_index = 0U;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 8000444:	2001      	movs	r0, #1
 8000446:	e0b2      	b.n	80005ae <HAL_ADC_Init+0x246>
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000448:	4a5d      	ldr	r2, [pc, #372]	; (80005c0 <HAL_ADC_Init+0x258>)
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800044a:	9101      	str	r1, [sp, #4]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800044c:	6899      	ldr	r1, [r3, #8]
 800044e:	f001 0103 	and.w	r1, r1, #3
 8000452:	2901      	cmp	r1, #1
 8000454:	d102      	bne.n	800045c <HAL_ADC_Init+0xf4>
 8000456:	6819      	ldr	r1, [r3, #0]
 8000458:	07cd      	lsls	r5, r1, #31
 800045a:	d40d      	bmi.n	8000478 <HAL_ADC_Init+0x110>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800045c:	9901      	ldr	r1, [sp, #4]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800045e:	2900      	cmp	r1, #0
 8000460:	f000 808c 	beq.w	800057c <HAL_ADC_Init+0x214>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000464:	6888      	ldr	r0, [r1, #8]
 8000466:	f000 0003 	and.w	r0, r0, #3
 800046a:	2801      	cmp	r0, #1
 800046c:	f040 8086 	bne.w	800057c <HAL_ADC_Init+0x214>
 8000470:	6809      	ldr	r1, [r1, #0]
 8000472:	07c8      	lsls	r0, r1, #31
 8000474:	f140 8082 	bpl.w	800057c <HAL_ADC_Init+0x214>
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000478:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800047a:	68e5      	ldr	r5, [r4, #12]
 800047c:	69e0      	ldr	r0, [r4, #28]
 800047e:	2a01      	cmp	r2, #1
 8000480:	68a2      	ldr	r2, [r4, #8]
 8000482:	ea42 0205 	orr.w	r2, r2, r5
 8000486:	bf0c      	ite	eq
 8000488:	2100      	moveq	r1, #0
 800048a:	f44f 5180 	movne.w	r1, #4096	; 0x1000
 800048e:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8000492:	4311      	orrs	r1, r2
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000494:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000496:	2a01      	cmp	r2, #1
 8000498:	d111      	bne.n	80004be <HAL_ADC_Init+0x156>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800049a:	b930      	cbnz	r0, 80004aa <HAL_ADC_Init+0x142>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800049c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800049e:	3a01      	subs	r2, #1
 80004a0:	ea41 4142 	orr.w	r1, r1, r2, lsl #17
 80004a4:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80004a8:	e009      	b.n	80004be <HAL_ADC_Init+0x156>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80004aa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80004ac:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80004b0:	f042 0220 	orr.w	r2, r2, #32
 80004b4:	6462      	str	r2, [r4, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004b6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80004b8:	f042 0201 	orr.w	r2, r2, #1
 80004bc:	64a2      	str	r2, [r4, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80004be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80004c0:	2a01      	cmp	r2, #1
 80004c2:	d02f      	beq.n	8000524 <HAL_ADC_Init+0x1bc>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80004c4:	483f      	ldr	r0, [pc, #252]	; (80005c4 <HAL_ADC_Init+0x25c>)
 80004c6:	4283      	cmp	r3, r0
 80004c8:	d003      	beq.n	80004d2 <HAL_ADC_Init+0x16a>
 80004ca:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80004ce:	4283      	cmp	r3, r0
 80004d0:	d114      	bne.n	80004fc <HAL_ADC_Init+0x194>
 80004d2:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 80004d6:	d014      	beq.n	8000502 <HAL_ADC_Init+0x19a>
 80004d8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80004dc:	d014      	beq.n	8000508 <HAL_ADC_Init+0x1a0>
 80004de:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 80004e2:	d014      	beq.n	800050e <HAL_ADC_Init+0x1a6>
 80004e4:	f5b2 5f8a 	cmp.w	r2, #4416	; 0x1140
 80004e8:	d014      	beq.n	8000514 <HAL_ADC_Init+0x1ac>
 80004ea:	f5b2 5f84 	cmp.w	r2, #4224	; 0x1080
 80004ee:	d014      	beq.n	800051a <HAL_ADC_Init+0x1b2>
 80004f0:	f5b2 5f86 	cmp.w	r2, #4288	; 0x10c0
 80004f4:	bf08      	it	eq
 80004f6:	f44f 72c0 	moveq.w	r2, #384	; 0x180
 80004fa:	e010      	b.n	800051e <HAL_ADC_Init+0x1b6>
 80004fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000500:	e00d      	b.n	800051e <HAL_ADC_Init+0x1b6>
 8000502:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8000506:	e00a      	b.n	800051e <HAL_ADC_Init+0x1b6>
 8000508:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 800050c:	e007      	b.n	800051e <HAL_ADC_Init+0x1b6>
 800050e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000512:	e004      	b.n	800051e <HAL_ADC_Init+0x1b6>
 8000514:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8000518:	e001      	b.n	800051e <HAL_ADC_Init+0x1b6>
 800051a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800051e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000520:	4301      	orrs	r1, r0
 8000522:	4311      	orrs	r1, r2
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000524:	689a      	ldr	r2, [r3, #8]
 8000526:	f012 0f0c 	tst.w	r2, #12
 800052a:	d10b      	bne.n	8000544 <HAL_ADC_Init+0x1dc>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800052c:	68da      	ldr	r2, [r3, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800052e:	69a0      	ldr	r0, [r4, #24]
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000530:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000534:	f022 0202 	bic.w	r2, r2, #2
 8000538:	60da      	str	r2, [r3, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800053a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800053c:	0052      	lsls	r2, r2, #1
 800053e:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8000542:	4311      	orrs	r1, r2
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000544:	68d8      	ldr	r0, [r3, #12]
 8000546:	4a20      	ldr	r2, [pc, #128]	; (80005c8 <HAL_ADC_Init+0x260>)
 8000548:	4002      	ands	r2, r0
 800054a:	4311      	orrs	r1, r2
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800054c:	6922      	ldr	r2, [r4, #16]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800054e:	60d9      	str	r1, [r3, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000550:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000552:	bf08      	it	eq
 8000554:	6a21      	ldreq	r1, [r4, #32]
 8000556:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000558:	bf03      	ittte	eq
 800055a:	f101 31ff 	addeq.w	r1, r1, #4294967295
 800055e:	f022 020f 	biceq.w	r2, r2, #15
 8000562:	430a      	orreq	r2, r1
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000564:	f022 020f 	bicne.w	r2, r2, #15
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000568:	2000      	movs	r0, #0
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800056a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800056c:	64a0      	str	r0, [r4, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800056e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000570:	f023 0303 	bic.w	r3, r3, #3
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6463      	str	r3, [r4, #68]	; 0x44
 800057a:	e018      	b.n	80005ae <HAL_ADC_Init+0x246>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800057c:	6891      	ldr	r1, [r2, #8]
 800057e:	f421 3040 	bic.w	r0, r1, #196608	; 0x30000
 8000582:	6861      	ldr	r1, [r4, #4]
 8000584:	4301      	orrs	r1, r0
 8000586:	6091      	str	r1, [r2, #8]
 8000588:	e776      	b.n	8000478 <HAL_ADC_Init+0x110>
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800058a:	480e      	ldr	r0, [pc, #56]	; (80005c4 <HAL_ADC_Init+0x25c>)
 800058c:	490f      	ldr	r1, [pc, #60]	; (80005cc <HAL_ADC_Init+0x264>)
 800058e:	4283      	cmp	r3, r0
 8000590:	d101      	bne.n	8000596 <HAL_ADC_Init+0x22e>
 8000592:	9101      	str	r1, [sp, #4]
 8000594:	e003      	b.n	800059e <HAL_ADC_Init+0x236>
 8000596:	428b      	cmp	r3, r1
 8000598:	bf0c      	ite	eq
 800059a:	9001      	streq	r0, [sp, #4]
 800059c:	9201      	strne	r2, [sp, #4]
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800059e:	4a0c      	ldr	r2, [pc, #48]	; (80005d0 <HAL_ADC_Init+0x268>)
 80005a0:	e754      	b.n	800044c <HAL_ADC_Init+0xe4>
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80005a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80005a6:	9201      	str	r2, [sp, #4]
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80005a8:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80005ac:	e74e      	b.n	800044c <HAL_ADC_Init+0xe4>
  }
  
  
  /* Return function status */
  return tmp_hal_status;
}
 80005ae:	b017      	add	sp, #92	; 0x5c
 80005b0:	bd30      	pop	{r4, r5, pc}
 80005b2:	bf00      	nop
 80005b4:	20000008 	.word	0x20000008
 80005b8:	000f4240 	.word	0x000f4240
 80005bc:	50000100 	.word	0x50000100
 80005c0:	50000300 	.word	0x50000300
 80005c4:	50000400 	.word	0x50000400
 80005c8:	fff0c007 	.word	0xfff0c007
 80005cc:	50000500 	.word	0x50000500
 80005d0:	50000700 	.word	0x50000700

080005d4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80005d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005d6:	b097      	sub	sp, #92	; 0x5c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80005d8:	2300      	movs	r3, #0
 80005da:	9300      	str	r3, [sp, #0]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005dc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	f000 80eb 	beq.w	80007bc <HAL_ADC_ConfigChannel+0x1e8>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80005e6:	6803      	ldr	r3, [r0, #0]
 80005e8:	689c      	ldr	r4, [r3, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005ea:	2201      	movs	r2, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80005ec:	0767      	lsls	r7, r4, #29
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005ee:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80005f2:	f100 80d9 	bmi.w	80007a8 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80005f6:	684d      	ldr	r5, [r1, #4]
 80005f8:	680c      	ldr	r4, [r1, #0]
 80005fa:	2d04      	cmp	r5, #4
 80005fc:	f04f 0206 	mov.w	r2, #6
 8000600:	d80a      	bhi.n	8000618 <HAL_ADC_ConfigChannel+0x44>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000602:	436a      	muls	r2, r5
 8000604:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8000606:	251f      	movs	r5, #31
 8000608:	4095      	lsls	r5, r2
 800060a:	ea26 0505 	bic.w	r5, r6, r5
 800060e:	fa04 f202 	lsl.w	r2, r4, r2
 8000612:	432a      	orrs	r2, r5
 8000614:	631a      	str	r2, [r3, #48]	; 0x30
 8000616:	e026      	b.n	8000666 <HAL_ADC_ConfigChannel+0x92>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000618:	2d09      	cmp	r5, #9
 800061a:	d80b      	bhi.n	8000634 <HAL_ADC_ConfigChannel+0x60>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800061c:	436a      	muls	r2, r5
 800061e:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 8000620:	3a1e      	subs	r2, #30
 8000622:	251f      	movs	r5, #31
 8000624:	4095      	lsls	r5, r2
 8000626:	ea26 0505 	bic.w	r5, r6, r5
 800062a:	fa04 f202 	lsl.w	r2, r4, r2
 800062e:	432a      	orrs	r2, r5
 8000630:	635a      	str	r2, [r3, #52]	; 0x34
 8000632:	e018      	b.n	8000666 <HAL_ADC_ConfigChannel+0x92>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000634:	2d0e      	cmp	r5, #14
 8000636:	d80b      	bhi.n	8000650 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000638:	436a      	muls	r2, r5
 800063a:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 800063c:	3a3c      	subs	r2, #60	; 0x3c
 800063e:	251f      	movs	r5, #31
 8000640:	4095      	lsls	r5, r2
 8000642:	ea26 0505 	bic.w	r5, r6, r5
 8000646:	fa04 f202 	lsl.w	r2, r4, r2
 800064a:	432a      	orrs	r2, r5
 800064c:	639a      	str	r2, [r3, #56]	; 0x38
 800064e:	e00a      	b.n	8000666 <HAL_ADC_ConfigChannel+0x92>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000650:	436a      	muls	r2, r5
 8000652:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 8000654:	3a5a      	subs	r2, #90	; 0x5a
 8000656:	251f      	movs	r5, #31
 8000658:	4095      	lsls	r5, r2
 800065a:	ea26 0505 	bic.w	r5, r6, r5
 800065e:	fa04 f202 	lsl.w	r2, r4, r2
 8000662:	432a      	orrs	r2, r5
 8000664:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000666:	689a      	ldr	r2, [r3, #8]
 8000668:	f012 0f0c 	tst.w	r2, #12
 800066c:	d178      	bne.n	8000760 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800066e:	2c09      	cmp	r4, #9
 8000670:	ea4f 0244 	mov.w	r2, r4, lsl #1
 8000674:	688e      	ldr	r6, [r1, #8]
 8000676:	d90c      	bls.n	8000692 <HAL_ADC_ConfigChannel+0xbe>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000678:	1915      	adds	r5, r2, r4
 800067a:	f1a5 021e 	sub.w	r2, r5, #30
 800067e:	699f      	ldr	r7, [r3, #24]
 8000680:	2507      	movs	r5, #7
 8000682:	4095      	lsls	r5, r2
 8000684:	ea27 0505 	bic.w	r5, r7, r5
 8000688:	fa06 f202 	lsl.w	r2, r6, r2
 800068c:	432a      	orrs	r2, r5
 800068e:	619a      	str	r2, [r3, #24]
 8000690:	e009      	b.n	80006a6 <HAL_ADC_ConfigChannel+0xd2>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000692:	695f      	ldr	r7, [r3, #20]
 8000694:	4422      	add	r2, r4
 8000696:	2507      	movs	r5, #7
 8000698:	4095      	lsls	r5, r2
 800069a:	ea27 0505 	bic.w	r5, r7, r5
 800069e:	fa06 f202 	lsl.w	r2, r6, r2
 80006a2:	432a      	orrs	r2, r5
 80006a4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80006a6:	68da      	ldr	r2, [r3, #12]
 80006a8:	694f      	ldr	r7, [r1, #20]
 80006aa:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	4097      	lsls	r7, r2
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80006b2:	690a      	ldr	r2, [r1, #16]
 80006b4:	3a01      	subs	r2, #1
 80006b6:	ea4f 6e84 	mov.w	lr, r4, lsl #26
 80006ba:	2a03      	cmp	r2, #3
 80006bc:	d82c      	bhi.n	8000718 <HAL_ADC_ConfigChannel+0x144>
 80006be:	e8df f002 	tbb	[pc, r2]
 80006c2:	0d02      	.short	0x0d02
 80006c4:	2218      	.short	0x2218
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80006c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80006c8:	4e81      	ldr	r6, [pc, #516]	; (80008d0 <HAL_ADC_ConfigChannel+0x2fc>)
 80006ca:	4016      	ands	r6, r2
 80006cc:	ea46 060e 	orr.w	r6, r6, lr
 80006d0:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80006d4:	ea46 0207 	orr.w	r2, r6, r7
 80006d8:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80006da:	e041      	b.n	8000760 <HAL_ADC_ConfigChannel+0x18c>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80006dc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80006de:	4d7c      	ldr	r5, [pc, #496]	; (80008d0 <HAL_ADC_ConfigChannel+0x2fc>)
 80006e0:	4015      	ands	r5, r2
 80006e2:	ea45 050e 	orr.w	r5, r5, lr
 80006e6:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80006ea:	ea45 0207 	orr.w	r2, r5, r7
 80006ee:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80006f0:	e036      	b.n	8000760 <HAL_ADC_ConfigChannel+0x18c>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80006f2:	6e9d      	ldr	r5, [r3, #104]	; 0x68
 80006f4:	4a76      	ldr	r2, [pc, #472]	; (80008d0 <HAL_ADC_ConfigChannel+0x2fc>)
 80006f6:	402a      	ands	r2, r5
 80006f8:	ea42 020e 	orr.w	r2, r2, lr
 80006fc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000700:	433a      	orrs	r2, r7
 8000702:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000704:	e02c      	b.n	8000760 <HAL_ADC_ConfigChannel+0x18c>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000706:	6edd      	ldr	r5, [r3, #108]	; 0x6c
 8000708:	4a71      	ldr	r2, [pc, #452]	; (80008d0 <HAL_ADC_ConfigChannel+0x2fc>)
 800070a:	402a      	ands	r2, r5
 800070c:	ea42 020e 	orr.w	r2, r2, lr
 8000710:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000714:	433a      	orrs	r2, r7
 8000716:	e022      	b.n	800075e <HAL_ADC_ConfigChannel+0x18a>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000718:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800071a:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 800071e:	4572      	cmp	r2, lr
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000720:	bf02      	ittt	eq
 8000722:	6e1a      	ldreq	r2, [r3, #96]	; 0x60
 8000724:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000728:	661a      	streq	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800072a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800072c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000730:	4596      	cmp	lr, r2
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8000732:	bf02      	ittt	eq
 8000734:	6e5a      	ldreq	r2, [r3, #100]	; 0x64
 8000736:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 800073a:	665a      	streq	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800073c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800073e:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000742:	4596      	cmp	lr, r2
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8000744:	bf02      	ittt	eq
 8000746:	6e9a      	ldreq	r2, [r3, #104]	; 0x68
 8000748:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 800074c:	669a      	streq	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800074e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8000750:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000754:	4596      	cmp	lr, r2
 8000756:	d103      	bne.n	8000760 <HAL_ADC_ConfigChannel+0x18c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000758:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800075a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800075e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000760:	689a      	ldr	r2, [r3, #8]
 8000762:	f002 0203 	and.w	r2, r2, #3
 8000766:	2a01      	cmp	r2, #1
 8000768:	d102      	bne.n	8000770 <HAL_ADC_ConfigChannel+0x19c>
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	07d6      	lsls	r6, r2, #31
 800076e:	d419      	bmi.n	80007a4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000770:	68ca      	ldr	r2, [r1, #12]
 8000772:	2a01      	cmp	r2, #1
 8000774:	d024      	beq.n	80007c0 <HAL_ADC_ConfigChannel+0x1ec>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000776:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800077a:	2201      	movs	r2, #1
 800077c:	40a2      	lsls	r2, r4
 800077e:	ea21 0202 	bic.w	r2, r1, r2
 8000782:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000786:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800078a:	d03d      	beq.n	8000808 <HAL_ADC_ConfigChannel+0x234>
 800078c:	4951      	ldr	r1, [pc, #324]	; (80008d4 <HAL_ADC_ConfigChannel+0x300>)
 800078e:	4a52      	ldr	r2, [pc, #328]	; (80008d8 <HAL_ADC_ConfigChannel+0x304>)
 8000790:	4d52      	ldr	r5, [pc, #328]	; (80008dc <HAL_ADC_ConfigChannel+0x308>)
 8000792:	42ab      	cmp	r3, r5
 8000794:	bf08      	it	eq
 8000796:	460a      	moveq	r2, r1
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000798:	2c10      	cmp	r4, #16
 800079a:	d137      	bne.n	800080c <HAL_ADC_ConfigChannel+0x238>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800079c:	6891      	ldr	r1, [r2, #8]
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800079e:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80007a2:	d03f      	beq.n	8000824 <HAL_ADC_ConfigChannel+0x250>
  * @param  sConfig: Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007a4:	2300      	movs	r3, #0
 80007a6:	e004      	b.n	80007b2 <HAL_ADC_ConfigChannel+0x1de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007a8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80007aa:	f043 0320 	orr.w	r3, r3, #32
 80007ae:	6443      	str	r3, [r0, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80007b0:	4613      	mov	r3, r2
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80007b2:	2200      	movs	r2, #0
 80007b4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 80007b8:	4618      	mov	r0, r3
 80007ba:	e087      	b.n	80008cc <HAL_ADC_ConfigChannel+0x2f8>
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80007bc:	2002      	movs	r0, #2
 80007be:	e085      	b.n	80008cc <HAL_ADC_ConfigChannel+0x2f8>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80007c0:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 80007c4:	40a2      	lsls	r2, r4
 80007c6:	432a      	orrs	r2, r5
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80007c8:	2c09      	cmp	r4, #9
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80007ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80007ce:	688d      	ldr	r5, [r1, #8]
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80007d0:	d90d      	bls.n	80007ee <HAL_ADC_ConfigChannel+0x21a>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80007d2:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80007d6:	f1a1 021b 	sub.w	r2, r1, #27
 80007da:	699e      	ldr	r6, [r3, #24]
 80007dc:	2107      	movs	r1, #7
 80007de:	4091      	lsls	r1, r2
 80007e0:	ea26 0101 	bic.w	r1, r6, r1
 80007e4:	fa05 f202 	lsl.w	r2, r5, r2
 80007e8:	430a      	orrs	r2, r1
 80007ea:	619a      	str	r2, [r3, #24]
 80007ec:	e7cb      	b.n	8000786 <HAL_ADC_ConfigChannel+0x1b2>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80007ee:	1c62      	adds	r2, r4, #1
 80007f0:	695e      	ldr	r6, [r3, #20]
 80007f2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80007f6:	2107      	movs	r1, #7
 80007f8:	4091      	lsls	r1, r2
 80007fa:	ea26 0101 	bic.w	r1, r6, r1
 80007fe:	fa05 f202 	lsl.w	r2, r5, r2
 8000802:	430a      	orrs	r2, r1
 8000804:	615a      	str	r2, [r3, #20]
 8000806:	e7be      	b.n	8000786 <HAL_ADC_ConfigChannel+0x1b2>
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000808:	4a32      	ldr	r2, [pc, #200]	; (80008d4 <HAL_ADC_ConfigChannel+0x300>)
 800080a:	e7c5      	b.n	8000798 <HAL_ADC_ConfigChannel+0x1c4>
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800080c:	2c11      	cmp	r4, #17
 800080e:	d103      	bne.n	8000818 <HAL_ADC_ConfigChannel+0x244>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000810:	6891      	ldr	r1, [r2, #8]
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8000812:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 8000816:	e7c4      	b.n	80007a2 <HAL_ADC_ConfigChannel+0x1ce>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000818:	2c12      	cmp	r4, #18
 800081a:	d1c3      	bne.n	80007a4 <HAL_ADC_ConfigChannel+0x1d0>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800081c:	6891      	ldr	r1, [r2, #8]
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800081e:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8000822:	e7be      	b.n	80007a2 <HAL_ADC_ConfigChannel+0x1ce>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000824:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000828:	492c      	ldr	r1, [pc, #176]	; (80008dc <HAL_ADC_ConfigChannel+0x308>)
 800082a:	d00d      	beq.n	8000848 <HAL_ADC_ConfigChannel+0x274>
 800082c:	428b      	cmp	r3, r1
 800082e:	d102      	bne.n	8000836 <HAL_ADC_ConfigChannel+0x262>
 8000830:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8000834:	e008      	b.n	8000848 <HAL_ADC_ConfigChannel+0x274>
 8000836:	492a      	ldr	r1, [pc, #168]	; (80008e0 <HAL_ADC_ConfigChannel+0x30c>)
 8000838:	4d2a      	ldr	r5, [pc, #168]	; (80008e4 <HAL_ADC_ConfigChannel+0x310>)
 800083a:	428b      	cmp	r3, r1
 800083c:	d101      	bne.n	8000842 <HAL_ADC_ConfigChannel+0x26e>
 800083e:	9501      	str	r5, [sp, #4]
 8000840:	e003      	b.n	800084a <HAL_ADC_ConfigChannel+0x276>
 8000842:	42ab      	cmp	r3, r5
 8000844:	bf18      	it	ne
 8000846:	2100      	movne	r1, #0
 8000848:	9101      	str	r1, [sp, #4]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800084a:	6899      	ldr	r1, [r3, #8]
 800084c:	f001 0103 	and.w	r1, r1, #3
 8000850:	2901      	cmp	r1, #1
 8000852:	d102      	bne.n	800085a <HAL_ADC_ConfigChannel+0x286>
 8000854:	6819      	ldr	r1, [r3, #0]
 8000856:	07cd      	lsls	r5, r1, #31
 8000858:	d409      	bmi.n	800086e <HAL_ADC_ConfigChannel+0x29a>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800085a:	9901      	ldr	r1, [sp, #4]
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800085c:	b169      	cbz	r1, 800087a <HAL_ADC_ConfigChannel+0x2a6>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800085e:	688d      	ldr	r5, [r1, #8]
 8000860:	f005 0503 	and.w	r5, r5, #3
 8000864:	2d01      	cmp	r5, #1
 8000866:	d108      	bne.n	800087a <HAL_ADC_ConfigChannel+0x2a6>
 8000868:	6809      	ldr	r1, [r1, #0]
 800086a:	07c9      	lsls	r1, r1, #31
 800086c:	d505      	bpl.n	800087a <HAL_ADC_ConfigChannel+0x2a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800086e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000870:	f043 0320 	orr.w	r3, r3, #32
 8000874:	6443      	str	r3, [r0, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 8000876:	2301      	movs	r3, #1
 8000878:	e79b      	b.n	80007b2 <HAL_ADC_ConfigChannel+0x1de>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800087a:	2c10      	cmp	r4, #16
 800087c:	d114      	bne.n	80008a8 <HAL_ADC_ConfigChannel+0x2d4>
 800087e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000882:	d18f      	bne.n	80007a4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8000884:	6893      	ldr	r3, [r2, #8]
 8000886:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800088a:	6093      	str	r3, [r2, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800088c:	4b16      	ldr	r3, [pc, #88]	; (80008e8 <HAL_ADC_ConfigChannel+0x314>)
 800088e:	4a17      	ldr	r2, [pc, #92]	; (80008ec <HAL_ADC_ConfigChannel+0x318>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	fbb3 f2f2 	udiv	r2, r3, r2
 8000896:	230a      	movs	r3, #10
 8000898:	4353      	muls	r3, r2
          while(wait_loop_index != 0U)
          {
            wait_loop_index--;
 800089a:	9300      	str	r3, [sp, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
          while(wait_loop_index != 0U)
 800089c:	9b00      	ldr	r3, [sp, #0]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d080      	beq.n	80007a4 <HAL_ADC_ConfigChannel+0x1d0>
          {
            wait_loop_index--;
 80008a2:	9b00      	ldr	r3, [sp, #0]
 80008a4:	3b01      	subs	r3, #1
 80008a6:	e7f8      	b.n	800089a <HAL_ADC_ConfigChannel+0x2c6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80008a8:	2c11      	cmp	r4, #17
 80008aa:	d107      	bne.n	80008bc <HAL_ADC_ConfigChannel+0x2e8>
 80008ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80008b0:	f47f af78 	bne.w	80007a4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80008b4:	6893      	ldr	r3, [r2, #8]
 80008b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80008ba:	e005      	b.n	80008c8 <HAL_ADC_ConfigChannel+0x2f4>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80008bc:	2c12      	cmp	r4, #18
 80008be:	f47f af71 	bne.w	80007a4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80008c2:	6893      	ldr	r3, [r2, #8]
 80008c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008c8:	6093      	str	r3, [r2, #8]
 80008ca:	e76b      	b.n	80007a4 <HAL_ADC_ConfigChannel+0x1d0>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 80008cc:	b017      	add	sp, #92	; 0x5c
 80008ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008d0:	83fff000 	.word	0x83fff000
 80008d4:	50000300 	.word	0x50000300
 80008d8:	50000700 	.word	0x50000700
 80008dc:	50000100 	.word	0x50000100
 80008e0:	50000400 	.word	0x50000400
 80008e4:	50000500 	.word	0x50000500
 80008e8:	20000008 	.word	0x20000008
 80008ec:	000f4240 	.word	0x000f4240

080008f0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc: ADC handle
  * @param  multimode : Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80008f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008f2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80008f6:	2b01      	cmp	r3, #1
  * @param  hadc: ADC handle
  * @param  multimode : Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80008f8:	b097      	sub	sp, #92	; 0x5c
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008fa:	d053      	beq.n	80009a4 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
  
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80008fc:	6802      	ldr	r2, [r0, #0]
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008fe:	2301      	movs	r3, #1
  
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000900:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000904:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8000908:	4b39      	ldr	r3, [pc, #228]	; (80009f0 <HAL_ADCEx_MultiModeConfigChannel+0x100>)
  
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800090a:	d00d      	beq.n	8000928 <HAL_ADCEx_MultiModeConfigChannel+0x38>
 800090c:	429a      	cmp	r2, r3
 800090e:	d102      	bne.n	8000916 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8000910:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000914:	e008      	b.n	8000928 <HAL_ADCEx_MultiModeConfigChannel+0x38>
 8000916:	4b37      	ldr	r3, [pc, #220]	; (80009f4 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 8000918:	4c37      	ldr	r4, [pc, #220]	; (80009f8 <HAL_ADCEx_MultiModeConfigChannel+0x108>)
 800091a:	429a      	cmp	r2, r3
 800091c:	d101      	bne.n	8000922 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800091e:	9401      	str	r4, [sp, #4]
 8000920:	e003      	b.n	800092a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8000922:	42a2      	cmp	r2, r4
 8000924:	bf18      	it	ne
 8000926:	2300      	movne	r3, #0
 8000928:	9301      	str	r3, [sp, #4]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800092a:	6893      	ldr	r3, [r2, #8]
 800092c:	075f      	lsls	r7, r3, #29
 800092e:	d42f      	bmi.n	8000990 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8000930:	9c01      	ldr	r4, [sp, #4]
 8000932:	68a3      	ldr	r3, [r4, #8]
 8000934:	075e      	lsls	r6, r3, #29
 8000936:	d42b      	bmi.n	8000990 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000938:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800093c:	d006      	beq.n	800094c <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 800093e:	4d2f      	ldr	r5, [pc, #188]	; (80009fc <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8000940:	4b2f      	ldr	r3, [pc, #188]	; (8000a00 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8000942:	4e2b      	ldr	r6, [pc, #172]	; (80009f0 <HAL_ADCEx_MultiModeConfigChannel+0x100>)
 8000944:	42b2      	cmp	r2, r6
 8000946:	bf08      	it	eq
 8000948:	462b      	moveq	r3, r5
 800094a:	e000      	b.n	800094e <HAL_ADCEx_MultiModeConfigChannel+0x5e>
 800094c:	4b2b      	ldr	r3, [pc, #172]	; (80009fc <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800094e:	680f      	ldr	r7, [r1, #0]
 8000950:	b18f      	cbz	r7, 8000976 <HAL_ADCEx_MultiModeConfigChannel+0x86>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000952:	689d      	ldr	r5, [r3, #8]
 8000954:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8000956:	f425 4560 	bic.w	r5, r5, #57344	; 0xe000
 800095a:	ea45 3546 	orr.w	r5, r5, r6, lsl #13
 800095e:	684e      	ldr	r6, [r1, #4]
 8000960:	4335      	orrs	r5, r6
 8000962:	609d      	str	r5, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000964:	6895      	ldr	r5, [r2, #8]
 8000966:	f005 0503 	and.w	r5, r5, #3
 800096a:	2d01      	cmp	r5, #1
 800096c:	d11c      	bne.n	80009a8 <HAL_ADCEx_MultiModeConfigChannel+0xb8>
 800096e:	6812      	ldr	r2, [r2, #0]
 8000970:	07d5      	lsls	r5, r2, #31
 8000972:	d519      	bpl.n	80009a8 <HAL_ADCEx_MultiModeConfigChannel+0xb8>
 8000974:	e038      	b.n	80009e8 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000976:	6899      	ldr	r1, [r3, #8]
 8000978:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800097c:	6099      	str	r1, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800097e:	6891      	ldr	r1, [r2, #8]
 8000980:	f001 0103 	and.w	r1, r1, #3
 8000984:	2901      	cmp	r1, #1
 8000986:	d121      	bne.n	80009cc <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8000988:	6812      	ldr	r2, [r2, #0]
 800098a:	07d1      	lsls	r1, r2, #31
 800098c:	d42c      	bmi.n	80009e8 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 800098e:	e01d      	b.n	80009cc <HAL_ADCEx_MultiModeConfigChannel+0xdc>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000990:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000992:	f043 0320 	orr.w	r3, r3, #32
 8000996:	6443      	str	r3, [r0, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8000998:	2301      	movs	r3, #1
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800099a:	2200      	movs	r2, #0
 800099c:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 80009a0:	4618      	mov	r0, r3
 80009a2:	e023      	b.n	80009ec <HAL_ADCEx_MultiModeConfigChannel+0xfc>
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80009a4:	2002      	movs	r0, #2
 80009a6:	e021      	b.n	80009ec <HAL_ADCEx_MultiModeConfigChannel+0xfc>
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80009a8:	68a5      	ldr	r5, [r4, #8]
 80009aa:	f005 0503 	and.w	r5, r5, #3
 80009ae:	2d01      	cmp	r5, #1
 80009b0:	d102      	bne.n	80009b8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 80009b2:	6822      	ldr	r2, [r4, #0]
 80009b4:	07d4      	lsls	r4, r2, #31
 80009b6:	d417      	bmi.n	80009e8 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80009b8:	688a      	ldr	r2, [r1, #8]
 80009ba:	689c      	ldr	r4, [r3, #8]
 80009bc:	ea47 0102 	orr.w	r1, r7, r2
 80009c0:	f424 6271 	bic.w	r2, r4, #3856	; 0xf10
 80009c4:	f022 020f 	bic.w	r2, r2, #15
 80009c8:	430a      	orrs	r2, r1
 80009ca:	e00c      	b.n	80009e6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80009cc:	68a2      	ldr	r2, [r4, #8]
 80009ce:	f002 0203 	and.w	r2, r2, #3
 80009d2:	2a01      	cmp	r2, #1
 80009d4:	d102      	bne.n	80009dc <HAL_ADCEx_MultiModeConfigChannel+0xec>
 80009d6:	6822      	ldr	r2, [r4, #0]
 80009d8:	07d2      	lsls	r2, r2, #31
 80009da:	d405      	bmi.n	80009e8 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80009e2:	f022 020f 	bic.w	r2, r2, #15
 80009e6:	609a      	str	r2, [r3, #8]
  * @param  multimode : Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009e8:	2300      	movs	r3, #0
 80009ea:	e7d6      	b.n	800099a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 80009ec:	b017      	add	sp, #92	; 0x5c
 80009ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009f0:	50000100 	.word	0x50000100
 80009f4:	50000400 	.word	0x50000400
 80009f8:	50000500 	.word	0x50000500
 80009fc:	50000300 	.word	0x50000300
 8000a00:	50000700 	.word	0x50000700

08000a04 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a04:	4a07      	ldr	r2, [pc, #28]	; (8000a24 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a06:	68d3      	ldr	r3, [r2, #12]
 8000a08:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a0c:	041b      	lsls	r3, r3, #16
 8000a0e:	0c1b      	lsrs	r3, r3, #16
 8000a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000a14:	0200      	lsls	r0, r0, #8
 8000a16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a1a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000a1e:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000a20:	60d3      	str	r3, [r2, #12]
 8000a22:	4770      	bx	lr
 8000a24:	e000ed00 	.word	0xe000ed00

08000a28 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a28:	4b17      	ldr	r3, [pc, #92]	; (8000a88 <HAL_NVIC_SetPriority+0x60>)
 8000a2a:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a2c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a30:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a32:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a36:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a38:	2c04      	cmp	r4, #4
 8000a3a:	bf28      	it	cs
 8000a3c:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a3e:	2d06      	cmp	r5, #6

  return (
 8000a40:	f04f 0501 	mov.w	r5, #1
 8000a44:	fa05 f404 	lsl.w	r4, r5, r4
 8000a48:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a4c:	bf8c      	ite	hi
 8000a4e:	3b03      	subhi	r3, #3
 8000a50:	2300      	movls	r3, #0

  return (
 8000a52:	400c      	ands	r4, r1
 8000a54:	409c      	lsls	r4, r3
 8000a56:	fa05 f303 	lsl.w	r3, r5, r3
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000a5e:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000a60:	ea42 0204 	orr.w	r2, r2, r4
 8000a64:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a68:	bfaf      	iteee	ge
 8000a6a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6e:	f000 000f 	andlt.w	r0, r0, #15
 8000a72:	4b06      	ldrlt	r3, [pc, #24]	; (8000a8c <HAL_NVIC_SetPriority+0x64>)
 8000a74:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a76:	bfa5      	ittet	ge
 8000a78:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000a7c:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a7e:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a80:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000a84:	bd30      	pop	{r4, r5, pc}
 8000a86:	bf00      	nop
 8000a88:	e000ed00 	.word	0xe000ed00
 8000a8c:	e000ed14 	.word	0xe000ed14

08000a90 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000a90:	0942      	lsrs	r2, r0, #5
 8000a92:	2301      	movs	r3, #1
 8000a94:	f000 001f 	and.w	r0, r0, #31
 8000a98:	fa03 f000 	lsl.w	r0, r3, r0
 8000a9c:	4b01      	ldr	r3, [pc, #4]	; (8000aa4 <HAL_NVIC_EnableIRQ+0x14>)
 8000a9e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000aa2:	4770      	bx	lr
 8000aa4:	e000e100 	.word	0xe000e100

08000aa8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aa8:	3801      	subs	r0, #1
 8000aaa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aae:	d20a      	bcs.n	8000ac6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab2:	4a07      	ldr	r2, [pc, #28]	; (8000ad0 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ab4:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab6:	21f0      	movs	r1, #240	; 0xf0
 8000ab8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000abc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000abe:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ac0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ac6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	e000e010 	.word	0xe000e010
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000ad4:	4b04      	ldr	r3, [pc, #16]	; (8000ae8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ad6:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000ad8:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ada:	bf0c      	ite	eq
 8000adc:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000ae0:	f022 0204 	bicne.w	r2, r2, #4
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	4770      	bx	lr
 8000ae8:	e000e010 	.word	0xe000e010

08000aec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000af0:	f8df 8198 	ldr.w	r8, [pc, #408]	; 8000c8c <HAL_GPIO_Init+0x1a0>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000af4:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	f8df c198 	ldr.w	ip, [pc, #408]	; 8000c90 <HAL_GPIO_Init+0x1a4>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000afa:	b085      	sub	sp, #20
 8000afc:	4644      	mov	r4, r8
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000afe:	9301      	str	r3, [sp, #4]
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00U;
 8000b00:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000b02:	9a01      	ldr	r2, [sp, #4]
 8000b04:	40da      	lsrs	r2, r3
 8000b06:	f000 80bc 	beq.w	8000c82 <HAL_GPIO_Init+0x196>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000b0a:	f04f 0e01 	mov.w	lr, #1

    if(iocurrent)
 8000b0e:	9a01      	ldr	r2, [sp, #4]

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000b10:	fa0e fe03 	lsl.w	lr, lr, r3

    if(iocurrent)
 8000b14:	ea12 060e 	ands.w	r6, r2, lr
 8000b18:	f000 80b1 	beq.w	8000c7e <HAL_GPIO_Init+0x192>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b1c:	684a      	ldr	r2, [r1, #4]
 8000b1e:	f022 0910 	bic.w	r9, r2, #16
 8000b22:	f1b9 0f02 	cmp.w	r9, #2
 8000b26:	d114      	bne.n	8000b52 <HAL_GPIO_Init+0x66>
 8000b28:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000b2c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b30:	f003 0b07 	and.w	fp, r3, #7
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000b34:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b38:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000b3c:	250f      	movs	r5, #15
 8000b3e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000b42:	ea27 0505 	bic.w	r5, r7, r5
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b46:	690f      	ldr	r7, [r1, #16]
 8000b48:	fa07 f70b 	lsl.w	r7, r7, fp
 8000b4c:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3] = temp;
 8000b4e:	f8ca 7020 	str.w	r7, [sl, #32]
 8000b52:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b56:	2503      	movs	r5, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b58:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b5a:	fa05 f50a 	lsl.w	r5, r5, sl
 8000b5e:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b60:	f002 0b03 	and.w	fp, r2, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b64:	402f      	ands	r7, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b66:	fa0b fb0a 	lsl.w	fp, fp, sl
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b6a:	f109 39ff 	add.w	r9, r9, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b6e:	ea4b 0707 	orr.w	r7, fp, r7
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b72:	f1b9 0f01 	cmp.w	r9, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8000b76:	6007      	str	r7, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b78:	d811      	bhi.n	8000b9e <HAL_GPIO_Init+0xb2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b7a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b7c:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b80:	68cf      	ldr	r7, [r1, #12]
 8000b82:	fa07 f70a 	lsl.w	r7, r7, sl
 8000b86:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8000b8a:	6087      	str	r7, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b8c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b8e:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b92:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8000b96:	409f      	lsls	r7, r3
 8000b98:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000b9c:	6047      	str	r7, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b9e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ba0:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ba2:	688f      	ldr	r7, [r1, #8]
 8000ba4:	fa07 f70a 	lsl.w	r7, r7, sl
 8000ba8:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000baa:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bac:	00d5      	lsls	r5, r2, #3
 8000bae:	d566      	bpl.n	8000c7e <HAL_GPIO_Init+0x192>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb0:	f8dc 5018 	ldr.w	r5, [ip, #24]
 8000bb4:	f045 0501 	orr.w	r5, r5, #1
 8000bb8:	f8cc 5018 	str.w	r5, [ip, #24]
 8000bbc:	f8dc 5018 	ldr.w	r5, [ip, #24]
 8000bc0:	f023 0e03 	bic.w	lr, r3, #3
 8000bc4:	f10e 4e80 	add.w	lr, lr, #1073741824	; 0x40000000
 8000bc8:	f005 0501 	and.w	r5, r5, #1
 8000bcc:	f50e 3e80 	add.w	lr, lr, #65536	; 0x10000
 8000bd0:	9503      	str	r5, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000bd2:	f003 0903 	and.w	r9, r3, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd6:	9d03      	ldr	r5, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000bd8:	f8de 7008 	ldr.w	r7, [lr, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000bdc:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8000be0:	250f      	movs	r5, #15
 8000be2:	fa05 f509 	lsl.w	r5, r5, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000be6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000bea:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000bee:	d019      	beq.n	8000c24 <HAL_GPIO_Init+0x138>
 8000bf0:	4d25      	ldr	r5, [pc, #148]	; (8000c88 <HAL_GPIO_Init+0x19c>)
 8000bf2:	42a8      	cmp	r0, r5
 8000bf4:	d018      	beq.n	8000c28 <HAL_GPIO_Init+0x13c>
 8000bf6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bfa:	42a8      	cmp	r0, r5
 8000bfc:	d016      	beq.n	8000c2c <HAL_GPIO_Init+0x140>
 8000bfe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c02:	42a8      	cmp	r0, r5
 8000c04:	d014      	beq.n	8000c30 <HAL_GPIO_Init+0x144>
 8000c06:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c0a:	42a8      	cmp	r0, r5
 8000c0c:	d012      	beq.n	8000c34 <HAL_GPIO_Init+0x148>
 8000c0e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c12:	42a8      	cmp	r0, r5
 8000c14:	d010      	beq.n	8000c38 <HAL_GPIO_Init+0x14c>
 8000c16:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c1a:	42a8      	cmp	r0, r5
 8000c1c:	bf14      	ite	ne
 8000c1e:	2507      	movne	r5, #7
 8000c20:	2506      	moveq	r5, #6
 8000c22:	e00a      	b.n	8000c3a <HAL_GPIO_Init+0x14e>
 8000c24:	2500      	movs	r5, #0
 8000c26:	e008      	b.n	8000c3a <HAL_GPIO_Init+0x14e>
 8000c28:	2501      	movs	r5, #1
 8000c2a:	e006      	b.n	8000c3a <HAL_GPIO_Init+0x14e>
 8000c2c:	2502      	movs	r5, #2
 8000c2e:	e004      	b.n	8000c3a <HAL_GPIO_Init+0x14e>
 8000c30:	2503      	movs	r5, #3
 8000c32:	e002      	b.n	8000c3a <HAL_GPIO_Init+0x14e>
 8000c34:	2504      	movs	r5, #4
 8000c36:	e000      	b.n	8000c3a <HAL_GPIO_Init+0x14e>
 8000c38:	2505      	movs	r5, #5
 8000c3a:	fa05 f509 	lsl.w	r5, r5, r9
 8000c3e:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c40:	f8ce 5008 	str.w	r5, [lr, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c44:	f8d8 5000 	ldr.w	r5, [r8]
        temp &= ~((uint32_t)iocurrent);
 8000c48:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c4a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8000c4e:	bf0c      	ite	eq
 8000c50:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8000c52:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000c54:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 8000c56:	6865      	ldr	r5, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c58:	f412 3f00 	tst.w	r2, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8000c5c:	bf0c      	ite	eq
 8000c5e:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8000c60:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000c62:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c64:	68a5      	ldr	r5, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c66:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8000c6a:	bf0c      	ite	eq
 8000c6c:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8000c6e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000c70:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000c72:	68e5      	ldr	r5, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c74:	0292      	lsls	r2, r2, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8000c76:	bf54      	ite	pl
 8000c78:	403d      	andpl	r5, r7
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8000c7a:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000c7c:	60e5      	str	r5, [r4, #12]
      }
    }
    
    position++;
 8000c7e:	3301      	adds	r3, #1
 8000c80:	e73f      	b.n	8000b02 <HAL_GPIO_Init+0x16>
  }
}
 8000c82:	b005      	add	sp, #20
 8000c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c88:	48000400 	.word	0x48000400
 8000c8c:	40010400 	.word	0x40010400
 8000c90:	40021000 	.word	0x40021000

08000c94 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c94:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000c96:	4219      	tst	r1, r3
}
 8000c98:	bf14      	ite	ne
 8000c9a:	2001      	movne	r0, #1
 8000c9c:	2000      	moveq	r0, #0
 8000c9e:	4770      	bx	lr

08000ca0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ca0:	b10a      	cbz	r2, 8000ca6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ca2:	6181      	str	r1, [r0, #24]
 8000ca4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ca6:	6281      	str	r1, [r0, #40]	; 0x28
 8000ca8:	4770      	bx	lr
	...

08000cac <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cac:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cae:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cb2:	07df      	lsls	r7, r3, #31
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cb4:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cb6:	d403      	bmi.n	8000cc0 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cb8:	682b      	ldr	r3, [r5, #0]
 8000cba:	079e      	lsls	r6, r3, #30
 8000cbc:	d47b      	bmi.n	8000db6 <HAL_RCC_OscConfig+0x10a>
 8000cbe:	e100      	b.n	8000ec2 <HAL_RCC_OscConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000cc0:	4cb5      	ldr	r4, [pc, #724]	; (8000f98 <HAL_RCC_OscConfig+0x2ec>)
 8000cc2:	6863      	ldr	r3, [r4, #4]
 8000cc4:	f003 030c 	and.w	r3, r3, #12
 8000cc8:	2b04      	cmp	r3, #4
 8000cca:	d00a      	beq.n	8000ce2 <HAL_RCC_OscConfig+0x36>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ccc:	6863      	ldr	r3, [r4, #4]
 8000cce:	f003 030c 	and.w	r3, r3, #12
 8000cd2:	2b08      	cmp	r3, #8
 8000cd4:	d11a      	bne.n	8000d0c <HAL_RCC_OscConfig+0x60>
 8000cd6:	6863      	ldr	r3, [r4, #4]
 8000cd8:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ce0:	d114      	bne.n	8000d0c <HAL_RCC_OscConfig+0x60>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ce6:	fa93 f2a3 	rbit	r2, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cea:	6821      	ldr	r1, [r4, #0]
 8000cec:	fa93 f3a3 	rbit	r3, r3
 8000cf0:	fab3 f383 	clz	r3, r3
 8000cf4:	f003 031f 	and.w	r3, r3, #31
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfe:	420b      	tst	r3, r1
 8000d00:	d0da      	beq.n	8000cb8 <HAL_RCC_OscConfig+0xc>
 8000d02:	686b      	ldr	r3, [r5, #4]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d1d7      	bne.n	8000cb8 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8000d08:	2001      	movs	r0, #1
 8000d0a:	e254      	b.n	80011b6 <HAL_RCC_OscConfig+0x50a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d0c:	686b      	ldr	r3, [r5, #4]
 8000d0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d12:	d016      	beq.n	8000d42 <HAL_RCC_OscConfig+0x96>
 8000d14:	b973      	cbnz	r3, 8000d34 <HAL_RCC_OscConfig+0x88>
 8000d16:	6823      	ldr	r3, [r4, #0]
 8000d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d1c:	6023      	str	r3, [r4, #0]
 8000d1e:	6823      	ldr	r3, [r4, #0]
 8000d20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d24:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d26:	f7ff fae1 	bl	80002ec <HAL_GetTick>
 8000d2a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000d2e:	4680      	mov	r8, r0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d30:	2701      	movs	r7, #1
 8000d32:	e032      	b.n	8000d9a <HAL_RCC_OscConfig+0xee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d38:	6823      	ldr	r3, [r4, #0]
 8000d3a:	d106      	bne.n	8000d4a <HAL_RCC_OscConfig+0x9e>
 8000d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d40:	6023      	str	r3, [r4, #0]
 8000d42:	6823      	ldr	r3, [r4, #0]
 8000d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d48:	e005      	b.n	8000d56 <HAL_RCC_OscConfig+0xaa>
 8000d4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d4e:	6023      	str	r3, [r4, #0]
 8000d50:	6823      	ldr	r3, [r4, #0]
 8000d52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d56:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d58:	f7ff fac8 	bl	80002ec <HAL_GetTick>
 8000d5c:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000d60:	4680      	mov	r8, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d62:	2701      	movs	r7, #1
 8000d64:	fa96 f3a6 	rbit	r3, r6
 8000d68:	6822      	ldr	r2, [r4, #0]
 8000d6a:	fa96 f3a6 	rbit	r3, r6
 8000d6e:	fab3 f383 	clz	r3, r3
 8000d72:	f003 031f 	and.w	r3, r3, #31
 8000d76:	fa07 f303 	lsl.w	r3, r7, r3
 8000d7a:	4213      	tst	r3, r2
 8000d7c:	d19c      	bne.n	8000cb8 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d7e:	f7ff fab5 	bl	80002ec <HAL_GetTick>
 8000d82:	ebc8 0000 	rsb	r0, r8, r0
 8000d86:	2864      	cmp	r0, #100	; 0x64
 8000d88:	d9ec      	bls.n	8000d64 <HAL_RCC_OscConfig+0xb8>
          {
            return HAL_TIMEOUT;
 8000d8a:	2003      	movs	r0, #3
 8000d8c:	e213      	b.n	80011b6 <HAL_RCC_OscConfig+0x50a>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d8e:	f7ff faad 	bl	80002ec <HAL_GetTick>
 8000d92:	ebc8 0000 	rsb	r0, r8, r0
 8000d96:	2864      	cmp	r0, #100	; 0x64
 8000d98:	d8f7      	bhi.n	8000d8a <HAL_RCC_OscConfig+0xde>
 8000d9a:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d9e:	6822      	ldr	r2, [r4, #0]
 8000da0:	fa96 f3a6 	rbit	r3, r6
 8000da4:	fab3 f383 	clz	r3, r3
 8000da8:	f003 031f 	and.w	r3, r3, #31
 8000dac:	fa07 f303 	lsl.w	r3, r7, r3
 8000db0:	4213      	tst	r3, r2
 8000db2:	d1ec      	bne.n	8000d8e <HAL_RCC_OscConfig+0xe2>
 8000db4:	e780      	b.n	8000cb8 <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000db6:	4c78      	ldr	r4, [pc, #480]	; (8000f98 <HAL_RCC_OscConfig+0x2ec>)
 8000db8:	6863      	ldr	r3, [r4, #4]
 8000dba:	f013 0f0c 	tst.w	r3, #12
 8000dbe:	d00a      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x12a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000dc0:	6863      	ldr	r3, [r4, #4]
 8000dc2:	f003 030c 	and.w	r3, r3, #12
 8000dc6:	2b08      	cmp	r3, #8
 8000dc8:	d125      	bne.n	8000e16 <HAL_RCC_OscConfig+0x16a>
 8000dca:	6863      	ldr	r3, [r4, #4]
 8000dcc:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000dd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dd4:	d11f      	bne.n	8000e16 <HAL_RCC_OscConfig+0x16a>
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ddc:	6821      	ldr	r1, [r4, #0]
 8000dde:	fa93 f3a3 	rbit	r3, r3
 8000de2:	fab3 f383 	clz	r3, r3
 8000de6:	f003 031f 	and.w	r3, r3, #31
 8000dea:	2201      	movs	r2, #1
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	420b      	tst	r3, r1
 8000df2:	d002      	beq.n	8000dfa <HAL_RCC_OscConfig+0x14e>
 8000df4:	68eb      	ldr	r3, [r5, #12]
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d186      	bne.n	8000d08 <HAL_RCC_OscConfig+0x5c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dfa:	6823      	ldr	r3, [r4, #0]
 8000dfc:	22f8      	movs	r2, #248	; 0xf8
 8000dfe:	fa92 f2a2 	rbit	r2, r2
 8000e02:	6929      	ldr	r1, [r5, #16]
 8000e04:	fab2 f282 	clz	r2, r2
 8000e08:	fa01 f202 	lsl.w	r2, r1, r2
 8000e0c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e10:	4313      	orrs	r3, r2
 8000e12:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e14:	e055      	b.n	8000ec2 <HAL_RCC_OscConfig+0x216>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e16:	68ea      	ldr	r2, [r5, #12]
 8000e18:	2601      	movs	r6, #1
 8000e1a:	b382      	cbz	r2, 8000e7e <HAL_RCC_OscConfig+0x1d2>
 8000e1c:	fa96 f3a6 	rbit	r3, r6
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e20:	fab3 f383 	clz	r3, r3
 8000e24:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000e28:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	2702      	movs	r7, #2
 8000e30:	601e      	str	r6, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e32:	f7ff fa5b 	bl	80002ec <HAL_GetTick>
 8000e36:	4680      	mov	r8, r0
 8000e38:	fa97 f3a7 	rbit	r3, r7
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e3c:	4856      	ldr	r0, [pc, #344]	; (8000f98 <HAL_RCC_OscConfig+0x2ec>)
 8000e3e:	6822      	ldr	r2, [r4, #0]
 8000e40:	fa97 f3a7 	rbit	r3, r7
 8000e44:	fab3 f383 	clz	r3, r3
 8000e48:	f003 031f 	and.w	r3, r3, #31
 8000e4c:	fa06 f303 	lsl.w	r3, r6, r3
 8000e50:	4213      	tst	r3, r2
 8000e52:	d106      	bne.n	8000e62 <HAL_RCC_OscConfig+0x1b6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e54:	f7ff fa4a 	bl	80002ec <HAL_GetTick>
 8000e58:	ebc8 0000 	rsb	r0, r8, r0
 8000e5c:	2802      	cmp	r0, #2
 8000e5e:	d9eb      	bls.n	8000e38 <HAL_RCC_OscConfig+0x18c>
 8000e60:	e793      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e62:	6803      	ldr	r3, [r0, #0]
 8000e64:	22f8      	movs	r2, #248	; 0xf8
 8000e66:	fa92 f2a2 	rbit	r2, r2
 8000e6a:	6929      	ldr	r1, [r5, #16]
 8000e6c:	fab2 f282 	clz	r2, r2
 8000e70:	fa01 f202 	lsl.w	r2, r1, r2
 8000e74:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	6003      	str	r3, [r0, #0]
 8000e7c:	e021      	b.n	8000ec2 <HAL_RCC_OscConfig+0x216>
 8000e7e:	fa96 f3a6 	rbit	r3, r6
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e82:	fab3 f383 	clz	r3, r3
 8000e86:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000e8a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	2702      	movs	r7, #2
 8000e92:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e94:	f7ff fa2a 	bl	80002ec <HAL_GetTick>
 8000e98:	4680      	mov	r8, r0
 8000e9a:	fa97 f3a7 	rbit	r3, r7
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e9e:	6822      	ldr	r2, [r4, #0]
 8000ea0:	fa97 f3a7 	rbit	r3, r7
 8000ea4:	fab3 f383 	clz	r3, r3
 8000ea8:	f003 031f 	and.w	r3, r3, #31
 8000eac:	fa06 f303 	lsl.w	r3, r6, r3
 8000eb0:	4213      	tst	r3, r2
 8000eb2:	d006      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000eb4:	f7ff fa1a 	bl	80002ec <HAL_GetTick>
 8000eb8:	ebc8 0000 	rsb	r0, r8, r0
 8000ebc:	2802      	cmp	r0, #2
 8000ebe:	d9ec      	bls.n	8000e9a <HAL_RCC_OscConfig+0x1ee>
 8000ec0:	e763      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ec2:	682b      	ldr	r3, [r5, #0]
 8000ec4:	071c      	lsls	r4, r3, #28
 8000ec6:	d403      	bmi.n	8000ed0 <HAL_RCC_OscConfig+0x224>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ec8:	682b      	ldr	r3, [r5, #0]
 8000eca:	0758      	lsls	r0, r3, #29
 8000ecc:	d44c      	bmi.n	8000f68 <HAL_RCC_OscConfig+0x2bc>
 8000ece:	e0e3      	b.n	8001098 <HAL_RCC_OscConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ed0:	6969      	ldr	r1, [r5, #20]
 8000ed2:	4e31      	ldr	r6, [pc, #196]	; (8000f98 <HAL_RCC_OscConfig+0x2ec>)
 8000ed4:	2401      	movs	r4, #1
 8000ed6:	b319      	cbz	r1, 8000f20 <HAL_RCC_OscConfig+0x274>
 8000ed8:	fa94 f2a4 	rbit	r2, r4
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000edc:	4b2f      	ldr	r3, [pc, #188]	; (8000f9c <HAL_RCC_OscConfig+0x2f0>)
 8000ede:	fab2 f282 	clz	r2, r2
 8000ee2:	4413      	add	r3, r2
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	2702      	movs	r7, #2
 8000ee8:	601c      	str	r4, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eea:	f7ff f9ff 	bl	80002ec <HAL_GetTick>
 8000eee:	4680      	mov	r8, r0
 8000ef0:	fa97 f3a7 	rbit	r3, r7
 8000ef4:	fa97 f3a7 	rbit	r3, r7
 8000ef8:	fa97 f3a7 	rbit	r3, r7
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000efc:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000efe:	fa97 f3a7 	rbit	r3, r7
 8000f02:	fab3 f383 	clz	r3, r3
 8000f06:	f003 031f 	and.w	r3, r3, #31
 8000f0a:	fa04 f303 	lsl.w	r3, r4, r3
 8000f0e:	4213      	tst	r3, r2
 8000f10:	d1da      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x21c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f12:	f7ff f9eb 	bl	80002ec <HAL_GetTick>
 8000f16:	ebc8 0000 	rsb	r0, r8, r0
 8000f1a:	2802      	cmp	r0, #2
 8000f1c:	d9e8      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x244>
 8000f1e:	e734      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
 8000f20:	fa94 f2a4 	rbit	r2, r4
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f24:	4b1d      	ldr	r3, [pc, #116]	; (8000f9c <HAL_RCC_OscConfig+0x2f0>)
 8000f26:	fab2 f282 	clz	r2, r2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	2702      	movs	r7, #2
 8000f30:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f32:	f7ff f9db 	bl	80002ec <HAL_GetTick>
 8000f36:	4680      	mov	r8, r0
 8000f38:	fa97 f3a7 	rbit	r3, r7
 8000f3c:	fa97 f3a7 	rbit	r3, r7
 8000f40:	fa97 f3a7 	rbit	r3, r7
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f44:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000f46:	fa97 f3a7 	rbit	r3, r7
 8000f4a:	fab3 f383 	clz	r3, r3
 8000f4e:	f003 031f 	and.w	r3, r3, #31
 8000f52:	fa04 f303 	lsl.w	r3, r4, r3
 8000f56:	4213      	tst	r3, r2
 8000f58:	d0b6      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x21c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f5a:	f7ff f9c7 	bl	80002ec <HAL_GetTick>
 8000f5e:	ebc8 0000 	rsb	r0, r8, r0
 8000f62:	2802      	cmp	r0, #2
 8000f64:	d9e8      	bls.n	8000f38 <HAL_RCC_OscConfig+0x28c>
 8000f66:	e710      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f68:	4c0b      	ldr	r4, [pc, #44]	; (8000f98 <HAL_RCC_OscConfig+0x2ec>)
 8000f6a:	69e3      	ldr	r3, [r4, #28]
 8000f6c:	00d9      	lsls	r1, r3, #3
 8000f6e:	d40a      	bmi.n	8000f86 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f70:	69e3      	ldr	r3, [r4, #28]
 8000f72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f76:	61e3      	str	r3, [r4, #28]
 8000f78:	69e3      	ldr	r3, [r4, #28]
 8000f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f7e:	9301      	str	r3, [sp, #4]
 8000f80:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f82:	2601      	movs	r6, #1
 8000f84:	e000      	b.n	8000f88 <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f86:	2600      	movs	r6, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f88:	4f05      	ldr	r7, [pc, #20]	; (8000fa0 <HAL_RCC_OscConfig+0x2f4>)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	05da      	lsls	r2, r3, #23
 8000f8e:	d509      	bpl.n	8000fa4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f90:	68ab      	ldr	r3, [r5, #8]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d117      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x31a>
 8000f96:	e02d      	b.n	8000ff4 <HAL_RCC_OscConfig+0x348>
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	10908120 	.word	0x10908120
 8000fa0:	40007000 	.word	0x40007000
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000faa:	603b      	str	r3, [r7, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fac:	f7ff f99e 	bl	80002ec <HAL_GetTick>
 8000fb0:	4680      	mov	r8, r0

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	05db      	lsls	r3, r3, #23
 8000fb6:	d4eb      	bmi.n	8000f90 <HAL_RCC_OscConfig+0x2e4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fb8:	f7ff f998 	bl	80002ec <HAL_GetTick>
 8000fbc:	ebc8 0000 	rsb	r0, r8, r0
 8000fc0:	2864      	cmp	r0, #100	; 0x64
 8000fc2:	d9f6      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x306>
 8000fc4:	e6e1      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fc6:	b97b      	cbnz	r3, 8000fe8 <HAL_RCC_OscConfig+0x33c>
 8000fc8:	6a23      	ldr	r3, [r4, #32]
 8000fca:	f023 0301 	bic.w	r3, r3, #1
 8000fce:	6223      	str	r3, [r4, #32]
 8000fd0:	6a23      	ldr	r3, [r4, #32]
 8000fd2:	f023 0304 	bic.w	r3, r3, #4
 8000fd6:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fd8:	f7ff f988 	bl	80002ec <HAL_GetTick>
 8000fdc:	2702      	movs	r7, #2
 8000fde:	4682      	mov	sl, r0
 8000fe0:	46b9      	mov	r9, r7
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fe2:	f04f 0801 	mov.w	r8, #1
 8000fe6:	e03d      	b.n	8001064 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fe8:	2b05      	cmp	r3, #5
 8000fea:	6a23      	ldr	r3, [r4, #32]
 8000fec:	d106      	bne.n	8000ffc <HAL_RCC_OscConfig+0x350>
 8000fee:	f043 0304 	orr.w	r3, r3, #4
 8000ff2:	6223      	str	r3, [r4, #32]
 8000ff4:	6a23      	ldr	r3, [r4, #32]
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	e005      	b.n	8001008 <HAL_RCC_OscConfig+0x35c>
 8000ffc:	f023 0301 	bic.w	r3, r3, #1
 8001000:	6223      	str	r3, [r4, #32]
 8001002:	6a23      	ldr	r3, [r4, #32]
 8001004:	f023 0304 	bic.w	r3, r3, #4
 8001008:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800100a:	f7ff f96f 	bl	80002ec <HAL_GetTick>
 800100e:	2702      	movs	r7, #2
 8001010:	4682      	mov	sl, r0
 8001012:	46b9      	mov	r9, r7
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001014:	f04f 0801 	mov.w	r8, #1
 8001018:	fa97 f3a7 	rbit	r3, r7
 800101c:	fa97 f3a7 	rbit	r3, r7
 8001020:	b10b      	cbz	r3, 8001026 <HAL_RCC_OscConfig+0x37a>
 8001022:	6a22      	ldr	r2, [r4, #32]
 8001024:	e002      	b.n	800102c <HAL_RCC_OscConfig+0x380>
 8001026:	fa97 f3a7 	rbit	r3, r7
 800102a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800102c:	fa99 f3a9 	rbit	r3, r9
 8001030:	fab3 f383 	clz	r3, r3
 8001034:	f003 031f 	and.w	r3, r3, #31
 8001038:	fa08 f303 	lsl.w	r3, r8, r3
 800103c:	4213      	tst	r3, r2
 800103e:	d121      	bne.n	8001084 <HAL_RCC_OscConfig+0x3d8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001040:	f7ff f954 	bl	80002ec <HAL_GetTick>
 8001044:	f241 3388 	movw	r3, #5000	; 0x1388
 8001048:	ebca 0000 	rsb	r0, sl, r0
 800104c:	4298      	cmp	r0, r3
 800104e:	d9e3      	bls.n	8001018 <HAL_RCC_OscConfig+0x36c>
 8001050:	e69b      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001052:	f7ff f94b 	bl	80002ec <HAL_GetTick>
 8001056:	f241 3388 	movw	r3, #5000	; 0x1388
 800105a:	ebca 0000 	rsb	r0, sl, r0
 800105e:	4298      	cmp	r0, r3
 8001060:	f63f ae93 	bhi.w	8000d8a <HAL_RCC_OscConfig+0xde>
 8001064:	fa97 f3a7 	rbit	r3, r7
 8001068:	fa97 f3a7 	rbit	r3, r7
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800106c:	b183      	cbz	r3, 8001090 <HAL_RCC_OscConfig+0x3e4>
 800106e:	6a22      	ldr	r2, [r4, #32]
 8001070:	fa99 f3a9 	rbit	r3, r9
 8001074:	fab3 f383 	clz	r3, r3
 8001078:	f003 031f 	and.w	r3, r3, #31
 800107c:	fa08 f303 	lsl.w	r3, r8, r3
 8001080:	4213      	tst	r3, r2
 8001082:	d1e6      	bne.n	8001052 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001084:	b146      	cbz	r6, 8001098 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001086:	69e3      	ldr	r3, [r4, #28]
 8001088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800108c:	61e3      	str	r3, [r4, #28]
 800108e:	e003      	b.n	8001098 <HAL_RCC_OscConfig+0x3ec>
 8001090:	fa97 f3a7 	rbit	r3, r7
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001094:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001096:	e7eb      	b.n	8001070 <HAL_RCC_OscConfig+0x3c4>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001098:	69aa      	ldr	r2, [r5, #24]
 800109a:	b90a      	cbnz	r2, 80010a0 <HAL_RCC_OscConfig+0x3f4>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800109c:	2000      	movs	r0, #0
 800109e:	e08a      	b.n	80011b6 <HAL_RCC_OscConfig+0x50a>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010a0:	4c46      	ldr	r4, [pc, #280]	; (80011bc <HAL_RCC_OscConfig+0x510>)
 80010a2:	6863      	ldr	r3, [r4, #4]
 80010a4:	f003 030c 	and.w	r3, r3, #12
 80010a8:	2b08      	cmp	r3, #8
 80010aa:	f43f ae2d 	beq.w	8000d08 <HAL_RCC_OscConfig+0x5c>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010ae:	2a02      	cmp	r2, #2
 80010b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010b4:	d15a      	bne.n	800116c <HAL_RCC_OscConfig+0x4c0>
 80010b6:	fa93 f3a3 	rbit	r3, r3
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010ba:	fab3 f383 	clz	r3, r3
 80010be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010cc:	f7ff f90e 	bl	80002ec <HAL_GetTick>
 80010d0:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 80010d4:	4681      	mov	r9, r0
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010d6:	f04f 0801 	mov.w	r8, #1
 80010da:	fa97 f3a7 	rbit	r3, r7
 80010de:	4a37      	ldr	r2, [pc, #220]	; (80011bc <HAL_RCC_OscConfig+0x510>)
 80010e0:	6821      	ldr	r1, [r4, #0]
 80010e2:	fa97 f3a7 	rbit	r3, r7
 80010e6:	fab3 f383 	clz	r3, r3
 80010ea:	f003 031f 	and.w	r3, r3, #31
 80010ee:	fa08 f303 	lsl.w	r3, r8, r3
 80010f2:	420b      	tst	r3, r1
 80010f4:	f04f 0601 	mov.w	r6, #1
 80010f8:	d006      	beq.n	8001108 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010fa:	f7ff f8f7 	bl	80002ec <HAL_GetTick>
 80010fe:	ebc9 0000 	rsb	r0, r9, r0
 8001102:	2802      	cmp	r0, #2
 8001104:	d9e9      	bls.n	80010da <HAL_RCC_OscConfig+0x42e>
 8001106:	e640      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001108:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800110a:	f023 010f 	bic.w	r1, r3, #15
 800110e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001110:	430b      	orrs	r3, r1
 8001112:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001114:	6853      	ldr	r3, [r2, #4]
 8001116:	6a28      	ldr	r0, [r5, #32]
 8001118:	69e9      	ldr	r1, [r5, #28]
 800111a:	f423 1376 	bic.w	r3, r3, #4030464	; 0x3d8000
 800111e:	4301      	orrs	r1, r0
 8001120:	430b      	orrs	r3, r1
 8001122:	6053      	str	r3, [r2, #4]
 8001124:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001128:	fa93 f3a3 	rbit	r3, r3
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800112c:	fab3 f383 	clz	r3, r3
 8001130:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001134:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800113e:	601e      	str	r6, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001140:	f7ff f8d4 	bl	80002ec <HAL_GetTick>
 8001144:	4607      	mov	r7, r0
 8001146:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800114a:	6822      	ldr	r2, [r4, #0]
 800114c:	fa95 f3a5 	rbit	r3, r5
 8001150:	fab3 f383 	clz	r3, r3
 8001154:	f003 031f 	and.w	r3, r3, #31
 8001158:	fa06 f303 	lsl.w	r3, r6, r3
 800115c:	4213      	tst	r3, r2
 800115e:	d19d      	bne.n	800109c <HAL_RCC_OscConfig+0x3f0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001160:	f7ff f8c4 	bl	80002ec <HAL_GetTick>
 8001164:	1bc0      	subs	r0, r0, r7
 8001166:	2802      	cmp	r0, #2
 8001168:	d9ed      	bls.n	8001146 <HAL_RCC_OscConfig+0x49a>
 800116a:	e60e      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
 800116c:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001170:	fab3 f383 	clz	r3, r3
 8001174:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001178:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001182:	f7ff f8b3 	bl	80002ec <HAL_GetTick>
 8001186:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800118a:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118c:	2601      	movs	r6, #1
 800118e:	fa95 f3a5 	rbit	r3, r5
 8001192:	6822      	ldr	r2, [r4, #0]
 8001194:	fa95 f3a5 	rbit	r3, r5
 8001198:	fab3 f383 	clz	r3, r3
 800119c:	f003 031f 	and.w	r3, r3, #31
 80011a0:	fa06 f303 	lsl.w	r3, r6, r3
 80011a4:	4213      	tst	r3, r2
 80011a6:	f43f af79 	beq.w	800109c <HAL_RCC_OscConfig+0x3f0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011aa:	f7ff f89f 	bl	80002ec <HAL_GetTick>
 80011ae:	1bc0      	subs	r0, r0, r7
 80011b0:	2802      	cmp	r0, #2
 80011b2:	d9ec      	bls.n	800118e <HAL_RCC_OscConfig+0x4e2>
 80011b4:	e5e9      	b.n	8000d8a <HAL_RCC_OscConfig+0xde>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 80011b6:	b002      	add	sp, #8
 80011b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011bc:	40021000 	.word	0x40021000

080011c0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80011c0:	4911      	ldr	r1, [pc, #68]	; (8001208 <HAL_RCC_GetSysClockFreq+0x48>)
 80011c2:	684b      	ldr	r3, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011c4:	f003 020c 	and.w	r2, r3, #12
 80011c8:	2a08      	cmp	r2, #8
 80011ca:	d11a      	bne.n	8001202 <HAL_RCC_GetSysClockFreq+0x42>
 80011cc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80011d0:	fa92 f2a2 	rbit	r2, r2
 80011d4:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80011d6:	fab2 f282 	clz	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80011da:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80011dc:	fa90 f0a0 	rbit	r0, r0
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80011e0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80011e4:	40d3      	lsrs	r3, r2
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80011e6:	4a09      	ldr	r2, [pc, #36]	; (800120c <HAL_RCC_GetSysClockFreq+0x4c>)
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80011e8:	fab0 f080 	clz	r0, r0
 80011ec:	f001 010f 	and.w	r1, r1, #15
 80011f0:	40c1      	lsrs	r1, r0
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80011f2:	5cd3      	ldrb	r3, [r2, r3]
 80011f4:	4806      	ldr	r0, [pc, #24]	; (8001210 <HAL_RCC_GetSysClockFreq+0x50>)
 80011f6:	5c40      	ldrb	r0, [r0, r1]
 80011f8:	4906      	ldr	r1, [pc, #24]	; (8001214 <HAL_RCC_GetSysClockFreq+0x54>)
 80011fa:	fbb1 f0f0 	udiv	r0, r1, r0
 80011fe:	4358      	muls	r0, r3
 8001200:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001202:	4804      	ldr	r0, [pc, #16]	; (8001214 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	40021000 	.word	0x40021000
 800120c:	08003ec8 	.word	0x08003ec8
 8001210:	08003eb8 	.word	0x08003eb8
 8001214:	007a1200 	.word	0x007a1200

08001218 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001218:	4a5a      	ldr	r2, [pc, #360]	; (8001384 <HAL_RCC_ClockConfig+0x16c>)
 800121a:	6813      	ldr	r3, [r2, #0]
 800121c:	f003 0307 	and.w	r3, r3, #7
 8001220:	428b      	cmp	r3, r1
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001226:	4606      	mov	r6, r0
 8001228:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800122a:	d30a      	bcc.n	8001242 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800122c:	6831      	ldr	r1, [r6, #0]
 800122e:	0788      	lsls	r0, r1, #30
 8001230:	d514      	bpl.n	800125c <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001232:	4855      	ldr	r0, [pc, #340]	; (8001388 <HAL_RCC_ClockConfig+0x170>)
 8001234:	6843      	ldr	r3, [r0, #4]
 8001236:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800123a:	68b3      	ldr	r3, [r6, #8]
 800123c:	4313      	orrs	r3, r2
 800123e:	6043      	str	r3, [r0, #4]
 8001240:	e00c      	b.n	800125c <HAL_RCC_ClockConfig+0x44>

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001242:	6813      	ldr	r3, [r2, #0]
 8001244:	f023 0307 	bic.w	r3, r3, #7
 8001248:	430b      	orrs	r3, r1
 800124a:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800124c:	6813      	ldr	r3, [r2, #0]
 800124e:	f003 0307 	and.w	r3, r3, #7
 8001252:	4299      	cmp	r1, r3
 8001254:	d0ea      	beq.n	800122c <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001256:	2001      	movs	r0, #1
 8001258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800125c:	07ca      	lsls	r2, r1, #31
 800125e:	d406      	bmi.n	800126e <HAL_RCC_ClockConfig+0x56>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001260:	4a48      	ldr	r2, [pc, #288]	; (8001384 <HAL_RCC_ClockConfig+0x16c>)
 8001262:	6813      	ldr	r3, [r2, #0]
 8001264:	f003 0307 	and.w	r3, r3, #7
 8001268:	429d      	cmp	r5, r3
 800126a:	d357      	bcc.n	800131c <HAL_RCC_ClockConfig+0x104>
 800126c:	e060      	b.n	8001330 <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800126e:	6872      	ldr	r2, [r6, #4]
 8001270:	4c45      	ldr	r4, [pc, #276]	; (8001388 <HAL_RCC_ClockConfig+0x170>)
 8001272:	2a01      	cmp	r2, #1
 8001274:	d10e      	bne.n	8001294 <HAL_RCC_ClockConfig+0x7c>
 8001276:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800127a:	fa93 f1a3 	rbit	r1, r3
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127e:	6821      	ldr	r1, [r4, #0]
 8001280:	fa93 f3a3 	rbit	r3, r3
 8001284:	fab3 f383 	clz	r3, r3
 8001288:	f003 031f 	and.w	r3, r3, #31
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	420b      	tst	r3, r1
 8001292:	e011      	b.n	80012b8 <HAL_RCC_ClockConfig+0xa0>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001294:	2a02      	cmp	r2, #2
 8001296:	bf0c      	ite	eq
 8001298:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800129c:	2302      	movne	r3, #2
 800129e:	fa93 f1a3 	rbit	r1, r3
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012a2:	6820      	ldr	r0, [r4, #0]
 80012a4:	fa93 f3a3 	rbit	r3, r3
 80012a8:	fab3 f383 	clz	r3, r3
 80012ac:	f003 031f 	and.w	r3, r3, #31
 80012b0:	2101      	movs	r1, #1
 80012b2:	fa01 f303 	lsl.w	r3, r1, r3
 80012b6:	4203      	tst	r3, r0
 80012b8:	d0cd      	beq.n	8001256 <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ba:	6863      	ldr	r3, [r4, #4]
 80012bc:	f023 0303 	bic.w	r3, r3, #3
 80012c0:	431a      	orrs	r2, r3
 80012c2:	6062      	str	r2, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012c4:	f7ff f812 	bl	80002ec <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012c8:	6873      	ldr	r3, [r6, #4]
 80012ca:	2b01      	cmp	r3, #1
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012cc:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ce:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012d2:	d10c      	bne.n	80012ee <HAL_RCC_ClockConfig+0xd6>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80012d4:	6863      	ldr	r3, [r4, #4]
 80012d6:	f003 030c 	and.w	r3, r3, #12
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d0c0      	beq.n	8001260 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012de:	f7ff f805 	bl	80002ec <HAL_GetTick>
 80012e2:	1bc0      	subs	r0, r0, r7
 80012e4:	4540      	cmp	r0, r8
 80012e6:	d9f5      	bls.n	80012d4 <HAL_RCC_ClockConfig+0xbc>
        {
          return HAL_TIMEOUT;
 80012e8:	2003      	movs	r0, #3
 80012ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d10f      	bne.n	8001312 <HAL_RCC_ClockConfig+0xfa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012f2:	6863      	ldr	r3, [r4, #4]
 80012f4:	f003 030c 	and.w	r3, r3, #12
 80012f8:	2b08      	cmp	r3, #8
 80012fa:	d0b1      	beq.n	8001260 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012fc:	f7fe fff6 	bl	80002ec <HAL_GetTick>
 8001300:	1bc0      	subs	r0, r0, r7
 8001302:	4540      	cmp	r0, r8
 8001304:	d9f5      	bls.n	80012f2 <HAL_RCC_ClockConfig+0xda>
 8001306:	e7ef      	b.n	80012e8 <HAL_RCC_ClockConfig+0xd0>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001308:	f7fe fff0 	bl	80002ec <HAL_GetTick>
 800130c:	1bc0      	subs	r0, r0, r7
 800130e:	4540      	cmp	r0, r8
 8001310:	d8ea      	bhi.n	80012e8 <HAL_RCC_ClockConfig+0xd0>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001312:	6863      	ldr	r3, [r4, #4]
 8001314:	f013 0f0c 	tst.w	r3, #12
 8001318:	d1f6      	bne.n	8001308 <HAL_RCC_ClockConfig+0xf0>
 800131a:	e7a1      	b.n	8001260 <HAL_RCC_ClockConfig+0x48>
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800131c:	6813      	ldr	r3, [r2, #0]
 800131e:	f023 0307 	bic.w	r3, r3, #7
 8001322:	432b      	orrs	r3, r5
 8001324:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001326:	6813      	ldr	r3, [r2, #0]
 8001328:	f003 0307 	and.w	r3, r3, #7
 800132c:	429d      	cmp	r5, r3
 800132e:	d192      	bne.n	8001256 <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001330:	6831      	ldr	r1, [r6, #0]
 8001332:	4c15      	ldr	r4, [pc, #84]	; (8001388 <HAL_RCC_ClockConfig+0x170>)
 8001334:	f011 0f04 	tst.w	r1, #4
 8001338:	d005      	beq.n	8001346 <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800133a:	6863      	ldr	r3, [r4, #4]
 800133c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001340:	68f3      	ldr	r3, [r6, #12]
 8001342:	4313      	orrs	r3, r2
 8001344:	6063      	str	r3, [r4, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001346:	070b      	lsls	r3, r1, #28
 8001348:	d506      	bpl.n	8001358 <HAL_RCC_ClockConfig+0x140>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800134a:	6863      	ldr	r3, [r4, #4]
 800134c:	6932      	ldr	r2, [r6, #16]
 800134e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001352:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001356:	6063      	str	r3, [r4, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001358:	f7ff ff32 	bl	80011c0 <HAL_RCC_GetSysClockFreq>
 800135c:	6863      	ldr	r3, [r4, #4]
 800135e:	22f0      	movs	r2, #240	; 0xf0
 8001360:	fa92 f2a2 	rbit	r2, r2
 8001364:	fab2 f282 	clz	r2, r2
 8001368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800136c:	40d3      	lsrs	r3, r2
 800136e:	4a07      	ldr	r2, [pc, #28]	; (800138c <HAL_RCC_ClockConfig+0x174>)
 8001370:	5cd3      	ldrb	r3, [r2, r3]
 8001372:	40d8      	lsrs	r0, r3
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <HAL_RCC_ClockConfig+0x178>)
 8001376:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001378:	2000      	movs	r0, #0
 800137a:	f001 fb61 	bl	8002a40 <HAL_InitTick>
  
  return HAL_OK;
 800137e:	2000      	movs	r0, #0
}
 8001380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001384:	40022000 	.word	0x40022000
 8001388:	40021000 	.word	0x40021000
 800138c:	08003f15 	.word	0x08003f15
 8001390:	20000008 	.word	0x20000008

08001394 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001394:	4b01      	ldr	r3, [pc, #4]	; (800139c <HAL_RCC_GetHCLKFreq+0x8>)
 8001396:	6818      	ldr	r0, [r3, #0]
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	20000008 	.word	0x20000008

080013a0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013a2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	fa92 f2a2 	rbit	r2, r2
 80013ac:	fab2 f282 	clz	r2, r2
 80013b0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80013b4:	40d3      	lsrs	r3, r2
 80013b6:	4a04      	ldr	r2, [pc, #16]	; (80013c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80013b8:	5cd3      	ldrb	r3, [r2, r3]
 80013ba:	4a04      	ldr	r2, [pc, #16]	; (80013cc <HAL_RCC_GetPCLK2Freq+0x2c>)
 80013bc:	6810      	ldr	r0, [r2, #0]
} 
 80013be:	40d8      	lsrs	r0, r3
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	40021000 	.word	0x40021000
 80013c8:	08003f25 	.word	0x08003f25
 80013cc:	20000008 	.word	0x20000008

080013d0 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013d0:	230f      	movs	r3, #15
 80013d2:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013d4:	4b0b      	ldr	r3, [pc, #44]	; (8001404 <HAL_RCC_GetClockConfig+0x34>)
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	f002 0203 	and.w	r2, r2, #3
 80013dc:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80013e4:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80013ec:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	08db      	lsrs	r3, r3, #3
 80013f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80013f6:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80013f8:	4b03      	ldr	r3, [pc, #12]	; (8001408 <HAL_RCC_GetClockConfig+0x38>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0307 	and.w	r3, r3, #7
 8001400:	600b      	str	r3, [r1, #0]
 8001402:	4770      	bx	lr
 8001404:	40021000 	.word	0x40021000
 8001408:	40022000 	.word	0x40022000

0800140c <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800140c:	6803      	ldr	r3, [r0, #0]
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800140e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001412:	03df      	lsls	r7, r3, #15
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001414:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001416:	d57c      	bpl.n	8001512 <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001418:	4d9b      	ldr	r5, [pc, #620]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800141a:	69eb      	ldr	r3, [r5, #28]
 800141c:	00de      	lsls	r6, r3, #3
 800141e:	d40a      	bmi.n	8001436 <HAL_RCCEx_PeriphCLKConfig+0x2a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001420:	69eb      	ldr	r3, [r5, #28]
 8001422:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001426:	61eb      	str	r3, [r5, #28]
 8001428:	69eb      	ldr	r3, [r5, #28]
 800142a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142e:	9301      	str	r3, [sp, #4]
 8001430:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001432:	2601      	movs	r6, #1
 8001434:	e000      	b.n	8001438 <HAL_RCCEx_PeriphCLKConfig+0x2c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001436:	2600      	movs	r6, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001438:	4f94      	ldr	r7, [pc, #592]	; (800168c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	05d8      	lsls	r0, r3, #23
 800143e:	d505      	bpl.n	800144c <HAL_RCCEx_PeriphCLKConfig+0x40>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001440:	6a2b      	ldr	r3, [r5, #32]
 8001442:	4991      	ldr	r1, [pc, #580]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001444:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001448:	d112      	bne.n	8001470 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800144a:	e016      	b.n	800147a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001452:	603b      	str	r3, [r7, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001454:	f7fe ff4a 	bl	80002ec <HAL_GetTick>
 8001458:	4680      	mov	r8, r0
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	05d9      	lsls	r1, r3, #23
 800145e:	d4ef      	bmi.n	8001440 <HAL_RCCEx_PeriphCLKConfig+0x34>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001460:	f7fe ff44 	bl	80002ec <HAL_GetTick>
 8001464:	ebc8 0000 	rsb	r0, r8, r0
 8001468:	2864      	cmp	r0, #100	; 0x64
 800146a:	d9f6      	bls.n	800145a <HAL_RCCEx_PeriphCLKConfig+0x4e>
        {
          return HAL_TIMEOUT;
 800146c:	2003      	movs	r0, #3
 800146e:	e107      	b.n	8001680 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001470:	6862      	ldr	r2, [r4, #4]
 8001472:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001476:	4293      	cmp	r3, r2
 8001478:	d10d      	bne.n	8001496 <HAL_RCCEx_PeriphCLKConfig+0x8a>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800147a:	6a2b      	ldr	r3, [r5, #32]
 800147c:	4982      	ldr	r1, [pc, #520]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800147e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001482:	6863      	ldr	r3, [r4, #4]
 8001484:	4313      	orrs	r3, r2
 8001486:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001488:	2e00      	cmp	r6, #0
 800148a:	d042      	beq.n	8001512 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800148c:	69cb      	ldr	r3, [r1, #28]
 800148e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001492:	61cb      	str	r3, [r1, #28]
 8001494:	e03d      	b.n	8001512 <HAL_RCCEx_PeriphCLKConfig+0x106>
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001496:	6a08      	ldr	r0, [r1, #32]
 8001498:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800149c:	f420 7e40 	bic.w	lr, r0, #768	; 0x300
 80014a0:	fa93 f7a3 	rbit	r7, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80014a4:	4a7a      	ldr	r2, [pc, #488]	; (8001690 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80014a6:	fab7 f787 	clz	r7, r7
 80014aa:	443a      	add	r2, r7
 80014ac:	0092      	lsls	r2, r2, #2
 80014ae:	2701      	movs	r7, #1
 80014b0:	6017      	str	r7, [r2, #0]
 80014b2:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80014b6:	4a76      	ldr	r2, [pc, #472]	; (8001690 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80014b8:	fab3 f383 	clz	r3, r3
 80014bc:	441a      	add	r2, r3
 80014be:	0092      	lsls	r2, r2, #2
 80014c0:	2300      	movs	r3, #0
 80014c2:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80014c4:	07c2      	lsls	r2, r0, #31
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80014c6:	f8c1 e020 	str.w	lr, [r1, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80014ca:	d5d6      	bpl.n	800147a <HAL_RCCEx_PeriphCLKConfig+0x6e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014cc:	f7fe ff0e 	bl	80002ec <HAL_GetTick>
 80014d0:	f04f 0802 	mov.w	r8, #2
 80014d4:	4682      	mov	sl, r0
 80014d6:	46c1      	mov	r9, r8
 80014d8:	fa98 f3a8 	rbit	r3, r8
 80014dc:	fa98 f3a8 	rbit	r3, r8
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e0:	b10b      	cbz	r3, 80014e6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80014e2:	6a2a      	ldr	r2, [r5, #32]
 80014e4:	e002      	b.n	80014ec <HAL_RCCEx_PeriphCLKConfig+0xe0>
 80014e6:	fa98 f3a8 	rbit	r3, r8
 80014ea:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80014ec:	fa99 f3a9 	rbit	r3, r9
 80014f0:	fab3 f383 	clz	r3, r3
 80014f4:	f003 031f 	and.w	r3, r3, #31
 80014f8:	fa07 f303 	lsl.w	r3, r7, r3
 80014fc:	4213      	tst	r3, r2
 80014fe:	d1bc      	bne.n	800147a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001500:	f7fe fef4 	bl	80002ec <HAL_GetTick>
 8001504:	f241 3388 	movw	r3, #5000	; 0x1388
 8001508:	ebca 0000 	rsb	r0, sl, r0
 800150c:	4298      	cmp	r0, r3
 800150e:	d9e3      	bls.n	80014d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001510:	e7ac      	b.n	800146c <HAL_RCCEx_PeriphCLKConfig+0x60>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001512:	6820      	ldr	r0, [r4, #0]
 8001514:	07c3      	lsls	r3, r0, #31
 8001516:	d506      	bpl.n	8001526 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001518:	495b      	ldr	r1, [pc, #364]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800151a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800151c:	f023 0203 	bic.w	r2, r3, #3
 8001520:	68a3      	ldr	r3, [r4, #8]
 8001522:	4313      	orrs	r3, r2
 8001524:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001526:	0787      	lsls	r7, r0, #30
 8001528:	d506      	bpl.n	8001538 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800152a:	4957      	ldr	r1, [pc, #348]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800152c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800152e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001532:	68e3      	ldr	r3, [r4, #12]
 8001534:	4313      	orrs	r3, r2
 8001536:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001538:	0746      	lsls	r6, r0, #29
 800153a:	d506      	bpl.n	800154a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800153c:	4952      	ldr	r1, [pc, #328]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800153e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001540:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001544:	6923      	ldr	r3, [r4, #16]
 8001546:	4313      	orrs	r3, r2
 8001548:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800154a:	0685      	lsls	r5, r0, #26
 800154c:	d506      	bpl.n	800155c <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800154e:	494e      	ldr	r1, [pc, #312]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001550:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001552:	f023 0210 	bic.w	r2, r3, #16
 8001556:	69e3      	ldr	r3, [r4, #28]
 8001558:	4313      	orrs	r3, r2
 800155a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800155c:	0381      	lsls	r1, r0, #14
 800155e:	d506      	bpl.n	800156e <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8001560:	4949      	ldr	r1, [pc, #292]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001562:	684b      	ldr	r3, [r1, #4]
 8001564:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001568:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800156a:	4313      	orrs	r3, r2
 800156c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800156e:	0642      	lsls	r2, r0, #25
 8001570:	d506      	bpl.n	8001580 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001572:	4945      	ldr	r1, [pc, #276]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001574:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001576:	f023 0220 	bic.w	r2, r3, #32
 800157a:	6a23      	ldr	r3, [r4, #32]
 800157c:	4313      	orrs	r3, r2
 800157e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001580:	0343      	lsls	r3, r0, #13
 8001582:	d506      	bpl.n	8001592 <HAL_RCCEx_PeriphCLKConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001584:	4940      	ldr	r1, [pc, #256]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001586:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001588:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800158c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800158e:	4313      	orrs	r3, r2
 8001590:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001592:	0707      	lsls	r7, r0, #28
 8001594:	d506      	bpl.n	80015a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001596:	493c      	ldr	r1, [pc, #240]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001598:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800159a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800159e:	6963      	ldr	r3, [r4, #20]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80015a4:	06c6      	lsls	r6, r0, #27
 80015a6:	d506      	bpl.n	80015b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80015a8:	4937      	ldr	r1, [pc, #220]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015aa:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80015ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80015b0:	69a3      	ldr	r3, [r4, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80015b6:	0585      	lsls	r5, r0, #22
 80015b8:	d506      	bpl.n	80015c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80015ba:	4933      	ldr	r1, [pc, #204]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015bc:	684b      	ldr	r3, [r1, #4]
 80015be:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80015c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80015c4:	4313      	orrs	r3, r2
 80015c6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80015c8:	0601      	lsls	r1, r0, #24
 80015ca:	d506      	bpl.n	80015da <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80015cc:	492e      	ldr	r1, [pc, #184]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015ce:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80015d0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80015d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80015d6:	4313      	orrs	r3, r2
 80015d8:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80015da:	05c2      	lsls	r2, r0, #23
 80015dc:	d506      	bpl.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80015de:	492a      	ldr	r1, [pc, #168]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015e0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80015e2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80015e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80015e8:	4313      	orrs	r3, r2
 80015ea:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80015ec:	04c3      	lsls	r3, r0, #19
 80015ee:	d506      	bpl.n	80015fe <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80015f0:	4925      	ldr	r1, [pc, #148]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015f2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80015f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80015f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80015fa:	4313      	orrs	r3, r2
 80015fc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80015fe:	0487      	lsls	r7, r0, #18
 8001600:	d506      	bpl.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8001602:	4921      	ldr	r1, [pc, #132]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001604:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001606:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800160a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800160c:	4313      	orrs	r3, r2
 800160e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8001610:	02c6      	lsls	r6, r0, #11
 8001612:	d506      	bpl.n	8001622 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8001614:	491c      	ldr	r1, [pc, #112]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001616:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001618:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800161c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800161e:	4313      	orrs	r3, r2
 8001620:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8001622:	0285      	lsls	r5, r0, #10
 8001624:	d506      	bpl.n	8001634 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8001626:	4918      	ldr	r1, [pc, #96]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001628:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800162a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800162e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001630:	4313      	orrs	r3, r2
 8001632:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001634:	0241      	lsls	r1, r0, #9
 8001636:	d506      	bpl.n	8001646 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001638:	4913      	ldr	r1, [pc, #76]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800163a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800163c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001640:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001642:	4313      	orrs	r3, r2
 8001644:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8001646:	0202      	lsls	r2, r0, #8
 8001648:	d506      	bpl.n	8001658 <HAL_RCCEx_PeriphCLKConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800164a:	490f      	ldr	r1, [pc, #60]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800164c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800164e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001652:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001654:	4313      	orrs	r3, r2
 8001656:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8001658:	01c3      	lsls	r3, r0, #7
 800165a:	d506      	bpl.n	800166a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800165c:	490a      	ldr	r1, [pc, #40]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800165e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001660:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001664:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001666:	4313      	orrs	r3, r2
 8001668:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800166a:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800166e:	d007      	beq.n	8001680 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8001670:	4905      	ldr	r1, [pc, #20]	; (8001688 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001672:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001674:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001678:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800167a:	4313      	orrs	r3, r2
 800167c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800167e:	2000      	movs	r0, #0
}
 8001680:	b002      	add	sp, #8
 8001682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000
 800168c:	40007000 	.word	0x40007000
 8001690:	10908100 	.word	0x10908100

08001694 <HAL_TIM_Base_MspInit>:
 8001694:	4770      	bx	lr

08001696 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001696:	6803      	ldr	r3, [r0, #0]
 8001698:	68da      	ldr	r2, [r3, #12]
 800169a:	f042 0201 	orr.w	r2, r2, #1
 800169e:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	f042 0201 	orr.w	r2, r2, #1
 80016a6:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80016a8:	2000      	movs	r0, #0
 80016aa:	4770      	bx	lr

080016ac <HAL_TIM_OC_DelayElapsedCallback>:
 80016ac:	4770      	bx	lr

080016ae <HAL_TIM_IC_CaptureCallback>:
 80016ae:	4770      	bx	lr

080016b0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80016b0:	4770      	bx	lr

080016b2 <HAL_TIM_TriggerCallback>:
 80016b2:	4770      	bx	lr

080016b4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80016b4:	6803      	ldr	r3, [r0, #0]
 80016b6:	691a      	ldr	r2, [r3, #16]
 80016b8:	0791      	lsls	r1, r2, #30
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80016ba:	b510      	push	{r4, lr}
 80016bc:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80016be:	d514      	bpl.n	80016ea <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80016c0:	68da      	ldr	r2, [r3, #12]
 80016c2:	0792      	lsls	r2, r2, #30
 80016c4:	d511      	bpl.n	80016ea <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80016c6:	f06f 0202 	mvn.w	r2, #2
 80016ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016cc:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016ce:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016d0:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016d2:	7702      	strb	r2, [r0, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016d4:	d002      	beq.n	80016dc <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80016d6:	f7ff ffea 	bl	80016ae <HAL_TIM_IC_CaptureCallback>
 80016da:	e004      	b.n	80016e6 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016dc:	f7ff ffe6 	bl	80016ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e0:	4620      	mov	r0, r4
 80016e2:	f7ff ffe5 	bl	80016b0 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016e6:	2300      	movs	r3, #0
 80016e8:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80016ea:	6823      	ldr	r3, [r4, #0]
 80016ec:	691a      	ldr	r2, [r3, #16]
 80016ee:	0750      	lsls	r0, r2, #29
 80016f0:	d516      	bpl.n	8001720 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	0751      	lsls	r1, r2, #29
 80016f6:	d513      	bpl.n	8001720 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80016f8:	f06f 0204 	mvn.w	r2, #4
 80016fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016fe:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001700:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001702:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001706:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001708:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800170a:	d002      	beq.n	8001712 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800170c:	f7ff ffcf 	bl	80016ae <HAL_TIM_IC_CaptureCallback>
 8001710:	e004      	b.n	800171c <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001712:	f7ff ffcb 	bl	80016ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001716:	4620      	mov	r0, r4
 8001718:	f7ff ffca 	bl	80016b0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800171c:	2300      	movs	r3, #0
 800171e:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001720:	6823      	ldr	r3, [r4, #0]
 8001722:	691a      	ldr	r2, [r3, #16]
 8001724:	0712      	lsls	r2, r2, #28
 8001726:	d515      	bpl.n	8001754 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001728:	68da      	ldr	r2, [r3, #12]
 800172a:	0710      	lsls	r0, r2, #28
 800172c:	d512      	bpl.n	8001754 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800172e:	f06f 0208 	mvn.w	r2, #8
 8001732:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001734:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001736:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001738:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800173a:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800173c:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800173e:	d002      	beq.n	8001746 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001740:	f7ff ffb5 	bl	80016ae <HAL_TIM_IC_CaptureCallback>
 8001744:	e004      	b.n	8001750 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001746:	f7ff ffb1 	bl	80016ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800174a:	4620      	mov	r0, r4
 800174c:	f7ff ffb0 	bl	80016b0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001750:	2300      	movs	r3, #0
 8001752:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	691a      	ldr	r2, [r3, #16]
 8001758:	06d2      	lsls	r2, r2, #27
 800175a:	d516      	bpl.n	800178a <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800175c:	68da      	ldr	r2, [r3, #12]
 800175e:	06d0      	lsls	r0, r2, #27
 8001760:	d513      	bpl.n	800178a <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001762:	f06f 0210 	mvn.w	r2, #16
 8001766:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001768:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800176a:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800176c:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001770:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001772:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001774:	d002      	beq.n	800177c <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001776:	f7ff ff9a 	bl	80016ae <HAL_TIM_IC_CaptureCallback>
 800177a:	e004      	b.n	8001786 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800177c:	f7ff ff96 	bl	80016ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001780:	4620      	mov	r0, r4
 8001782:	f7ff ff95 	bl	80016b0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001786:	2300      	movs	r3, #0
 8001788:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800178a:	6823      	ldr	r3, [r4, #0]
 800178c:	691a      	ldr	r2, [r3, #16]
 800178e:	07d1      	lsls	r1, r2, #31
 8001790:	d508      	bpl.n	80017a4 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001792:	68da      	ldr	r2, [r3, #12]
 8001794:	07d2      	lsls	r2, r2, #31
 8001796:	d505      	bpl.n	80017a4 <HAL_TIM_IRQHandler+0xf0>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001798:	f06f 0201 	mvn.w	r2, #1
 800179c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800179e:	4620      	mov	r0, r4
 80017a0:	f001 f8c8 	bl	8002934 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80017a4:	6823      	ldr	r3, [r4, #0]
 80017a6:	691a      	ldr	r2, [r3, #16]
 80017a8:	0610      	lsls	r0, r2, #24
 80017aa:	d508      	bpl.n	80017be <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80017ac:	68da      	ldr	r2, [r3, #12]
 80017ae:	0611      	lsls	r1, r2, #24
 80017b0:	d505      	bpl.n	80017be <HAL_TIM_IRQHandler+0x10a>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80017b2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80017b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80017b8:	4620      	mov	r0, r4
 80017ba:	f000 f8a2 	bl	8001902 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80017be:	6823      	ldr	r3, [r4, #0]
 80017c0:	691a      	ldr	r2, [r3, #16]
 80017c2:	0652      	lsls	r2, r2, #25
 80017c4:	d508      	bpl.n	80017d8 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	0650      	lsls	r0, r2, #25
 80017ca:	d505      	bpl.n	80017d8 <HAL_TIM_IRQHandler+0x124>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80017cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80017d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80017d2:	4620      	mov	r0, r4
 80017d4:	f7ff ff6d 	bl	80016b2 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80017d8:	6823      	ldr	r3, [r4, #0]
 80017da:	691a      	ldr	r2, [r3, #16]
 80017dc:	0691      	lsls	r1, r2, #26
 80017de:	d50a      	bpl.n	80017f6 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	0692      	lsls	r2, r2, #26
 80017e4:	d507      	bpl.n	80017f6 <HAL_TIM_IRQHandler+0x142>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80017e6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80017ea:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80017ec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 80017ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 80017f2:	f000 b885 	b.w	8001900 <HAL_TIMEx_CommutationCallback>
 80017f6:	bd10      	pop	{r4, pc}

080017f8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017f8:	4a32      	ldr	r2, [pc, #200]	; (80018c4 <TIM_Base_SetConfig+0xcc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 80017fa:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017fc:	4290      	cmp	r0, r2
 80017fe:	d012      	beq.n	8001826 <TIM_Base_SetConfig+0x2e>
 8001800:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001804:	d00f      	beq.n	8001826 <TIM_Base_SetConfig+0x2e>
 8001806:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800180a:	4290      	cmp	r0, r2
 800180c:	d00b      	beq.n	8001826 <TIM_Base_SetConfig+0x2e>
 800180e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001812:	4290      	cmp	r0, r2
 8001814:	d007      	beq.n	8001826 <TIM_Base_SetConfig+0x2e>
 8001816:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800181a:	4290      	cmp	r0, r2
 800181c:	d003      	beq.n	8001826 <TIM_Base_SetConfig+0x2e>
 800181e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8001822:	4290      	cmp	r0, r2
 8001824:	d115      	bne.n	8001852 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001826:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800182c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800182e:	4a25      	ldr	r2, [pc, #148]	; (80018c4 <TIM_Base_SetConfig+0xcc>)
 8001830:	4290      	cmp	r0, r2
 8001832:	d01d      	beq.n	8001870 <TIM_Base_SetConfig+0x78>
 8001834:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001838:	d01a      	beq.n	8001870 <TIM_Base_SetConfig+0x78>
 800183a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800183e:	4290      	cmp	r0, r2
 8001840:	d016      	beq.n	8001870 <TIM_Base_SetConfig+0x78>
 8001842:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001846:	4290      	cmp	r0, r2
 8001848:	d012      	beq.n	8001870 <TIM_Base_SetConfig+0x78>
 800184a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800184e:	4290      	cmp	r0, r2
 8001850:	d00e      	beq.n	8001870 <TIM_Base_SetConfig+0x78>
 8001852:	4a1d      	ldr	r2, [pc, #116]	; (80018c8 <TIM_Base_SetConfig+0xd0>)
 8001854:	4290      	cmp	r0, r2
 8001856:	d00b      	beq.n	8001870 <TIM_Base_SetConfig+0x78>
 8001858:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800185c:	4290      	cmp	r0, r2
 800185e:	d007      	beq.n	8001870 <TIM_Base_SetConfig+0x78>
 8001860:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001864:	4290      	cmp	r0, r2
 8001866:	d003      	beq.n	8001870 <TIM_Base_SetConfig+0x78>
 8001868:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800186c:	4290      	cmp	r0, r2
 800186e:	d103      	bne.n	8001878 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001870:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001876:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001878:	694a      	ldr	r2, [r1, #20]
 800187a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800187e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001880:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001882:	688b      	ldr	r3, [r1, #8]
 8001884:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001886:	680b      	ldr	r3, [r1, #0]
 8001888:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800188a:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <TIM_Base_SetConfig+0xcc>)
 800188c:	4298      	cmp	r0, r3
 800188e:	d013      	beq.n	80018b8 <TIM_Base_SetConfig+0xc0>
 8001890:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001894:	4298      	cmp	r0, r3
 8001896:	d00f      	beq.n	80018b8 <TIM_Base_SetConfig+0xc0>
 8001898:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800189c:	4298      	cmp	r0, r3
 800189e:	d00b      	beq.n	80018b8 <TIM_Base_SetConfig+0xc0>
 80018a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018a4:	4298      	cmp	r0, r3
 80018a6:	d007      	beq.n	80018b8 <TIM_Base_SetConfig+0xc0>
 80018a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018ac:	4298      	cmp	r0, r3
 80018ae:	d003      	beq.n	80018b8 <TIM_Base_SetConfig+0xc0>
 80018b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018b4:	4298      	cmp	r0, r3
 80018b6:	d101      	bne.n	80018bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80018b8:	690b      	ldr	r3, [r1, #16]
 80018ba:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80018bc:	2301      	movs	r3, #1
 80018be:	6143      	str	r3, [r0, #20]
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	40012c00 	.word	0x40012c00
 80018c8:	40014000 	.word	0x40014000

080018cc <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim: TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80018cc:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80018ce:	4604      	mov	r4, r0
 80018d0:	b1a0      	cbz	r0, 80018fc <HAL_TIM_Base_Init+0x30>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80018d2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80018d6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80018da:	b91b      	cbnz	r3, 80018e4 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018dc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018e0:	f7ff fed8 	bl	8001694 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80018e4:	2302      	movs	r3, #2
 80018e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80018ea:	6820      	ldr	r0, [r4, #0]
 80018ec:	1d21      	adds	r1, r4, #4
 80018ee:	f7ff ff83 	bl	80017f8 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80018f2:	2301      	movs	r3, #1
 80018f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  
  return HAL_OK;
 80018f8:	2000      	movs	r0, #0
 80018fa:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 80018fc:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 80018fe:	bd10      	pop	{r4, pc}

08001900 <HAL_TIMEx_CommutationCallback>:
 8001900:	4770      	bx	lr

08001902 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001902:	4770      	bx	lr

08001904 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001904:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8001906:	f000 fbe3 	bl	80020d0 <vTaskStartScheduler>
  
  return osOK;
}
 800190a:	2000      	movs	r0, #0
 800190c:	bd08      	pop	{r3, pc}

0800190e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800190e:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001910:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8001914:	8a02      	ldrh	r2, [r0, #16]
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001916:	460b      	mov	r3, r1

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001918:	e890 0022 	ldmia.w	r0, {r1, r5}
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800191c:	b085      	sub	sp, #20
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 800191e:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8001920:	bf14      	ite	ne
 8001922:	3403      	addne	r4, #3
extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001924:	2400      	moveq	r4, #0

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001926:	a803      	add	r0, sp, #12
 8001928:	9001      	str	r0, [sp, #4]
 800192a:	9400      	str	r4, [sp, #0]
 800192c:	4628      	mov	r0, r5
 800192e:	f000 fb01 	bl	8001f34 <xTaskCreate>
 8001932:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001934:	bf0c      	ite	eq
 8001936:	9803      	ldreq	r0, [sp, #12]
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
                   &handle) != pdPASS)  {
    return NULL;
 8001938:	2000      	movne	r0, #0
  }     
#endif
  
  return handle;
}
 800193a:	b005      	add	sp, #20
 800193c:	bd30      	pop	{r4, r5, pc}

0800193e <osDelay>:
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800193e:	2081      	movs	r0, #129	; 0x81
 8001940:	4770      	bx	lr

08001942 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8001942:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001944:	f000 fde4 	bl	8002510 <xTaskGetSchedulerState>
 8001948:	2801      	cmp	r0, #1
 800194a:	d003      	beq.n	8001954 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800194c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8001950:	f000 b908 	b.w	8001b64 <xPortSysTickHandler>
 8001954:	bd08      	pop	{r3, pc}

08001956 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001956:	f100 0308 	add.w	r3, r0, #8
 800195a:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800195c:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001960:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001962:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001964:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001966:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001968:	6003      	str	r3, [r0, #0]
 800196a:	4770      	bx	lr

0800196c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800196c:	2300      	movs	r3, #0
 800196e:	6103      	str	r3, [r0, #16]
 8001970:	4770      	bx	lr

08001972 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001972:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001974:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800197e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001980:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001982:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8001984:	3301      	adds	r3, #1
 8001986:	6003      	str	r3, [r0, #0]
 8001988:	4770      	bx	lr

0800198a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800198a:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800198c:	1c53      	adds	r3, r2, #1
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800198e:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001990:	d101      	bne.n	8001996 <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001992:	6903      	ldr	r3, [r0, #16]
 8001994:	e007      	b.n	80019a6 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001996:	f100 0308 	add.w	r3, r0, #8
 800199a:	685c      	ldr	r4, [r3, #4]
 800199c:	6825      	ldr	r5, [r4, #0]
 800199e:	42aa      	cmp	r2, r5
 80019a0:	d301      	bcc.n	80019a6 <vListInsert+0x1c>
 80019a2:	4623      	mov	r3, r4
 80019a4:	e7f9      	b.n	800199a <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80019aa:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80019ac:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80019ae:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80019b0:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80019b2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80019b4:	3301      	adds	r3, #1
 80019b6:	6003      	str	r3, [r0, #0]
 80019b8:	bd30      	pop	{r4, r5, pc}

080019ba <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019ba:	6841      	ldr	r1, [r0, #4]
 80019bc:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80019be:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019c0:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80019c2:	6882      	ldr	r2, [r0, #8]
 80019c4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80019c6:	6859      	ldr	r1, [r3, #4]
 80019c8:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019ca:	bf08      	it	eq
 80019cc:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80019ce:	2200      	movs	r2, #0
 80019d0:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80019d2:	6818      	ldr	r0, [r3, #0]
 80019d4:	3801      	subs	r0, #1
 80019d6:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80019d8:	4770      	bx	lr
	...

080019dc <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80019dc:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <prvTaskExitError+0x2c>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	3301      	adds	r3, #1
 80019e2:	d008      	beq.n	80019f6 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80019e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019e8:	f383 8811 	msr	BASEPRI, r3
 80019ec:	f3bf 8f6f 	isb	sy
 80019f0:	f3bf 8f4f 	dsb	sy
 80019f4:	e7fe      	b.n	80019f4 <prvTaskExitError+0x18>
 80019f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019fa:	f383 8811 	msr	BASEPRI, r3
 80019fe:	f3bf 8f6f 	isb	sy
 8001a02:	f3bf 8f4f 	dsb	sy
 8001a06:	e7fe      	b.n	8001a06 <prvTaskExitError+0x2a>
 8001a08:	20000004 	.word	0x20000004

08001a0c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8001a0c:	4806      	ldr	r0, [pc, #24]	; (8001a28 <prvPortStartFirstTask+0x1c>)
 8001a0e:	6800      	ldr	r0, [r0, #0]
 8001a10:	6800      	ldr	r0, [r0, #0]
 8001a12:	f380 8808 	msr	MSP, r0
 8001a16:	b662      	cpsie	i
 8001a18:	b661      	cpsie	f
 8001a1a:	f3bf 8f4f 	dsb	sy
 8001a1e:	f3bf 8f6f 	isb	sy
 8001a22:	df00      	svc	0
 8001a24:	bf00      	nop
 8001a26:	0000      	.short	0x0000
 8001a28:	e000ed08 	.word	0xe000ed08

08001a2c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001a2c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001a3c <vPortEnableVFP+0x10>
 8001a30:	6801      	ldr	r1, [r0, #0]
 8001a32:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001a36:	6001      	str	r1, [r0, #0]
 8001a38:	4770      	bx	lr
 8001a3a:	0000      	.short	0x0000
 8001a3c:	e000ed88 	.word	0xe000ed88

08001a40 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001a40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a44:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001a48:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <pxPortInitialiseStack+0x28>)
 8001a4a:	f840 3c0c 	str.w	r3, [r0, #-12]
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001a4e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001a52:	f06f 0302 	mvn.w	r3, #2
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001a56:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001a5a:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001a5e:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 8001a62:	3844      	subs	r0, #68	; 0x44
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	080019dd 	.word	0x080019dd
 8001a6c:	00000000 	.word	0x00000000

08001a70 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001a70:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <pxCurrentTCBConst2>)
 8001a72:	6819      	ldr	r1, [r3, #0]
 8001a74:	6808      	ldr	r0, [r1, #0]
 8001a76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a7a:	f380 8809 	msr	PSP, r0
 8001a7e:	f3bf 8f6f 	isb	sy
 8001a82:	f04f 0000 	mov.w	r0, #0
 8001a86:	f380 8811 	msr	BASEPRI, r0
 8001a8a:	4770      	bx	lr
 8001a8c:	f3af 8000 	nop.w

08001a90 <pxCurrentTCBConst2>:
 8001a90:	20000d78 	.word	0x20000d78

08001a94 <vPortEnterCritical>:
 8001a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a98:	f383 8811 	msr	BASEPRI, r3
 8001a9c:	f3bf 8f6f 	isb	sy
 8001aa0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001aa4:	4a0a      	ldr	r2, [pc, #40]	; (8001ad0 <vPortEnterCritical+0x3c>)
 8001aa6:	6813      	ldr	r3, [r2, #0]
 8001aa8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8001aaa:	2b01      	cmp	r3, #1
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001aac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8001aae:	d10d      	bne.n	8001acc <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001ab0:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <vPortEnterCritical+0x40>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001ab8:	d008      	beq.n	8001acc <vPortEnterCritical+0x38>
 8001aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001abe:	f383 8811 	msr	BASEPRI, r3
 8001ac2:	f3bf 8f6f 	isb	sy
 8001ac6:	f3bf 8f4f 	dsb	sy
 8001aca:	e7fe      	b.n	8001aca <vPortEnterCritical+0x36>
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	20000004 	.word	0x20000004
 8001ad4:	e000ed04 	.word	0xe000ed04

08001ad8 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001ad8:	4a08      	ldr	r2, [pc, #32]	; (8001afc <vPortExitCritical+0x24>)
 8001ada:	6813      	ldr	r3, [r2, #0]
 8001adc:	b943      	cbnz	r3, 8001af0 <vPortExitCritical+0x18>
 8001ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ae2:	f383 8811 	msr	BASEPRI, r3
 8001ae6:	f3bf 8f6f 	isb	sy
 8001aea:	f3bf 8f4f 	dsb	sy
 8001aee:	e7fe      	b.n	8001aee <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001af0:	3b01      	subs	r3, #1
 8001af2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001af4:	b90b      	cbnz	r3, 8001afa <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001af6:	f383 8811 	msr	BASEPRI, r3
 8001afa:	4770      	bx	lr
 8001afc:	20000004 	.word	0x20000004

08001b00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001b00:	f3ef 8009 	mrs	r0, PSP
 8001b04:	f3bf 8f6f 	isb	sy
 8001b08:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <pxCurrentTCBConst>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	f01e 0f10 	tst.w	lr, #16
 8001b10:	bf08      	it	eq
 8001b12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001b16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b1a:	6010      	str	r0, [r2, #0]
 8001b1c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8001b20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001b24:	f380 8811 	msr	BASEPRI, r0
 8001b28:	f3bf 8f4f 	dsb	sy
 8001b2c:	f3bf 8f6f 	isb	sy
 8001b30:	f000 fcb4 	bl	800249c <vTaskSwitchContext>
 8001b34:	f04f 0000 	mov.w	r0, #0
 8001b38:	f380 8811 	msr	BASEPRI, r0
 8001b3c:	bc08      	pop	{r3}
 8001b3e:	6819      	ldr	r1, [r3, #0]
 8001b40:	6808      	ldr	r0, [r1, #0]
 8001b42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b46:	f01e 0f10 	tst.w	lr, #16
 8001b4a:	bf08      	it	eq
 8001b4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001b50:	f380 8809 	msr	PSP, r0
 8001b54:	f3bf 8f6f 	isb	sy
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	f3af 8000 	nop.w

08001b60 <pxCurrentTCBConst>:
 8001b60:	20000d78 	.word	0x20000d78

08001b64 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001b64:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b6a:	f383 8811 	msr	BASEPRI, r3
 8001b6e:	f3bf 8f6f 	isb	sy
 8001b72:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001b76:	f000 faf5 	bl	8002164 <xTaskIncrementTick>
 8001b7a:	b118      	cbz	r0, 8001b84 <xPortSysTickHandler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001b7c:	4b03      	ldr	r3, [pc, #12]	; (8001b8c <xPortSysTickHandler+0x28>)
 8001b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b82:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001b84:	2300      	movs	r3, #0
 8001b86:	f383 8811 	msr	BASEPRI, r3
 8001b8a:	bd08      	pop	{r3, pc}
 8001b8c:	e000ed04 	.word	0xe000ed04

08001b90 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <vPortSetupTimerInterrupt+0x1c>)
 8001b92:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	fbb3 f3f2 	udiv	r3, r3, r2
 8001b9c:	4a04      	ldr	r2, [pc, #16]	; (8001bb0 <vPortSetupTimerInterrupt+0x20>)
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001ba2:	4b04      	ldr	r3, [pc, #16]	; (8001bb4 <vPortSetupTimerInterrupt+0x24>)
 8001ba4:	2207      	movs	r2, #7
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000008 	.word	0x20000008
 8001bb0:	e000e014 	.word	0xe000e014
 8001bb4:	e000e010 	.word	0xe000e010

08001bb8 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001bb8:	4b31      	ldr	r3, [pc, #196]	; (8001c80 <xPortStartScheduler+0xc8>)
 8001bba:	4a32      	ldr	r2, [pc, #200]	; (8001c84 <xPortStartScheduler+0xcc>)

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001bbc:	b513      	push	{r0, r1, r4, lr}
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001bbe:	6819      	ldr	r1, [r3, #0]
 8001bc0:	4291      	cmp	r1, r2
 8001bc2:	d108      	bne.n	8001bd6 <xPortStartScheduler+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bc8:	f383 8811 	msr	BASEPRI, r3
 8001bcc:	f3bf 8f6f 	isb	sy
 8001bd0:	f3bf 8f4f 	dsb	sy
 8001bd4:	e7fe      	b.n	8001bd4 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	4b2b      	ldr	r3, [pc, #172]	; (8001c88 <xPortStartScheduler+0xd0>)
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d108      	bne.n	8001bf0 <xPortStartScheduler+0x38>
 8001bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001be2:	f383 8811 	msr	BASEPRI, r3
 8001be6:	f3bf 8f6f 	isb	sy
 8001bea:	f3bf 8f4f 	dsb	sy
 8001bee:	e7fe      	b.n	8001bee <xPortStartScheduler+0x36>
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001bf0:	4b26      	ldr	r3, [pc, #152]	; (8001c8c <xPortStartScheduler+0xd4>)
 8001bf2:	781a      	ldrb	r2, [r3, #0]
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001bf8:	22ff      	movs	r2, #255	; 0xff
 8001bfa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001bfc:	781b      	ldrb	r3, [r3, #0]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001bfe:	4a24      	ldr	r2, [pc, #144]	; (8001c90 <xPortStartScheduler+0xd8>)
		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001c06:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001c0a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001c0e:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001c10:	4b20      	ldr	r3, [pc, #128]	; (8001c94 <xPortStartScheduler+0xdc>)
 8001c12:	2207      	movs	r2, #7
 8001c14:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001c16:	2100      	movs	r1, #0
 8001c18:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001c1c:	0600      	lsls	r0, r0, #24
 8001c1e:	f102 34ff 	add.w	r4, r2, #4294967295
 8001c22:	d508      	bpl.n	8001c36 <xPortStartScheduler+0x7e>
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001c24:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001c28:	0052      	lsls	r2, r2, #1
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	f88d 2003 	strb.w	r2, [sp, #3]
 8001c30:	2101      	movs	r1, #1
 8001c32:	4622      	mov	r2, r4
 8001c34:	e7f0      	b.n	8001c18 <xPortStartScheduler+0x60>
 8001c36:	b101      	cbz	r1, 8001c3a <xPortStartScheduler+0x82>
 8001c38:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	0212      	lsls	r2, r2, #8
 8001c3e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001c42:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001c44:	9b01      	ldr	r3, [sp, #4]
 8001c46:	4a11      	ldr	r2, [pc, #68]	; (8001c8c <xPortStartScheduler+0xd4>)
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001c4c:	4b12      	ldr	r3, [pc, #72]	; (8001c98 <xPortStartScheduler+0xe0>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001c54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001c5c:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001c5e:	f7ff ff97 	bl	8001b90 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <xPortStartScheduler+0xe4>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8001c68:	f7ff fee0 	bl	8001a2c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001c6c:	4a0c      	ldr	r2, [pc, #48]	; (8001ca0 <xPortStartScheduler+0xe8>)
 8001c6e:	6813      	ldr	r3, [r2, #0]
 8001c70:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001c74:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8001c76:	f7ff fec9 	bl	8001a0c <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8001c7a:	f7ff feaf 	bl	80019dc <prvTaskExitError>
 8001c7e:	bf00      	nop
 8001c80:	e000ed00 	.word	0xe000ed00
 8001c84:	410fc271 	.word	0x410fc271
 8001c88:	410fc270 	.word	0x410fc270
 8001c8c:	e000e400 	.word	0xe000e400
 8001c90:	2000008c 	.word	0x2000008c
 8001c94:	20000090 	.word	0x20000090
 8001c98:	e000ed20 	.word	0xe000ed20
 8001c9c:	20000004 	.word	0x20000004
 8001ca0:	e000ef34 	.word	0xe000ef34

08001ca4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001ca4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <prvInsertBlockIntoFreeList+0x40>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	4282      	cmp	r2, r0
 8001cac:	d201      	bcs.n	8001cb2 <prvInsertBlockIntoFreeList+0xe>
 8001cae:	4613      	mov	r3, r2
 8001cb0:	e7fa      	b.n	8001ca8 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001cb2:	6859      	ldr	r1, [r3, #4]
 8001cb4:	185c      	adds	r4, r3, r1
 8001cb6:	42a0      	cmp	r0, r4
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001cb8:	bf01      	itttt	eq
 8001cba:	6840      	ldreq	r0, [r0, #4]
 8001cbc:	1809      	addeq	r1, r1, r0
 8001cbe:	4618      	moveq	r0, r3
 8001cc0:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001cc2:	6841      	ldr	r1, [r0, #4]
 8001cc4:	1844      	adds	r4, r0, r1
 8001cc6:	42a2      	cmp	r2, r4
 8001cc8:	d107      	bne.n	8001cda <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001cca:	4c07      	ldr	r4, [pc, #28]	; (8001ce8 <prvInsertBlockIntoFreeList+0x44>)
 8001ccc:	6824      	ldr	r4, [r4, #0]
 8001cce:	42a2      	cmp	r2, r4
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001cd0:	bf1f      	itttt	ne
 8001cd2:	6854      	ldrne	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001cd4:	6812      	ldrne	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001cd6:	1909      	addne	r1, r1, r4
 8001cd8:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001cda:	4298      	cmp	r0, r3
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001cdc:	6002      	str	r2, [r0, #0]
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001cde:	bf18      	it	ne
 8001ce0:	6018      	strne	r0, [r3, #0]
 8001ce2:	bd10      	pop	{r4, pc}
 8001ce4:	2000009c 	.word	0x2000009c
 8001ce8:	20000098 	.word	0x20000098

08001cec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cf0:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8001cf2:	f000 fa29 	bl	8002148 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001cf6:	4940      	ldr	r1, [pc, #256]	; (8001df8 <pvPortMalloc+0x10c>)
 8001cf8:	4d40      	ldr	r5, [pc, #256]	; (8001dfc <pvPortMalloc+0x110>)
 8001cfa:	680b      	ldr	r3, [r1, #0]
 8001cfc:	bb0b      	cbnz	r3, 8001d42 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001cfe:	4a40      	ldr	r2, [pc, #256]	; (8001e00 <pvPortMalloc+0x114>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001d00:	0756      	lsls	r6, r2, #29
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001d02:	bf1f      	itttt	ne
 8001d04:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001d06:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001d0a:	f502 6340 	addne.w	r3, r2, #3072	; 0xc00
 8001d0e:	1a1b      	subne	r3, r3, r0
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001d10:	bf14      	ite	ne
 8001d12:	4602      	movne	r2, r0
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001d14:	f44f 6340 	moveq.w	r3, #3072	; 0xc00
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001d18:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8001d1a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001d1c:	f023 0307 	bic.w	r3, r3, #7

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001d20:	4e38      	ldr	r6, [pc, #224]	; (8001e04 <pvPortMalloc+0x118>)
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 8001d22:	600b      	str	r3, [r1, #0]
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 8001d24:	2000      	movs	r0, #0
 8001d26:	6070      	str	r0, [r6, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001d28:	6032      	str	r2, [r6, #0]
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 8001d2a:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001d2c:	6018      	str	r0, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001d2e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001d30:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d32:	4b35      	ldr	r3, [pc, #212]	; (8001e08 <pvPortMalloc+0x11c>)
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001d34:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d36:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d38:	4b34      	ldr	r3, [pc, #208]	; (8001e0c <pvPortMalloc+0x120>)
 8001d3a:	6018      	str	r0, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001d3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001d40:	602b      	str	r3, [r5, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001d42:	682f      	ldr	r7, [r5, #0]
 8001d44:	4227      	tst	r7, r4
 8001d46:	d146      	bne.n	8001dd6 <pvPortMalloc+0xea>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001d48:	2c00      	cmp	r4, #0
 8001d4a:	d045      	beq.n	8001dd8 <pvPortMalloc+0xec>
			{
				xWantedSize += xHeapStructSize;
 8001d4c:	f104 0308 	add.w	r3, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001d50:	0758      	lsls	r0, r3, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001d52:	bf1c      	itt	ne
 8001d54:	f023 0307 	bicne.w	r3, r3, #7
 8001d58:	3308      	addne	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d039      	beq.n	8001dd2 <pvPortMalloc+0xe6>
 8001d5e:	4a2b      	ldr	r2, [pc, #172]	; (8001e0c <pvPortMalloc+0x120>)
 8001d60:	6816      	ldr	r6, [r2, #0]
 8001d62:	42b3      	cmp	r3, r6
 8001d64:	4690      	mov	r8, r2
 8001d66:	d836      	bhi.n	8001dd6 <pvPortMalloc+0xea>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8001d68:	4a26      	ldr	r2, [pc, #152]	; (8001e04 <pvPortMalloc+0x118>)
 8001d6a:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001d6c:	6868      	ldr	r0, [r5, #4]
 8001d6e:	4283      	cmp	r3, r0
 8001d70:	d803      	bhi.n	8001d7a <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001d72:	6809      	ldr	r1, [r1, #0]
 8001d74:	428d      	cmp	r5, r1
 8001d76:	d106      	bne.n	8001d86 <pvPortMalloc+0x9a>
 8001d78:	e02d      	b.n	8001dd6 <pvPortMalloc+0xea>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001d7a:	682c      	ldr	r4, [r5, #0]
 8001d7c:	2c00      	cmp	r4, #0
 8001d7e:	d0f8      	beq.n	8001d72 <pvPortMalloc+0x86>
 8001d80:	462a      	mov	r2, r5
 8001d82:	4625      	mov	r5, r4
 8001d84:	e7f2      	b.n	8001d6c <pvPortMalloc+0x80>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001d86:	6829      	ldr	r1, [r5, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001d88:	6814      	ldr	r4, [r2, #0]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001d8a:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001d8c:	1ac2      	subs	r2, r0, r3
 8001d8e:	2a10      	cmp	r2, #16
 8001d90:	d90f      	bls.n	8001db2 <pvPortMalloc+0xc6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001d92:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001d94:	0741      	lsls	r1, r0, #29
 8001d96:	d008      	beq.n	8001daa <pvPortMalloc+0xbe>
 8001d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d9c:	f383 8811 	msr	BASEPRI, r3
 8001da0:	f3bf 8f6f 	isb	sy
 8001da4:	f3bf 8f4f 	dsb	sy
 8001da8:	e7fe      	b.n	8001da8 <pvPortMalloc+0xbc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001daa:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001dac:	606b      	str	r3, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001dae:	f7ff ff79 	bl	8001ca4 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001db2:	4915      	ldr	r1, [pc, #84]	; (8001e08 <pvPortMalloc+0x11c>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001db4:	686b      	ldr	r3, [r5, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001db6:	6808      	ldr	r0, [r1, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001db8:	1af2      	subs	r2, r6, r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001dba:	431f      	orrs	r7, r3
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001dbc:	4282      	cmp	r2, r0
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
					pxBlock->pxNextFreeBlock = NULL;
 8001dbe:	f04f 0300 	mov.w	r3, #0
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001dc2:	f8c8 2000 	str.w	r2, [r8]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001dc6:	bf38      	it	cc
 8001dc8:	600a      	strcc	r2, [r1, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001dca:	3408      	adds	r4, #8
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001dcc:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001dce:	602b      	str	r3, [r5, #0]
 8001dd0:	e002      	b.n	8001dd8 <pvPortMalloc+0xec>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001dd2:	461c      	mov	r4, r3
 8001dd4:	e000      	b.n	8001dd8 <pvPortMalloc+0xec>
 8001dd6:	2400      	movs	r4, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001dd8:	f000 fa5c 	bl	8002294 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001ddc:	0763      	lsls	r3, r4, #29
 8001dde:	d008      	beq.n	8001df2 <pvPortMalloc+0x106>
 8001de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de4:	f383 8811 	msr	BASEPRI, r3
 8001de8:	f3bf 8f6f 	isb	sy
 8001dec:	f3bf 8f4f 	dsb	sy
 8001df0:	e7fe      	b.n	8001df0 <pvPortMalloc+0x104>
	return pvReturn;
}
 8001df2:	4620      	mov	r0, r4
 8001df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001df8:	20000098 	.word	0x20000098
 8001dfc:	20000ca4 	.word	0x20000ca4
 8001e00:	200000a4 	.word	0x200000a4
 8001e04:	2000009c 	.word	0x2000009c
 8001e08:	20000ca8 	.word	0x20000ca8
 8001e0c:	20000094 	.word	0x20000094

08001e10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001e10:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8001e12:	4604      	mov	r4, r0
 8001e14:	b370      	cbz	r0, 8001e74 <vPortFree+0x64>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001e16:	4a18      	ldr	r2, [pc, #96]	; (8001e78 <vPortFree+0x68>)
 8001e18:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001e1c:	6812      	ldr	r2, [r2, #0]
 8001e1e:	4213      	tst	r3, r2
 8001e20:	d108      	bne.n	8001e34 <vPortFree+0x24>
 8001e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e26:	f383 8811 	msr	BASEPRI, r3
 8001e2a:	f3bf 8f6f 	isb	sy
 8001e2e:	f3bf 8f4f 	dsb	sy
 8001e32:	e7fe      	b.n	8001e32 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001e34:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8001e38:	b141      	cbz	r1, 8001e4c <vPortFree+0x3c>
 8001e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e3e:	f383 8811 	msr	BASEPRI, r3
 8001e42:	f3bf 8f6f 	isb	sy
 8001e46:	f3bf 8f4f 	dsb	sy
 8001e4a:	e7fe      	b.n	8001e4a <vPortFree+0x3a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001e4c:	ea23 0302 	bic.w	r3, r3, r2
 8001e50:	f840 3c04 	str.w	r3, [r0, #-4]

				vTaskSuspendAll();
 8001e54:	f000 f978 	bl	8002148 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001e58:	4a08      	ldr	r2, [pc, #32]	; (8001e7c <vPortFree+0x6c>)
 8001e5a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8001e5e:	6813      	ldr	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001e60:	f1a4 0008 	sub.w	r0, r4, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001e64:	440b      	add	r3, r1
 8001e66:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001e68:	f7ff ff1c 	bl	8001ca4 <prvInsertBlockIntoFreeList>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
				}
				( void ) xTaskResumeAll();
 8001e70:	f000 ba10 	b.w	8002294 <xTaskResumeAll>
 8001e74:	bd10      	pop	{r4, pc}
 8001e76:	bf00      	nop
 8001e78:	20000ca4 	.word	0x20000ca4
 8001e7c:	20000094 	.word	0x20000094

08001e80 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e80:	4a06      	ldr	r2, [pc, #24]	; (8001e9c <prvResetNextTaskUnblockTime+0x1c>)
 8001e82:	6813      	ldr	r3, [r2, #0]
 8001e84:	6819      	ldr	r1, [r3, #0]
 8001e86:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <prvResetNextTaskUnblockTime+0x20>)
 8001e88:	b911      	cbnz	r1, 8001e90 <prvResetNextTaskUnblockTime+0x10>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8e:	e003      	b.n	8001e98 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001e90:	6812      	ldr	r2, [r2, #0]
 8001e92:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001e94:	68d2      	ldr	r2, [r2, #12]
 8001e96:	6852      	ldr	r2, [r2, #4]
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	4770      	bx	lr
 8001e9c:	20000cb0 	.word	0x20000cb0
 8001ea0:	20000d7c 	.word	0x20000d7c

08001ea4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <prvAddCurrentTaskToDelayedList+0x74>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ea8:	4d1c      	ldr	r5, [pc, #112]	; (8001f1c <prvAddCurrentTaskToDelayedList+0x78>)


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001eaa:	681e      	ldr	r6, [r3, #0]
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001eac:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001eae:	6828      	ldr	r0, [r5, #0]
 8001eb0:	3004      	adds	r0, #4
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001eb2:	460f      	mov	r7, r1
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001eb4:	f7ff fd81 	bl	80019ba <uxListRemove>
 8001eb8:	462b      	mov	r3, r5
 8001eba:	b940      	cbnz	r0, 8001ece <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001ebc:	682a      	ldr	r2, [r5, #0]
 8001ebe:	4d18      	ldr	r5, [pc, #96]	; (8001f20 <prvAddCurrentTaskToDelayedList+0x7c>)
 8001ec0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001ec2:	6828      	ldr	r0, [r5, #0]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	408a      	lsls	r2, r1
 8001ec8:	ea20 0202 	bic.w	r2, r0, r2
 8001ecc:	602a      	str	r2, [r5, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001ece:	1c62      	adds	r2, r4, #1
 8001ed0:	d107      	bne.n	8001ee2 <prvAddCurrentTaskToDelayedList+0x3e>
 8001ed2:	b137      	cbz	r7, 8001ee2 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ed4:	6819      	ldr	r1, [r3, #0]
 8001ed6:	4813      	ldr	r0, [pc, #76]	; (8001f24 <prvAddCurrentTaskToDelayedList+0x80>)
 8001ed8:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001eda:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ede:	f7ff bd48 	b.w	8001972 <vListInsertEnd>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001ee2:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a0d      	ldr	r2, [pc, #52]	; (8001f1c <prvAddCurrentTaskToDelayedList+0x78>)
 8001ee8:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8001eea:	42a6      	cmp	r6, r4
 8001eec:	d907      	bls.n	8001efe <prvAddCurrentTaskToDelayedList+0x5a>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001eee:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <prvAddCurrentTaskToDelayedList+0x84>)
 8001ef0:	6818      	ldr	r0, [r3, #0]
 8001ef2:	6811      	ldr	r1, [r2, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001ef4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

			if( xTimeToWake < xConstTickCount )
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ef8:	3104      	adds	r1, #4
 8001efa:	f7ff bd46 	b.w	800198a <vListInsert>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001efe:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <prvAddCurrentTaskToDelayedList+0x88>)
 8001f00:	6818      	ldr	r0, [r3, #0]
 8001f02:	6811      	ldr	r1, [r2, #0]
 8001f04:	3104      	adds	r1, #4
 8001f06:	f7ff fd40 	bl	800198a <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8001f0a:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <prvAddCurrentTaskToDelayedList+0x8c>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 8001f10:	bf38      	it	cc
 8001f12:	601c      	strcc	r4, [r3, #0]
 8001f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000d80 	.word	0x20000d80
 8001f1c:	20000d78 	.word	0x20000d78
 8001f20:	20000dd0 	.word	0x20000dd0
 8001f24:	20000dbc 	.word	0x20000dbc
 8001f28:	20000d84 	.word	0x20000d84
 8001f2c:	20000cb0 	.word	0x20000cb0
 8001f30:	20000d7c 	.word	0x20000d7c

08001f34 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001f34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f38:	0095      	lsls	r5, r2, #2
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001f3a:	4680      	mov	r8, r0
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f3c:	4628      	mov	r0, r5
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001f3e:	460f      	mov	r7, r1
 8001f40:	4699      	mov	r9, r3
 8001f42:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f44:	f7ff fed2 	bl	8001cec <pvPortMalloc>

			if( pxStack != NULL )
 8001f48:	4682      	mov	sl, r0
 8001f4a:	2800      	cmp	r0, #0
 8001f4c:	f000 80a0 	beq.w	8002090 <xTaskCreate+0x15c>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001f50:	2054      	movs	r0, #84	; 0x54
 8001f52:	f7ff fecb 	bl	8001cec <pvPortMalloc>

				if( pxNewTCB != NULL )
 8001f56:	4604      	mov	r4, r0
 8001f58:	b150      	cbz	r0, 8001f70 <xTaskCreate+0x3c>
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001f5a:	3d04      	subs	r5, #4
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */

				if( pxNewTCB != NULL )
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001f5c:	f8c0 a030 	str.w	sl, [r0, #48]	; 0x30
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001f60:	44aa      	add	sl, r5
 8001f62:	1e7b      	subs	r3, r7, #1
 8001f64:	f02a 0a07 	bic.w	sl, sl, #7
 8001f68:	f100 0233 	add.w	r2, r0, #51	; 0x33
 8001f6c:	370f      	adds	r7, #15
 8001f6e:	e005      	b.n	8001f7c <xTaskCreate+0x48>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001f70:	4650      	mov	r0, sl
 8001f72:	f7ff ff4d 	bl	8001e10 <vPortFree>
 8001f76:	e08b      	b.n	8002090 <xTaskCreate+0x15c>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f78:	429f      	cmp	r7, r3
 8001f7a:	d006      	beq.n	8001f8a <xTaskCreate+0x56>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001f7c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001f80:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001f84:	7819      	ldrb	r1, [r3, #0]
 8001f86:	2900      	cmp	r1, #0
 8001f88:	d1f6      	bne.n	8001f78 <xTaskCreate+0x44>
 8001f8a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8001f8c:	2d06      	cmp	r5, #6
 8001f8e:	bf28      	it	cs
 8001f90:	2506      	movcs	r5, #6
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001f92:	f04f 0b00 	mov.w	fp, #0
		pxNewTCB->uxBasePriority = uxPriority;
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001f96:	1d27      	adds	r7, r4, #4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001f98:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001f9a:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001f9c:	4638      	mov	r0, r7
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001f9e:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43

	pxNewTCB->uxPriority = uxPriority;
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
		pxNewTCB->uxMutexesHeld = 0;
 8001fa2:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001fa6:	f7ff fce1 	bl	800196c <vListInitialiseItem>
	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001faa:	f1c5 0507 	rsb	r5, r5, #7
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001fae:	f104 0018 	add.w	r0, r4, #24
 8001fb2:	f7ff fcdb 	bl	800196c <vListInitialiseItem>
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001fb6:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001fba:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001fbc:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001fbe:	6264      	str	r4, [r4, #36]	; 0x24
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001fc0:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	4641      	mov	r1, r8
 8001fc8:	4650      	mov	r0, sl
 8001fca:	f7ff fd39 	bl	8001a40 <pxPortInitialiseStack>
 8001fce:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001fd0:	b106      	cbz	r6, 8001fd4 <xTaskCreate+0xa0>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001fd2:	6034      	str	r4, [r6, #0]

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001fd4:	f7ff fd5e 	bl	8001a94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001fd8:	4b2f      	ldr	r3, [pc, #188]	; (8002098 <xTaskCreate+0x164>)
		if( pxCurrentTCB == NULL )
 8001fda:	4e30      	ldr	r6, [pc, #192]	; (800209c <xTaskCreate+0x168>)
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
	{
		uxCurrentNumberOfTasks++;
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80020c8 <xTaskCreate+0x194>
 8001fe2:	3201      	adds	r2, #1
 8001fe4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001fe6:	6835      	ldr	r5, [r6, #0]
 8001fe8:	bb15      	cbnz	r5, 8002030 <xTaskCreate+0xfc>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001fea:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d127      	bne.n	8002042 <xTaskCreate+0x10e>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001ff2:	eb08 0005 	add.w	r0, r8, r5
 8001ff6:	3514      	adds	r5, #20
 8001ff8:	f7ff fcad 	bl	8001956 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001ffc:	2d8c      	cmp	r5, #140	; 0x8c
 8001ffe:	d1f8      	bne.n	8001ff2 <xTaskCreate+0xbe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8002000:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 80020cc <xTaskCreate+0x198>
	vListInitialise( &xDelayedTaskList2 );
 8002004:	4d26      	ldr	r5, [pc, #152]	; (80020a0 <xTaskCreate+0x16c>)
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8002006:	4648      	mov	r0, r9
 8002008:	f7ff fca5 	bl	8001956 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800200c:	4628      	mov	r0, r5
 800200e:	f7ff fca2 	bl	8001956 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002012:	4824      	ldr	r0, [pc, #144]	; (80020a4 <xTaskCreate+0x170>)
 8002014:	f7ff fc9f 	bl	8001956 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002018:	4823      	ldr	r0, [pc, #140]	; (80020a8 <xTaskCreate+0x174>)
 800201a:	f7ff fc9c 	bl	8001956 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800201e:	4823      	ldr	r0, [pc, #140]	; (80020ac <xTaskCreate+0x178>)
 8002020:	f7ff fc99 	bl	8001956 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002024:	4b22      	ldr	r3, [pc, #136]	; (80020b0 <xTaskCreate+0x17c>)
 8002026:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800202a:	4b22      	ldr	r3, [pc, #136]	; (80020b4 <xTaskCreate+0x180>)
 800202c:	601d      	str	r5, [r3, #0]
 800202e:	e008      	b.n	8002042 <xTaskCreate+0x10e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002030:	4b21      	ldr	r3, [pc, #132]	; (80020b8 <xTaskCreate+0x184>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	b92b      	cbnz	r3, 8002042 <xTaskCreate+0x10e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002036:	6833      	ldr	r3, [r6, #0]
 8002038:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800203a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800203c:	429a      	cmp	r2, r3
				{
					pxCurrentTCB = pxNewTCB;
 800203e:	bf98      	it	ls
 8002040:	6034      	strls	r4, [r6, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002042:	4a1e      	ldr	r2, [pc, #120]	; (80020bc <xTaskCreate+0x188>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002044:	491e      	ldr	r1, [pc, #120]	; (80020c0 <xTaskCreate+0x18c>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002046:	6813      	ldr	r3, [r2, #0]
 8002048:	3301      	adds	r3, #1
 800204a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800204c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800204e:	680b      	ldr	r3, [r1, #0]
 8002050:	2501      	movs	r5, #1
 8002052:	fa05 f002 	lsl.w	r0, r5, r2
 8002056:	4303      	orrs	r3, r0
 8002058:	2014      	movs	r0, #20
 800205a:	600b      	str	r3, [r1, #0]
 800205c:	fb00 8002 	mla	r0, r0, r2, r8
 8002060:	4639      	mov	r1, r7
 8002062:	f7ff fc86 	bl	8001972 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002066:	f7ff fd37 	bl	8001ad8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800206a:	4b13      	ldr	r3, [pc, #76]	; (80020b8 <xTaskCreate+0x184>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	b163      	cbz	r3, 800208a <xTaskCreate+0x156>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002070:	6833      	ldr	r3, [r6, #0]
 8002072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002074:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002076:	429a      	cmp	r2, r3
 8002078:	d207      	bcs.n	800208a <xTaskCreate+0x156>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800207a:	4b12      	ldr	r3, [pc, #72]	; (80020c4 <xTaskCreate+0x190>)
 800207c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	f3bf 8f4f 	dsb	sy
 8002086:	f3bf 8f6f 	isb	sy
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
 800208a:	4628      	mov	r0, r5
 800208c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002090:	f04f 30ff 	mov.w	r0, #4294967295
		}

		return xReturn;
	}
 8002094:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002098:	20000da0 	.word	0x20000da0
 800209c:	20000d78 	.word	0x20000d78
 80020a0:	20000da4 	.word	0x20000da4
 80020a4:	20000d88 	.word	0x20000d88
 80020a8:	20000d60 	.word	0x20000d60
 80020ac:	20000dbc 	.word	0x20000dbc
 80020b0:	20000cb0 	.word	0x20000cb0
 80020b4:	20000d84 	.word	0x20000d84
 80020b8:	20000cb4 	.word	0x20000cb4
 80020bc:	20000d9c 	.word	0x20000d9c
 80020c0:	20000dd0 	.word	0x20000dd0
 80020c4:	e000ed04 	.word	0xe000ed04
 80020c8:	20000cd4 	.word	0x20000cd4
 80020cc:	20000cbc 	.word	0x20000cbc

080020d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80020d0:	b513      	push	{r0, r1, r4, lr}
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80020d2:	4b17      	ldr	r3, [pc, #92]	; (8002130 <vTaskStartScheduler+0x60>)
 80020d4:	9301      	str	r3, [sp, #4]
 80020d6:	2400      	movs	r4, #0
 80020d8:	9400      	str	r4, [sp, #0]
 80020da:	4623      	mov	r3, r4
 80020dc:	2280      	movs	r2, #128	; 0x80
 80020de:	4915      	ldr	r1, [pc, #84]	; (8002134 <vTaskStartScheduler+0x64>)
 80020e0:	4815      	ldr	r0, [pc, #84]	; (8002138 <vTaskStartScheduler+0x68>)
 80020e2:	f7ff ff27 	bl	8001f34 <xTaskCreate>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80020e6:	2801      	cmp	r0, #1
 80020e8:	d114      	bne.n	8002114 <vTaskStartScheduler+0x44>
 80020ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020ee:	f383 8811 	msr	BASEPRI, r3
 80020f2:	f3bf 8f6f 	isb	sy
 80020f6:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80020fa:	4b10      	ldr	r3, [pc, #64]	; (800213c <vTaskStartScheduler+0x6c>)
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002100:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002102:	4b0f      	ldr	r3, [pc, #60]	; (8002140 <vTaskStartScheduler+0x70>)
 8002104:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002106:	4b0f      	ldr	r3, [pc, #60]	; (8002144 <vTaskStartScheduler+0x74>)
 8002108:	601c      	str	r4, [r3, #0]
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800210a:	b002      	add	sp, #8
 800210c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002110:	f7ff bd52 	b.w	8001bb8 <xPortStartScheduler>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002114:	3001      	adds	r0, #1
 8002116:	d108      	bne.n	800212a <vTaskStartScheduler+0x5a>
 8002118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800211c:	f383 8811 	msr	BASEPRI, r3
 8002120:	f3bf 8f6f 	isb	sy
 8002124:	f3bf 8f4f 	dsb	sy
 8002128:	e7fe      	b.n	8002128 <vTaskStartScheduler+0x58>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800212a:	b002      	add	sp, #8
 800212c:	bd10      	pop	{r4, pc}
 800212e:	bf00      	nop
 8002130:	20000db8 	.word	0x20000db8
 8002134:	08003ed8 	.word	0x08003ed8
 8002138:	08002425 	.word	0x08002425
 800213c:	20000d7c 	.word	0x20000d7c
 8002140:	20000cb4 	.word	0x20000cb4
 8002144:	20000d80 	.word	0x20000d80

08002148 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002148:	4a02      	ldr	r2, [pc, #8]	; (8002154 <vTaskSuspendAll+0xc>)
 800214a:	6813      	ldr	r3, [r2, #0]
 800214c:	3301      	adds	r3, #1
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000cb8 	.word	0x20000cb8

08002158 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002158:	4b01      	ldr	r3, [pc, #4]	; (8002160 <xTaskGetTickCount+0x8>)
 800215a:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	20000d80 	.word	0x20000d80

08002164 <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002164:	4b40      	ldr	r3, [pc, #256]	; (8002268 <xTaskIncrementTick+0x104>)
 8002166:	681b      	ldr	r3, [r3, #0]

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002168:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800216c:	2b00      	cmp	r3, #0
 800216e:	d13b      	bne.n	80021e8 <xTaskIncrementTick+0x84>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8002170:	4b3e      	ldr	r3, [pc, #248]	; (800226c <xTaskIncrementTick+0x108>)
 8002172:	681c      	ldr	r4, [r3, #0]
 8002174:	3401      	adds	r4, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002176:	601c      	str	r4, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8002178:	b9bc      	cbnz	r4, 80021aa <xTaskIncrementTick+0x46>
		{
			taskSWITCH_DELAYED_LISTS();
 800217a:	4b3d      	ldr	r3, [pc, #244]	; (8002270 <xTaskIncrementTick+0x10c>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	6812      	ldr	r2, [r2, #0]
 8002180:	b142      	cbz	r2, 8002194 <xTaskIncrementTick+0x30>
 8002182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002186:	f383 8811 	msr	BASEPRI, r3
 800218a:	f3bf 8f6f 	isb	sy
 800218e:	f3bf 8f4f 	dsb	sy
 8002192:	e7fe      	b.n	8002192 <xTaskIncrementTick+0x2e>
 8002194:	4a37      	ldr	r2, [pc, #220]	; (8002274 <xTaskIncrementTick+0x110>)
 8002196:	6819      	ldr	r1, [r3, #0]
 8002198:	6810      	ldr	r0, [r2, #0]
 800219a:	6018      	str	r0, [r3, #0]
 800219c:	6011      	str	r1, [r2, #0]
 800219e:	4a36      	ldr	r2, [pc, #216]	; (8002278 <xTaskIncrementTick+0x114>)
 80021a0:	6813      	ldr	r3, [r2, #0]
 80021a2:	3301      	adds	r3, #1
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	f7ff fe6b 	bl	8001e80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80021aa:	4d34      	ldr	r5, [pc, #208]	; (800227c <xTaskIncrementTick+0x118>)
 80021ac:	9501      	str	r5, [sp, #4]
 80021ae:	682b      	ldr	r3, [r5, #0]
 80021b0:	4e33      	ldr	r6, [pc, #204]	; (8002280 <xTaskIncrementTick+0x11c>)
 80021b2:	4f34      	ldr	r7, [pc, #208]	; (8002284 <xTaskIncrementTick+0x120>)
 80021b4:	429c      	cmp	r4, r3
 80021b6:	f04f 0b00 	mov.w	fp, #0
 80021ba:	d30b      	bcc.n	80021d4 <xTaskIncrementTick+0x70>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021bc:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8002270 <xTaskIncrementTick+0x10c>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80021c0:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8002290 <xTaskIncrementTick+0x12c>
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021c4:	f8d8 2000 	ldr.w	r2, [r8]
 80021c8:	6812      	ldr	r2, [r2, #0]
 80021ca:	b9a2      	cbnz	r2, 80021f6 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021cc:	9b01      	ldr	r3, [sp, #4]
 80021ce:	f04f 32ff 	mov.w	r2, #4294967295
 80021d2:	601a      	str	r2, [r3, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80021d8:	2214      	movs	r2, #20
 80021da:	434a      	muls	r2, r1
 80021dc:	58b2      	ldr	r2, [r6, r2]
			{
				xSwitchRequired = pdTRUE;
 80021de:	2a02      	cmp	r2, #2
 80021e0:	bf28      	it	cs
 80021e2:	f04f 0b01 	movcs.w	fp, #1
 80021e6:	e034      	b.n	8002252 <xTaskIncrementTick+0xee>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80021e8:	4a27      	ldr	r2, [pc, #156]	; (8002288 <xTaskIncrementTick+0x124>)
 80021ea:	6813      	ldr	r3, [r2, #0]
 80021ec:	3301      	adds	r3, #1
 80021ee:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80021f0:	f04f 0b00 	mov.w	fp, #0
 80021f4:	e02d      	b.n	8002252 <xTaskIncrementTick+0xee>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80021f6:	f8d8 2000 	ldr.w	r2, [r8]
 80021fa:	68d2      	ldr	r2, [r2, #12]
 80021fc:	68d5      	ldr	r5, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80021fe:	6869      	ldr	r1, [r5, #4]

					if( xConstTickCount < xItemValue )
 8002200:	428c      	cmp	r4, r1
 8002202:	d202      	bcs.n	800220a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002204:	9b01      	ldr	r3, [sp, #4]
 8002206:	6019      	str	r1, [r3, #0]
						break;
 8002208:	e7e4      	b.n	80021d4 <xTaskIncrementTick+0x70>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800220a:	f105 0a04 	add.w	sl, r5, #4
 800220e:	4650      	mov	r0, sl
 8002210:	f7ff fbd3 	bl	80019ba <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002214:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8002216:	b119      	cbz	r1, 8002220 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002218:	f105 0018 	add.w	r0, r5, #24
 800221c:	f7ff fbcd 	bl	80019ba <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002220:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8002222:	f8d9 1000 	ldr.w	r1, [r9]
 8002226:	2301      	movs	r3, #1
 8002228:	fa03 fe00 	lsl.w	lr, r3, r0
 800222c:	ea4e 0101 	orr.w	r1, lr, r1
 8002230:	f04f 0e14 	mov.w	lr, #20
 8002234:	f8c9 1000 	str.w	r1, [r9]
 8002238:	fb0e 6000 	mla	r0, lr, r0, r6
 800223c:	4651      	mov	r1, sl
 800223e:	f7ff fb98 	bl	8001972 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002242:	6838      	ldr	r0, [r7, #0]
 8002244:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8002246:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
						{
							xSwitchRequired = pdTRUE;
 8002248:	4291      	cmp	r1, r2
 800224a:	bf28      	it	cs
 800224c:	f04f 0b01 	movcs.w	fp, #1
 8002250:	e7b8      	b.n	80021c4 <xTaskIncrementTick+0x60>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002252:	4a0e      	ldr	r2, [pc, #56]	; (800228c <xTaskIncrementTick+0x128>)
 8002254:	6812      	ldr	r2, [r2, #0]
		{
			xSwitchRequired = pdTRUE;
 8002256:	2a00      	cmp	r2, #0
 8002258:	bf18      	it	ne
 800225a:	f04f 0b01 	movne.w	fp, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 800225e:	4658      	mov	r0, fp
 8002260:	b003      	add	sp, #12
 8002262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002266:	bf00      	nop
 8002268:	20000cb8 	.word	0x20000cb8
 800226c:	20000d80 	.word	0x20000d80
 8002270:	20000cb0 	.word	0x20000cb0
 8002274:	20000d84 	.word	0x20000d84
 8002278:	20000cac 	.word	0x20000cac
 800227c:	20000d7c 	.word	0x20000d7c
 8002280:	20000cd4 	.word	0x20000cd4
 8002284:	20000d78 	.word	0x20000d78
 8002288:	20000cd0 	.word	0x20000cd0
 800228c:	20000dd4 	.word	0x20000dd4
 8002290:	20000dd0 	.word	0x20000dd0

08002294 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002298:	4c31      	ldr	r4, [pc, #196]	; (8002360 <xTaskResumeAll+0xcc>)
 800229a:	6823      	ldr	r3, [r4, #0]
 800229c:	b943      	cbnz	r3, 80022b0 <xTaskResumeAll+0x1c>
 800229e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022a2:	f383 8811 	msr	BASEPRI, r3
 80022a6:	f3bf 8f6f 	isb	sy
 80022aa:	f3bf 8f4f 	dsb	sy
 80022ae:	e7fe      	b.n	80022ae <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80022b0:	f7ff fbf0 	bl	8001a94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80022ba:	6824      	ldr	r4, [r4, #0]
 80022bc:	b10c      	cbz	r4, 80022c2 <xTaskResumeAll+0x2e>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 80022be:	2400      	movs	r4, #0
 80022c0:	e049      	b.n	8002356 <xTaskResumeAll+0xc2>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80022c2:	4b28      	ldr	r3, [pc, #160]	; (8002364 <xTaskResumeAll+0xd0>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d0f9      	beq.n	80022be <xTaskResumeAll+0x2a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80022ca:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800237c <xTaskResumeAll+0xe8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
					prvAddTaskToReadyList( pxTCB );
 80022ce:	4f26      	ldr	r7, [pc, #152]	; (8002368 <xTaskResumeAll+0xd4>)
 80022d0:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8002380 <xTaskResumeAll+0xec>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80022d4:	f8d9 3000 	ldr.w	r3, [r9]
 80022d8:	b303      	cbz	r3, 800231c <xTaskResumeAll+0x88>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80022da:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80022de:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022e0:	1d26      	adds	r6, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80022e2:	f104 0018 	add.w	r0, r4, #24
 80022e6:	f7ff fb68 	bl	80019ba <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022ea:	4630      	mov	r0, r6
 80022ec:	f7ff fb65 	bl	80019ba <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80022f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	2501      	movs	r5, #1
 80022f6:	fa05 f102 	lsl.w	r1, r5, r2
 80022fa:	2014      	movs	r0, #20
 80022fc:	430b      	orrs	r3, r1
 80022fe:	fb00 8002 	mla	r0, r0, r2, r8
 8002302:	4631      	mov	r1, r6
 8002304:	603b      	str	r3, [r7, #0]
 8002306:	f7ff fb34 	bl	8001972 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800230a:	4b18      	ldr	r3, [pc, #96]	; (800236c <xTaskResumeAll+0xd8>)
 800230c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002312:	429a      	cmp	r2, r3
					{
						xYieldPending = pdTRUE;
 8002314:	bf24      	itt	cs
 8002316:	4b16      	ldrcs	r3, [pc, #88]	; (8002370 <xTaskResumeAll+0xdc>)
 8002318:	601d      	strcs	r5, [r3, #0]
 800231a:	e7db      	b.n	80022d4 <xTaskResumeAll+0x40>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800231c:	b10c      	cbz	r4, 8002322 <xTaskResumeAll+0x8e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800231e:	f7ff fdaf 	bl	8001e80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002322:	4b14      	ldr	r3, [pc, #80]	; (8002374 <xTaskResumeAll+0xe0>)
 8002324:	681c      	ldr	r4, [r3, #0]
 8002326:	461d      	mov	r5, r3

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002328:	b144      	cbz	r4, 800233c <xTaskResumeAll+0xa8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
							{
								xYieldPending = pdTRUE;
 800232a:	4e11      	ldr	r6, [pc, #68]	; (8002370 <xTaskResumeAll+0xdc>)
 800232c:	2701      	movs	r7, #1

					if( uxPendedCounts > ( UBaseType_t ) 0U )
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800232e:	f7ff ff19 	bl	8002164 <xTaskIncrementTick>
 8002332:	b100      	cbz	r0, 8002336 <xTaskResumeAll+0xa2>
							{
								xYieldPending = pdTRUE;
 8002334:	6037      	str	r7, [r6, #0]
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002336:	3c01      	subs	r4, #1
 8002338:	d1f9      	bne.n	800232e <xTaskResumeAll+0x9a>

						uxPendedTicks = 0;
 800233a:	602c      	str	r4, [r5, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800233c:	4b0c      	ldr	r3, [pc, #48]	; (8002370 <xTaskResumeAll+0xdc>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0bc      	beq.n	80022be <xTaskResumeAll+0x2a>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002344:	4b0c      	ldr	r3, [pc, #48]	; (8002378 <xTaskResumeAll+0xe4>)
 8002346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	f3bf 8f4f 	dsb	sy
 8002350:	f3bf 8f6f 	isb	sy

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002354:	2401      	movs	r4, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002356:	f7ff fbbf 	bl	8001ad8 <vPortExitCritical>

	return xAlreadyYielded;
}
 800235a:	4620      	mov	r0, r4
 800235c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002360:	20000cb8 	.word	0x20000cb8
 8002364:	20000da0 	.word	0x20000da0
 8002368:	20000dd0 	.word	0x20000dd0
 800236c:	20000d78 	.word	0x20000d78
 8002370:	20000dd4 	.word	0x20000dd4
 8002374:	20000cd0 	.word	0x20000cd0
 8002378:	e000ed04 	.word	0xe000ed04
 800237c:	20000d88 	.word	0x20000d88
 8002380:	20000cd4 	.word	0x20000cd4

08002384 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8002384:	b538      	push	{r3, r4, r5, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
 8002386:	b940      	cbnz	r0, 800239a <vTaskDelayUntil+0x16>
 8002388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800238c:	f383 8811 	msr	BASEPRI, r3
 8002390:	f3bf 8f6f 	isb	sy
 8002394:	f3bf 8f4f 	dsb	sy
 8002398:	e7fe      	b.n	8002398 <vTaskDelayUntil+0x14>
		configASSERT( ( xTimeIncrement > 0U ) );
 800239a:	b941      	cbnz	r1, 80023ae <vTaskDelayUntil+0x2a>
 800239c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023a0:	f383 8811 	msr	BASEPRI, r3
 80023a4:	f3bf 8f6f 	isb	sy
 80023a8:	f3bf 8f4f 	dsb	sy
 80023ac:	e7fe      	b.n	80023ac <vTaskDelayUntil+0x28>
		configASSERT( uxSchedulerSuspended == 0 );
 80023ae:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <vTaskDelayUntil+0x94>)
 80023b0:	681c      	ldr	r4, [r3, #0]
 80023b2:	b144      	cbz	r4, 80023c6 <vTaskDelayUntil+0x42>
 80023b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023b8:	f383 8811 	msr	BASEPRI, r3
 80023bc:	f3bf 8f6f 	isb	sy
 80023c0:	f3bf 8f4f 	dsb	sy
 80023c4:	e7fe      	b.n	80023c4 <vTaskDelayUntil+0x40>

		vTaskSuspendAll();
 80023c6:	f7ff febf 	bl	8002148 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80023ca:	4b14      	ldr	r3, [pc, #80]	; (800241c <vTaskDelayUntil+0x98>)

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80023cc:	6802      	ldr	r2, [r0, #0]

		vTaskSuspendAll();
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80023ce:	681d      	ldr	r5, [r3, #0]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;

			if( xConstTickCount < *pxPreviousWakeTime )
 80023d0:	4295      	cmp	r5, r2
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80023d2:	eb01 0302 	add.w	r3, r1, r2

			if( xConstTickCount < *pxPreviousWakeTime )
 80023d6:	d202      	bcs.n	80023de <vTaskDelayUntil+0x5a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80023d8:	429a      	cmp	r2, r3
 80023da:	d907      	bls.n	80023ec <vTaskDelayUntil+0x68>
 80023dc:	e001      	b.n	80023e2 <vTaskDelayUntil+0x5e>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80023de:	429a      	cmp	r2, r3
 80023e0:	d806      	bhi.n	80023f0 <vTaskDelayUntil+0x6c>
#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80023e2:	429d      	cmp	r5, r3
 80023e4:	bf2c      	ite	cs
 80023e6:	2200      	movcs	r2, #0
 80023e8:	2201      	movcc	r2, #1
 80023ea:	e002      	b.n	80023f2 <vTaskDelayUntil+0x6e>
 80023ec:	4622      	mov	r2, r4
 80023ee:	e000      	b.n	80023f2 <vTaskDelayUntil+0x6e>
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
 80023f0:	2201      	movs	r2, #1
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80023f2:	6003      	str	r3, [r0, #0]

			if( xShouldDelay != pdFALSE )
 80023f4:	b11a      	cbz	r2, 80023fe <vTaskDelayUntil+0x7a>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80023f6:	2100      	movs	r1, #0
 80023f8:	1b58      	subs	r0, r3, r5
 80023fa:	f7ff fd53 	bl	8001ea4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80023fe:	f7ff ff49 	bl	8002294 <xTaskResumeAll>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002402:	b938      	cbnz	r0, 8002414 <vTaskDelayUntil+0x90>
		{
			portYIELD_WITHIN_API();
 8002404:	4b06      	ldr	r3, [pc, #24]	; (8002420 <vTaskDelayUntil+0x9c>)
 8002406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	f3bf 8f4f 	dsb	sy
 8002410:	f3bf 8f6f 	isb	sy
 8002414:	bd38      	pop	{r3, r4, r5, pc}
 8002416:	bf00      	nop
 8002418:	20000cb8 	.word	0x20000cb8
 800241c:	20000d80 	.word	0x20000d80
 8002420:	e000ed04 	.word	0xe000ed04

08002424 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002424:	b580      	push	{r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002426:	4d18      	ldr	r5, [pc, #96]	; (8002488 <prvIdleTask+0x64>)
 8002428:	462e      	mov	r6, r5
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800242a:	4f18      	ldr	r7, [pc, #96]	; (800248c <prvIdleTask+0x68>)
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800242c:	682b      	ldr	r3, [r5, #0]
 800242e:	b1f3      	cbz	r3, 800246e <prvIdleTask+0x4a>
		{
			vTaskSuspendAll();
 8002430:	f7ff fe8a 	bl	8002148 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002434:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
 8002436:	f7ff ff2d 	bl	8002294 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800243a:	2c00      	cmp	r4, #0
 800243c:	d0f6      	beq.n	800242c <prvIdleTask+0x8>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800243e:	f7ff fb29 	bl	8001a94 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002442:	4b12      	ldr	r3, [pc, #72]	; (800248c <prvIdleTask+0x68>)
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002448:	1d20      	adds	r0, r4, #4
 800244a:	f7ff fab6 	bl	80019ba <uxListRemove>
					--uxCurrentNumberOfTasks;
 800244e:	4a10      	ldr	r2, [pc, #64]	; (8002490 <prvIdleTask+0x6c>)
 8002450:	6813      	ldr	r3, [r2, #0]
 8002452:	3b01      	subs	r3, #1
 8002454:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8002456:	6833      	ldr	r3, [r6, #0]
 8002458:	3b01      	subs	r3, #1
 800245a:	6033      	str	r3, [r6, #0]
				}
				taskEXIT_CRITICAL();
 800245c:	f7ff fb3c 	bl	8001ad8 <vPortExitCritical>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002460:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002462:	f7ff fcd5 	bl	8001e10 <vPortFree>
			vPortFree( pxTCB );
 8002466:	4620      	mov	r0, r4
 8002468:	f7ff fcd2 	bl	8001e10 <vPortFree>
 800246c:	e7de      	b.n	800242c <prvIdleTask+0x8>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <prvIdleTask+0x70>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d9d9      	bls.n	800242a <prvIdleTask+0x6>
			{
				taskYIELD();
 8002476:	4b08      	ldr	r3, [pc, #32]	; (8002498 <prvIdleTask+0x74>)
 8002478:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	f3bf 8f4f 	dsb	sy
 8002482:	f3bf 8f6f 	isb	sy
 8002486:	e7d0      	b.n	800242a <prvIdleTask+0x6>
 8002488:	20000d74 	.word	0x20000d74
 800248c:	20000d60 	.word	0x20000d60
 8002490:	20000da0 	.word	0x20000da0
 8002494:	20000cd4 	.word	0x20000cd4
 8002498:	e000ed04 	.word	0xe000ed04

0800249c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800249c:	4b17      	ldr	r3, [pc, #92]	; (80024fc <vTaskSwitchContext+0x60>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4b17      	ldr	r3, [pc, #92]	; (8002500 <vTaskSwitchContext+0x64>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80024a2:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80024a4:	b10a      	cbz	r2, 80024aa <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80024a6:	2201      	movs	r2, #1
 80024a8:	e025      	b.n	80024f6 <vTaskSwitchContext+0x5a>
	}
	else
	{
		xYieldPending = pdFALSE;
 80024aa:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80024ac:	4b15      	ldr	r3, [pc, #84]	; (8002504 <vTaskSwitchContext+0x68>)
 80024ae:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80024b0:	fab3 f383 	clz	r3, r3
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	f1c3 031f 	rsb	r3, r3, #31
 80024ba:	2214      	movs	r2, #20
 80024bc:	4912      	ldr	r1, [pc, #72]	; (8002508 <vTaskSwitchContext+0x6c>)
 80024be:	435a      	muls	r2, r3
 80024c0:	1888      	adds	r0, r1, r2
 80024c2:	588c      	ldr	r4, [r1, r2]
 80024c4:	b944      	cbnz	r4, 80024d8 <vTaskSwitchContext+0x3c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80024c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ca:	f383 8811 	msr	BASEPRI, r3
 80024ce:	f3bf 8f6f 	isb	sy
 80024d2:	f3bf 8f4f 	dsb	sy
 80024d6:	e7fe      	b.n	80024d6 <vTaskSwitchContext+0x3a>
 80024d8:	6844      	ldr	r4, [r0, #4]
 80024da:	3208      	adds	r2, #8
 80024dc:	6864      	ldr	r4, [r4, #4]
 80024de:	6044      	str	r4, [r0, #4]
 80024e0:	440a      	add	r2, r1
 80024e2:	4294      	cmp	r4, r2
 80024e4:	bf04      	itt	eq
 80024e6:	6862      	ldreq	r2, [r4, #4]
 80024e8:	6042      	streq	r2, [r0, #4]
 80024ea:	2214      	movs	r2, #20
 80024ec:	fb02 1303 	mla	r3, r2, r3, r1
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	68da      	ldr	r2, [r3, #12]
 80024f4:	4b05      	ldr	r3, [pc, #20]	; (800250c <vTaskSwitchContext+0x70>)
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	bd10      	pop	{r4, pc}
 80024fa:	bf00      	nop
 80024fc:	20000cb8 	.word	0x20000cb8
 8002500:	20000dd4 	.word	0x20000dd4
 8002504:	20000dd0 	.word	0x20000dd0
 8002508:	20000cd4 	.word	0x20000cd4
 800250c:	20000d78 	.word	0x20000d78

08002510 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002510:	4b05      	ldr	r3, [pc, #20]	; (8002528 <xTaskGetSchedulerState+0x18>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	b133      	cbz	r3, 8002524 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002516:	4b05      	ldr	r3, [pc, #20]	; (800252c <xTaskGetSchedulerState+0x1c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800251c:	bf0c      	ite	eq
 800251e:	2002      	moveq	r0, #2
 8002520:	2000      	movne	r0, #0
 8002522:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002524:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 8002526:	4770      	bx	lr
 8002528:	20000cb4 	.word	0x20000cb4
 800252c:	20000cb8 	.word	0x20000cb8

08002530 <vWriteActuatorValues>:
{
	output_values->LED2 = 0;
}

void vWriteActuatorValues(OutputValues_t output)
{
 8002530:	b084      	sub	sp, #16
 8002532:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	if(output.LED2 == 1){
 8002536:	f89d 3000 	ldrb.w	r3, [sp]
 800253a:	2b01      	cmp	r3, #1
		BSP_LED_On(LED2);
 800253c:	f04f 0000 	mov.w	r0, #0
	output_values->LED2 = 0;
}

void vWriteActuatorValues(OutputValues_t output)
{
	if(output.LED2 == 1){
 8002540:	d102      	bne.n	8002548 <vWriteActuatorValues+0x18>
		BSP_LED_On(LED2);
	} else { 
		BSP_LED_Off(LED2);
	}
}
 8002542:	b004      	add	sp, #16
}

void vWriteActuatorValues(OutputValues_t output)
{
	if(output.LED2 == 1){
		BSP_LED_On(LED2);
 8002544:	f7fd bea4 	b.w	8000290 <BSP_LED_On>
	} else { 
		BSP_LED_Off(LED2);
	}
}
 8002548:	b004      	add	sp, #16
void vWriteActuatorValues(OutputValues_t output)
{
	if(output.LED2 == 1){
		BSP_LED_On(LED2);
	} else { 
		BSP_LED_Off(LED2);
 800254a:	f7fd beab 	b.w	80002a4 <BSP_LED_Off>
	...

08002550 <debugPrintMessage>:
		free(a);
		
		return done;
}

int debugPrintMessage(char* s, ...) {
 8002550:	b40f      	push	{r0, r1, r2, r3}
 8002552:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002554:	ab06      	add	r3, sp, #24
 8002556:	f853 5b04 	ldr.w	r5, [r3], #4
		va_list arg;
		int done;
		
		va_start (arg, s);
 800255a:	9301      	str	r3, [sp, #4]
		
		char *a=(char*)malloc(sizeof(char)*(strlen(s) + strlen("Message: ") + 1));
 800255c:	4628      	mov	r0, r5
 800255e:	f7fd fe3f 	bl	80001e0 <strlen>
 8002562:	300a      	adds	r0, #10
 8002564:	f000 fb68 	bl	8002c38 <malloc>
 8002568:	4604      	mov	r4, r0
		snprintf(a, strlen(s) + strlen("Message: ") + 1, "Message: %s", s);
 800256a:	4628      	mov	r0, r5
 800256c:	f7fd fe38 	bl	80001e0 <strlen>
 8002570:	462b      	mov	r3, r5
 8002572:	f100 010a 	add.w	r1, r0, #10
 8002576:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <debugPrintMessage+0x50>)
 8002578:	4620      	mov	r0, r4
 800257a:	f000 ff29 	bl	80033d0 <sniprintf>
		
		done = vfprintf (stdout, a, arg);
 800257e:	4b09      	ldr	r3, [pc, #36]	; (80025a4 <debugPrintMessage+0x54>)
 8002580:	9a01      	ldr	r2, [sp, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4621      	mov	r1, r4
 8002586:	6898      	ldr	r0, [r3, #8]
 8002588:	f000 fd6c 	bl	8003064 <vfiprintf>
 800258c:	4605      	mov	r5, r0
		
		va_end (arg);
		free(a);
 800258e:	4620      	mov	r0, r4
 8002590:	f000 fb5a 	bl	8002c48 <free>
		
		return done;
}
 8002594:	4628      	mov	r0, r5
 8002596:	b003      	add	sp, #12
 8002598:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800259c:	b004      	add	sp, #16
 800259e:	4770      	bx	lr
 80025a0:	08003ee9 	.word	0x08003ee9
 80025a4:	2000006c 	.word	0x2000006c

080025a8 <vEvaluate>:
#include "Module_4_Pouring.h"
#include "Module_5_Sensors.h"
#include "Module_6_Handling.h"

void vEvaluate(InputValues_t input, SystemState_t* state, OutputValues_t* output)
{
 80025a8:	b084      	sub	sp, #16
 80025aa:	b530      	push	{r4, r5, lr}
 80025ac:	b095      	sub	sp, #84	; 0x54
 80025ae:	ac18      	add	r4, sp, #96	; 0x60
 80025b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		if (input.Button == 0)
 80025b4:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
#include "Module_4_Pouring.h"
#include "Module_5_Sensors.h"
#include "Module_6_Handling.h"

void vEvaluate(InputValues_t input, SystemState_t* state, OutputValues_t* output)
{
 80025b8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80025ba:	9d2e      	ldr	r5, [sp, #184]	; 0xb8
		if (input.Button == 0)
 80025bc:	b90b      	cbnz	r3, 80025c2 <vEvaluate+0x1a>
		{
			output->LED2 = 1;
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <vEvaluate+0x1c>
		} else {
			output->LED2 = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	702b      	strb	r3, [r5, #0]
		}
		
		vEvaluate_Module_1_Transportation(input, &(state->Transportation), output);
 80025c6:	a91c      	add	r1, sp, #112	; 0x70
 80025c8:	1d23      	adds	r3, r4, #4
 80025ca:	2244      	movs	r2, #68	; 0x44
 80025cc:	4668      	mov	r0, sp
 80025ce:	9311      	str	r3, [sp, #68]	; 0x44
 80025d0:	9512      	str	r5, [sp, #72]	; 0x48
 80025d2:	f000 fb41 	bl	8002c58 <memcpy>
 80025d6:	ab18      	add	r3, sp, #96	; 0x60
 80025d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025da:	f000 f845 	bl	8002668 <vEvaluate_Module_1_Transportation>
		vEvaluate_Module_2_Gravity(input, &(state->Gravity), output);
 80025de:	f104 0308 	add.w	r3, r4, #8
 80025e2:	a91c      	add	r1, sp, #112	; 0x70
 80025e4:	2244      	movs	r2, #68	; 0x44
 80025e6:	4668      	mov	r0, sp
 80025e8:	9311      	str	r3, [sp, #68]	; 0x44
 80025ea:	9512      	str	r5, [sp, #72]	; 0x48
 80025ec:	f000 fb34 	bl	8002c58 <memcpy>
 80025f0:	ab18      	add	r3, sp, #96	; 0x60
 80025f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025f4:	f000 f83d 	bl	8002672 <vEvaluate_Module_2_Gravity>
		vEvaluate_Module_3_Pumping(input, &(state->Pumping), output);
 80025f8:	f104 030c 	add.w	r3, r4, #12
 80025fc:	a91c      	add	r1, sp, #112	; 0x70
 80025fe:	2244      	movs	r2, #68	; 0x44
 8002600:	4668      	mov	r0, sp
 8002602:	9311      	str	r3, [sp, #68]	; 0x44
 8002604:	9512      	str	r5, [sp, #72]	; 0x48
 8002606:	f000 fb27 	bl	8002c58 <memcpy>
 800260a:	ab18      	add	r3, sp, #96	; 0x60
 800260c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800260e:	f000 f835 	bl	800267c <vEvaluate_Module_3_Pumping>
		vEvaluate_Module_4_Pouring(input, &(state->Pouring), output);
 8002612:	f104 0310 	add.w	r3, r4, #16
 8002616:	a91c      	add	r1, sp, #112	; 0x70
 8002618:	2244      	movs	r2, #68	; 0x44
 800261a:	4668      	mov	r0, sp
 800261c:	9311      	str	r3, [sp, #68]	; 0x44
 800261e:	9512      	str	r5, [sp, #72]	; 0x48
 8002620:	f000 fb1a 	bl	8002c58 <memcpy>
 8002624:	ab18      	add	r3, sp, #96	; 0x60
 8002626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002628:	f000 f82d 	bl	8002686 <vEvaluate_Module_4_Pouring>
		vEvaluate_Module_5_Sensors(input, &(state->Sensors), output);
 800262c:	f104 0314 	add.w	r3, r4, #20
 8002630:	a91c      	add	r1, sp, #112	; 0x70
 8002632:	2244      	movs	r2, #68	; 0x44
 8002634:	4668      	mov	r0, sp
 8002636:	9311      	str	r3, [sp, #68]	; 0x44
 8002638:	9512      	str	r5, [sp, #72]	; 0x48
 800263a:	f000 fb0d 	bl	8002c58 <memcpy>
 800263e:	ab18      	add	r3, sp, #96	; 0x60
 8002640:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002642:	f000 f825 	bl	8002690 <vEvaluate_Module_5_Sensors>
		vEvaluate_Module_6_Handling(input, &(state->Handling), output);	
 8002646:	3418      	adds	r4, #24
 8002648:	a91c      	add	r1, sp, #112	; 0x70
 800264a:	2244      	movs	r2, #68	; 0x44
 800264c:	4668      	mov	r0, sp
 800264e:	9512      	str	r5, [sp, #72]	; 0x48
 8002650:	9411      	str	r4, [sp, #68]	; 0x44
 8002652:	f000 fb01 	bl	8002c58 <memcpy>
 8002656:	ab18      	add	r3, sp, #96	; 0x60
 8002658:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800265a:	f000 f81e 	bl	800269a <vEvaluate_Module_6_Handling>
		
}
 800265e:	b015      	add	sp, #84	; 0x54
 8002660:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002664:	b004      	add	sp, #16
 8002666:	4770      	bx	lr

08002668 <vEvaluate_Module_1_Transportation>:
#include "Module_1_Transportation.h"
#include "Evaluation.h"

void vEvaluate_Module_1_Transportation(InputValues_t input, Module_State_1_Transportation_t* state, OutputValues_t* output)
{
 8002668:	b084      	sub	sp, #16
 800266a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	//Starte Transport
	
	// Beende Transport
	
	return;
}
 800266e:	b004      	add	sp, #16
 8002670:	4770      	bx	lr

08002672 <vEvaluate_Module_2_Gravity>:
#include "Module_2_Gravity.h"
#include "Evaluation.h"

void vEvaluate_Module_2_Gravity(InputValues_t input, Module_State_2_Gravity_t* state, OutputValues_t* output)
{
 8002672:	b084      	sub	sp, #16
 8002674:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	
	//Ventil ffnen
	
	//Ventil schliessen
	return;
}
 8002678:	b004      	add	sp, #16
 800267a:	4770      	bx	lr

0800267c <vEvaluate_Module_3_Pumping>:
#include "Module_3_Pumping.h"
#include "Evaluation.h"

void vEvaluate_Module_3_Pumping(InputValues_t input, Module_State_3_Pumping_t* state, OutputValues_t* output)
{
 800267c:	b084      	sub	sp, #16
 800267e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	
	//Starte Pumpe
	
	//Beende Pumpe
	return;
}
 8002682:	b004      	add	sp, #16
 8002684:	4770      	bx	lr

08002686 <vEvaluate_Module_4_Pouring>:
#include "Module_4_Pouring.h"
#include "Evaluation.h"
#include "Debug.h"

void vEvaluate_Module_4_Pouring(InputValues_t input, Module_State_4_Pouring_t* state, OutputValues_t* output)
{
 8002686:	b084      	sub	sp, #16
 8002688:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	}
	
	return;
	*/
	
}
 800268c:	b004      	add	sp, #16
 800268e:	4770      	bx	lr

08002690 <vEvaluate_Module_5_Sensors>:
#include "Module_5_Sensors.h"
#include "Evaluation.h"

void vEvaluate_Module_5_Sensors(InputValues_t input, Module_State_5_Sensors_t* state, OutputValues_t* output)
{
 8002690:	b084      	sub	sp, #16
 8002692:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	
	// Stoppe Transport
	
	//Starte Transport
	return;
}
 8002696:	b004      	add	sp, #16
 8002698:	4770      	bx	lr

0800269a <vEvaluate_Module_6_Handling>:
#include "Module_6_Handling.h"
#include "Evaluation.h"

void vEvaluate_Module_6_Handling(InputValues_t input, Module_State_6_Handling_t* state, OutputValues_t* output)
{
 800269a:	b084      	sub	sp, #16
 800269c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	/// TODO: Berechne die Ausgangswerte fr Modul 1
	return;
}
 80026a0:	b004      	add	sp, #16
 80026a2:	4770      	bx	lr

080026a4 <vReadSensorValues_Module_1>:
}

 void vReadSensorValues_Module_1()
{
	//Read the Button State (Pin 13 at GPIO C)
    ptrInput->Button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80026a4:	4b04      	ldr	r3, [pc, #16]	; (80026b8 <vReadSensorValues_Module_1+0x14>)
 80026a6:	4805      	ldr	r0, [pc, #20]	; (80026bc <vReadSensorValues_Module_1+0x18>)
//TODO: Bitte fr alle Module wiederholen!

}

 void vReadSensorValues_Module_1()
{
 80026a8:	b510      	push	{r4, lr}
	//Read the Button State (Pin 13 at GPIO C)
    ptrInput->Button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80026aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026ae:	681c      	ldr	r4, [r3, #0]
 80026b0:	f7fe faf0 	bl	8000c94 <HAL_GPIO_ReadPin>
 80026b4:	7020      	strb	r0, [r4, #0]
 80026b6:	bd10      	pop	{r4, pc}
 80026b8:	20000dd8 	.word	0x20000dd8
 80026bc:	48000800 	.word	0x48000800

080026c0 <vReadSensorValues>:

static InputValues_t* ptrInput;

void vReadSensorValues (InputValues_t* input)
{
	ptrInput = input;
 80026c0:	4b01      	ldr	r3, [pc, #4]	; (80026c8 <vReadSensorValues+0x8>)
 80026c2:	6018      	str	r0, [r3, #0]
//Read Module 1
#if MODULE_1_USE_VIRTUAL_INPUT
	DPRINT_WARNING("Module 1: Using virtual Input");
	updateVirtualnput_Module_1(ptrInput);
#else
	vReadSensorValues_Module_1();
 80026c4:	f7ff bfee 	b.w	80026a4 <vReadSensorValues_Module_1>
 80026c8:	20000dd8 	.word	0x20000dd8

080026cc <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 80026cc:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80026ce:	2001      	movs	r0, #1
 80026d0:	f7ff f935 	bl	800193e <osDelay>
 80026d4:	e7fb      	b.n	80026ce <StartDefaultTask+0x2>

080026d6 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80026d6:	b530      	push	{r4, r5, lr}
 80026d8:	b0a7      	sub	sp, #156	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026da:	2301      	movs	r3, #1
 80026dc:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80026de:	2310      	movs	r3, #16
 80026e0:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026e6:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80026e8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026ec:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80026ee:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026f0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80026f2:	2300      	movs	r3, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026f4:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026f6:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80026f8:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026fa:	f7fe fad7 	bl	8000cac <HAL_RCC_OscConfig>
 80026fe:	b100      	cbz	r0, 8002702 <SystemClock_Config+0x2c>
 8002700:	e7fe      	b.n	8002700 <SystemClock_Config+0x2a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002702:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002704:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002706:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800270a:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800270c:	4621      	mov	r1, r4
 800270e:	a801      	add	r0, sp, #4
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002710:	9501      	str	r5, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002712:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002714:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002716:	f7fe fd7f 	bl	8001218 <HAL_RCC_ClockConfig>
 800271a:	b100      	cbz	r0, 800271e <SystemClock_Config+0x48>
 800271c:	e7fe      	b.n	800271c <SystemClock_Config+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
 800271e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002722:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002724:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002728:	931a      	str	r3, [sp, #104]	; 0x68
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800272a:	a810      	add	r0, sp, #64	; 0x40
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800272c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002730:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002732:	f7fe fe6b 	bl	800140c <HAL_RCCEx_PeriphCLKConfig>
 8002736:	4604      	mov	r4, r0
 8002738:	b100      	cbz	r0, 800273c <SystemClock_Config+0x66>
 800273a:	e7fe      	b.n	800273a <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800273c:	f7fe fe2a 	bl	8001394 <HAL_RCC_GetHCLKFreq>
 8002740:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002744:	fbb0 f0f3 	udiv	r0, r0, r3
 8002748:	f7fe f9ae 	bl	8000aa8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800274c:	2004      	movs	r0, #4
 800274e:	f7fe f9c1 	bl	8000ad4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002752:	4622      	mov	r2, r4
 8002754:	4629      	mov	r1, r5
 8002756:	f04f 30ff 	mov.w	r0, #4294967295
 800275a:	f7fe f965 	bl	8000a28 <HAL_NVIC_SetPriority>
}
 800275e:	b027      	add	sp, #156	; 0x9c
 8002760:	bd30      	pop	{r4, r5, pc}
	...

08002764 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8002764:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002768:	b091      	sub	sp, #68	; 0x44
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800276a:	f7fd fda5 	bl	80002b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800276e:	f7ff ffb2 	bl	80026d6 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002772:	4b67      	ldr	r3, [pc, #412]	; (8002910 <main+0x1ac>)
  ADC_MultiModeTypeDef multimode;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc3.Instance = ADC3;
 8002774:	4c67      	ldr	r4, [pc, #412]	; (8002914 <main+0x1b0>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800277c:	615a      	str	r2, [r3, #20]
 800277e:	695a      	ldr	r2, [r3, #20]
 8002780:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8002784:	9201      	str	r2, [sp, #4]
 8002786:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002788:	695a      	ldr	r2, [r3, #20]
 800278a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800278e:	615a      	str	r2, [r3, #20]
 8002790:	695a      	ldr	r2, [r3, #20]
 8002792:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002796:	9202      	str	r2, [sp, #8]
 8002798:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800279a:	695a      	ldr	r2, [r3, #20]
 800279c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80027a0:	615a      	str	r2, [r3, #20]
 80027a2:	695a      	ldr	r2, [r3, #20]
 80027a4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80027a8:	9203      	str	r2, [sp, #12]
 80027aa:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ac:	695a      	ldr	r2, [r3, #20]
 80027ae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80027b2:	615a      	str	r2, [r3, #20]
 80027b4:	695b      	ldr	r3, [r3, #20]
 80027b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80027ba:	2200      	movs	r2, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027bc:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80027be:	2120      	movs	r1, #32
 80027c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027c4:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80027c6:	f7fe fa6b 	bl	8000ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80027ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2500      	movs	r5, #0

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80027d0:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027d2:	a90a      	add	r1, sp, #40	; 0x28
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027d4:	4b50      	ldr	r3, [pc, #320]	; (8002918 <main+0x1b4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027d6:	4851      	ldr	r0, [pc, #324]	; (800291c <main+0x1b8>)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027d8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027da:	950c      	str	r5, [sp, #48]	; 0x30
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027dc:	f7fe f986 	bl	8000aec <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80027e0:	230c      	movs	r3, #12
 80027e2:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e4:	a90a      	add	r1, sp, #40	; 0x28
  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027e6:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f0:	2601      	movs	r6, #1
  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027f2:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f4:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027fa:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fc:	f7fe f976 	bl	8000aec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002800:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002802:	a90a      	add	r1, sp, #40	; 0x28
 8002804:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002808:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800280a:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280e:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002810:	f7fe f96c 	bl	8000aec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002814:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002818:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800281c:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800281e:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002820:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	950c      	str	r5, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002824:	f7fe f962 	bl	8000aec <HAL_GPIO_Init>
  ADC_MultiModeTypeDef multimode;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc3.Instance = ADC3;
 8002828:	4b3d      	ldr	r3, [pc, #244]	; (8002920 <main+0x1bc>)
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800282a:	60a5      	str	r5, [r4, #8]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DMAContinuousRequests = DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800282c:	f04f 0904 	mov.w	r9, #4
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002830:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc3.Instance = ADC3;
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002832:	e884 0028 	stmia.w	r4, {r3, r5}
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002836:	6125      	str	r5, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002838:	61e5      	str	r5, [r4, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800283a:	6265      	str	r5, [r4, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800283c:	6325      	str	r5, [r4, #48]	; 0x30
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800283e:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002840:	60e5      	str	r5, [r4, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002842:	6226      	str	r6, [r4, #32]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002844:	6365      	str	r5, [r4, #52]	; 0x34
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002846:	f8c4 9014 	str.w	r9, [r4, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800284a:	61a5      	str	r5, [r4, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800284c:	63a5      	str	r5, [r4, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800284e:	f7fd fd8b 	bl	8000368 <HAL_ADC_Init>
 8002852:	b100      	cbz	r0, 8002856 <main+0xf2>
 8002854:	e7fe      	b.n	8002854 <main+0xf0>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the ADC multi-mode 
    */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002856:	af10      	add	r7, sp, #64	; 0x40
 8002858:	f847 0d2c 	str.w	r0, [r7, #-44]!
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800285c:	4620      	mov	r0, r4
 800285e:	4639      	mov	r1, r7
 8002860:	f7fe f846 	bl	80008f0 <HAL_ADCEx_MultiModeConfigChannel>
 8002864:	b100      	cbz	r0, 8002868 <main+0x104>
 8002866:	e7fe      	b.n	8002866 <main+0x102>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002868:	900d      	str	r0, [sp, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800286a:	900c      	str	r0, [sp, #48]	; 0x30
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800286c:	900e      	str	r0, [sp, #56]	; 0x38
  sConfig.Offset = 0;
 800286e:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002870:	a90a      	add	r1, sp, #40	; 0x28
 8002872:	4620      	mov	r0, r4
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8002874:	960a      	str	r6, [sp, #40]	; 0x28
  sConfig.Rank = 1;
 8002876:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002878:	f7fd feac 	bl	80005d4 <HAL_ADC_ConfigChannel>
 800287c:	b100      	cbz	r0, 8002880 <main+0x11c>
 800287e:	e7fe      	b.n	800287e <main+0x11a>
  ADC_MultiModeTypeDef multimode;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8002880:	4c28      	ldr	r4, [pc, #160]	; (8002924 <main+0x1c0>)
 8002882:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002886:	6060      	str	r0, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002888:	60a0      	str	r0, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800288a:	6120      	str	r0, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800288c:	61e0      	str	r0, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800288e:	6260      	str	r0, [r4, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002890:	6320      	str	r0, [r4, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002892:	60e0      	str	r0, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002894:	6360      	str	r0, [r4, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002896:	61a0      	str	r0, [r4, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002898:	63a0      	str	r0, [r4, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800289a:	4620      	mov	r0, r4
  ADC_MultiModeTypeDef multimode;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800289c:	6023      	str	r3, [r4, #0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800289e:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 80028a0:	6226      	str	r6, [r4, #32]
  hadc1.Init.DMAContinuousRequests = DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028a2:	f8c4 9014 	str.w	r9, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028a6:	f7fd fd5f 	bl	8000368 <HAL_ADC_Init>
 80028aa:	b100      	cbz	r0, 80028ae <main+0x14a>
 80028ac:	e7fe      	b.n	80028ac <main+0x148>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the ADC multi-mode 
    */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80028ae:	9005      	str	r0, [sp, #20]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80028b0:	4639      	mov	r1, r7
 80028b2:	4620      	mov	r0, r4
 80028b4:	f7fe f81c 	bl	80008f0 <HAL_ADCEx_MultiModeConfigChannel>
 80028b8:	b100      	cbz	r0, 80028bc <main+0x158>
 80028ba:	e7fe      	b.n	80028ba <main+0x156>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_2;
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80028bc:	900d      	str	r0, [sp, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80028be:	900c      	str	r0, [sp, #48]	; 0x30
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80028c0:	900e      	str	r0, [sp, #56]	; 0x38
  sConfig.Offset = 0;
 80028c2:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028c4:	a90a      	add	r1, sp, #40	; 0x28
 80028c6:	4620      	mov	r0, r4
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_2;
  sConfig.Rank = 1;
 80028c8:	960b      	str	r6, [sp, #44]	; 0x2c
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 80028ca:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028ce:	f7fd fe81 	bl	80005d4 <HAL_ADC_ConfigChannel>
 80028d2:	4606      	mov	r6, r0
 80028d4:	b100      	cbz	r0, 80028d8 <main+0x174>
 80028d6:	e7fe      	b.n	80028d6 <main+0x172>
#endif
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80028d8:	4c13      	ldr	r4, [pc, #76]	; (8002928 <main+0x1c4>)
 80028da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028dc:	463d      	mov	r5, r7
 80028de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028e0:	f854 3b04 	ldr.w	r3, [r4], #4
 80028e4:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80028e6:	4631      	mov	r1, r6
 80028e8:	4638      	mov	r0, r7
 80028ea:	f7ff f810 	bl	800190e <osThreadCreate>
 80028ee:	4b0f      	ldr	r3, [pc, #60]	; (800292c <main+0x1c8>)
 80028f0:	6018      	str	r0, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(MainCycle, vMainCycle, MAIN_CYCLE_PRIORITY, 0, 400);
 80028f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028f4:	ad0a      	add	r5, sp, #40	; 0x28
 80028f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028f8:	6823      	ldr	r3, [r4, #0]
 80028fa:	602b      	str	r3, [r5, #0]
  mainCycleHandle = osThreadCreate(osThread(MainCycle),NULL);
 80028fc:	4631      	mov	r1, r6
 80028fe:	a80a      	add	r0, sp, #40	; 0x28
 8002900:	f7ff f805 	bl	800190e <osThreadCreate>
 8002904:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <main+0x1cc>)
 8002906:	6018      	str	r0, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
 

  /* Start scheduler */
  osKernelStart();
 8002908:	f7fe fffc 	bl	8001904 <osKernelStart>
 800290c:	e7fe      	b.n	800290c <main+0x1a8>
 800290e:	bf00      	nop
 8002910:	40021000 	.word	0x40021000
 8002914:	20000eb8 	.word	0x20000eb8
 8002918:	10210000 	.word	0x10210000
 800291c:	48000800 	.word	0x48000800
 8002920:	50000400 	.word	0x50000400
 8002924:	20000e64 	.word	0x20000e64
 8002928:	08003e90 	.word	0x08003e90
 800292c:	20000dec 	.word	0x20000dec
 8002930:	20000f2c 	.word	0x20000f2c

08002934 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002934:	6802      	ldr	r2, [r0, #0]
 8002936:	4b03      	ldr	r3, [pc, #12]	; (8002944 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8002938:	429a      	cmp	r2, r3
 800293a:	d101      	bne.n	8002940 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 800293c:	f7fd bcce 	b.w	80002dc <HAL_IncTick>
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	40012c00 	.word	0x40012c00

08002948 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002948:	4b1d      	ldr	r3, [pc, #116]	; (80029c0 <HAL_MspInit+0x78>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800294a:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800294c:	699a      	ldr	r2, [r3, #24]
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	619a      	str	r2, [r3, #24]
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800295c:	2003      	movs	r0, #3
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800295e:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002960:	f7fe f850 	bl	8000a04 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002964:	2200      	movs	r2, #0
 8002966:	4611      	mov	r1, r2
 8002968:	f06f 000b 	mvn.w	r0, #11
 800296c:	f7fe f85c 	bl	8000a28 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002970:	2200      	movs	r2, #0
 8002972:	4611      	mov	r1, r2
 8002974:	f06f 000a 	mvn.w	r0, #10
 8002978:	f7fe f856 	bl	8000a28 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800297c:	2200      	movs	r2, #0
 800297e:	4611      	mov	r1, r2
 8002980:	f06f 0009 	mvn.w	r0, #9
 8002984:	f7fe f850 	bl	8000a28 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002988:	2200      	movs	r2, #0
 800298a:	4611      	mov	r1, r2
 800298c:	f06f 0004 	mvn.w	r0, #4
 8002990:	f7fe f84a 	bl	8000a28 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002994:	2200      	movs	r2, #0
 8002996:	4611      	mov	r1, r2
 8002998:	f06f 0003 	mvn.w	r0, #3
 800299c:	f7fe f844 	bl	8000a28 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029a0:	2200      	movs	r2, #0
 80029a2:	210f      	movs	r1, #15
 80029a4:	f06f 0001 	mvn.w	r0, #1
 80029a8:	f7fe f83e 	bl	8000a28 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80029ac:	2200      	movs	r2, #0
 80029ae:	210f      	movs	r1, #15
 80029b0:	f04f 30ff 	mov.w	r0, #4294967295
 80029b4:	f7fe f838 	bl	8000a28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029b8:	b003      	add	sp, #12
 80029ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80029be:	bf00      	nop
 80029c0:	40021000 	.word	0x40021000

080029c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029c4:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80029c6:	6803      	ldr	r3, [r0, #0]
 80029c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029cc:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80029ce:	d116      	bne.n	80029fe <HAL_ADC_MspInit+0x3a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80029d0:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80029d4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    PA1     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d8:	a903      	add	r1, sp, #12
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80029da:	695a      	ldr	r2, [r3, #20]
 80029dc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80029e0:	615a      	str	r2, [r3, #20]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e8:	9301      	str	r3, [sp, #4]
 80029ea:	9b01      	ldr	r3, [sp, #4]
  
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80029ec:	2302      	movs	r3, #2
 80029ee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029f0:	2303      	movs	r3, #3
 80029f2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029fc:	e015      	b.n	8002a2a <HAL_ADC_MspInit+0x66>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 80029fe:	4a0d      	ldr	r2, [pc, #52]	; (8002a34 <HAL_ADC_MspInit+0x70>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d114      	bne.n	8002a2e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <HAL_ADC_MspInit+0x74>)
    PB13     ------> ADC3_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a06:	480d      	ldr	r0, [pc, #52]	; (8002a3c <HAL_ADC_MspInit+0x78>)
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 8002a08:	695a      	ldr	r2, [r3, #20]
 8002a0a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002a0e:	615a      	str	r2, [r3, #20]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a16:	9302      	str	r3, [sp, #8]
 8002a18:	9b02      	ldr	r3, [sp, #8]
    /**ADC3 GPIO Configuration    
    PB0     ------> ADC3_IN12
    PB1     ------> ADC3_IN1
    PB13     ------> ADC3_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13;
 8002a1a:	f242 0303 	movw	r3, #8195	; 0x2003
 8002a1e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a20:	2303      	movs	r3, #3
 8002a22:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a28:	a903      	add	r1, sp, #12
 8002a2a:	f7fe f85f 	bl	8000aec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002a2e:	b009      	add	sp, #36	; 0x24
 8002a30:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a34:	50000400 	.word	0x50000400
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	48000400 	.word	0x48000400

08002a40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a40:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8002a42:	4601      	mov	r1, r0
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a44:	b088      	sub	sp, #32
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8002a46:	2200      	movs	r2, #0
 8002a48:	2019      	movs	r0, #25
 8002a4a:	f7fd ffed 	bl	8000a28 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8002a4e:	2019      	movs	r0, #25
 8002a50:	f7fe f81e 	bl	8000a90 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a54:	4b14      	ldr	r3, [pc, #80]	; (8002aa8 <HAL_InitTick+0x68>)
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002a56:	4c15      	ldr	r4, [pc, #84]	; (8002aac <HAL_InitTick+0x6c>)
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a58:	699a      	ldr	r2, [r3, #24]
 8002a5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a5e:	619a      	str	r2, [r3, #24]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a66:	9302      	str	r3, [sp, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002a68:	a901      	add	r1, sp, #4
 8002a6a:	a803      	add	r0, sp, #12
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a6c:	9b02      	ldr	r3, [sp, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002a6e:	f7fe fcaf 	bl	80013d0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002a72:	f7fe fc95 	bl	80013a0 <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002a76:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <HAL_InitTick+0x70>)
 8002a78:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002a7a:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002a7e:	60e3      	str	r3, [r4, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002a80:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <HAL_InitTick+0x74>)
 8002a82:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a86:	3801      	subs	r0, #1
  htim1.Init.ClockDivision = 0;
 8002a88:	2300      	movs	r3, #0
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
  htim1.Init.Prescaler = uwPrescalerValue;
 8002a8a:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002a8c:	4620      	mov	r0, r4
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8002a8e:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a90:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002a92:	f7fe ff1b 	bl	80018cc <HAL_TIM_Base_Init>
 8002a96:	b918      	cbnz	r0, 8002aa0 <HAL_InitTick+0x60>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002a98:	4620      	mov	r0, r4
 8002a9a:	f7fe fdfc 	bl	8001696 <HAL_TIM_Base_Start_IT>
 8002a9e:	e000      	b.n	8002aa2 <HAL_InitTick+0x62>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8002aa0:	2001      	movs	r0, #1
}
 8002aa2:	b008      	add	sp, #32
 8002aa4:	bd10      	pop	{r4, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	20000f30 	.word	0x20000f30
 8002ab0:	40012c00 	.word	0x40012c00
 8002ab4:	000f4240 	.word	0x000f4240

08002ab8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8002ab8:	f7fe bf43 	b.w	8001942 <osSystickHandler>

08002abc <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002abc:	4801      	ldr	r0, [pc, #4]	; (8002ac4 <TIM1_UP_TIM16_IRQHandler+0x8>)
 8002abe:	f7fe bdf9 	b.w	80016b4 <HAL_TIM_IRQHandler>
 8002ac2:	bf00      	nop
 8002ac4:	20000f30 	.word	0x20000f30

08002ac8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ac8:	4915      	ldr	r1, [pc, #84]	; (8002b20 <SystemInit+0x58>)
 8002aca:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002ace:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002ad6:	4b13      	ldr	r3, [pc, #76]	; (8002b24 <SystemInit+0x5c>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002ae0:	6858      	ldr	r0, [r3, #4]
 8002ae2:	4a11      	ldr	r2, [pc, #68]	; (8002b28 <SystemInit+0x60>)
 8002ae4:	4002      	ands	r2, r0
 8002ae6:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002aee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002af2:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002afa:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002b02:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b06:	f022 020f 	bic.w	r2, r2, #15
 8002b0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002b0c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002b0e:	4a07      	ldr	r2, [pc, #28]	; (8002b2c <SystemInit+0x64>)
 8002b10:	4002      	ands	r2, r0
 8002b12:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002b14:	2200      	movs	r2, #0
 8002b16:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b18:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002b1c:	608b      	str	r3, [r1, #8]
 8002b1e:	4770      	bx	lr
 8002b20:	e000ed00 	.word	0xe000ed00
 8002b24:	40021000 	.word	0x40021000
 8002b28:	f87fc00c 	.word	0xf87fc00c
 8002b2c:	ff00fccc 	.word	0xff00fccc

08002b30 <vMainCycle>:
*Write the output values
*The starting time is stored in the beginning. vTaskDelayUntil() then waits until it is 1000ms after the stored time to make the
*task ready again.*/

void vMainCycle(void const* pvParameters)
{
 8002b30:	b570      	push	{r4, r5, r6, lr}
		//Store Tick Count
		TickType_t xLastWakeTime;
		xLastWakeTime = xTaskGetTickCount();

		//Sensoren lesen
		vReadSensorValues(&Input_Storage);
 8002b32:	4d14      	ldr	r5, [pc, #80]	; (8002b84 <vMainCycle+0x54>)
*Write the output values
*The starting time is stored in the beginning. vTaskDelayUntil() then waits until it is 1000ms after the stored time to make the
*task ready again.*/

void vMainCycle(void const* pvParameters)
{
 8002b34:	b096      	sub	sp, #88	; 0x58
	  /* -3- Toggle IOs in an infinite loop */
  while (1)
  {
		DPRINT_MESSAGE("Main Cycle Start\n");
 8002b36:	4814      	ldr	r0, [pc, #80]	; (8002b88 <vMainCycle+0x58>)

		//Sensoren lesen
		vReadSensorValues(&Input_Storage);

		//Berechnen
		vEvaluate(Input_Storage,&System_State, &Output_Storage);
 8002b38:	4c14      	ldr	r4, [pc, #80]	; (8002b8c <vMainCycle+0x5c>)
void vMainCycle(void const* pvParameters)
{
	  /* -3- Toggle IOs in an infinite loop */
  while (1)
  {
		DPRINT_MESSAGE("Main Cycle Start\n");
 8002b3a:	f7ff fd09 	bl	8002550 <debugPrintMessage>

		//Store Tick Count
		TickType_t xLastWakeTime;
		xLastWakeTime = xTaskGetTickCount();
 8002b3e:	f7ff fb0b 	bl	8002158 <xTaskGetTickCount>
 8002b42:	ae16      	add	r6, sp, #88	; 0x58
 8002b44:	f846 0d04 	str.w	r0, [r6, #-4]!

		//Sensoren lesen
		vReadSensorValues(&Input_Storage);
 8002b48:	480e      	ldr	r0, [pc, #56]	; (8002b84 <vMainCycle+0x54>)
 8002b4a:	f7ff fdb9 	bl	80026c0 <vReadSensorValues>

		//Berechnen
		vEvaluate(Input_Storage,&System_State, &Output_Storage);
 8002b4e:	4b10      	ldr	r3, [pc, #64]	; (8002b90 <vMainCycle+0x60>)
 8002b50:	4910      	ldr	r1, [pc, #64]	; (8002b94 <vMainCycle+0x64>)
 8002b52:	9311      	str	r3, [sp, #68]	; 0x44
 8002b54:	2244      	movs	r2, #68	; 0x44
 8002b56:	4668      	mov	r0, sp
 8002b58:	9412      	str	r4, [sp, #72]	; 0x48
 8002b5a:	f000 f87d 	bl	8002c58 <memcpy>
 8002b5e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002b62:	f7ff fd21 	bl	80025a8 <vEvaluate>

		//Ausgabe schreiben
		vWriteActuatorValues(Output_Storage);
 8002b66:	f104 0310 	add.w	r3, r4, #16
 8002b6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b6c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8002b70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002b74:	f7ff fcdc 	bl	8002530 <vWriteActuatorValues>

		//Delay until next Second
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(1000));
 8002b78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b7c:	4630      	mov	r0, r6
 8002b7e:	f7ff fc01 	bl	8002384 <vTaskDelayUntil>
 8002b82:	e7d8      	b.n	8002b36 <vMainCycle+0x6>
 8002b84:	20000e10 	.word	0x20000e10
 8002b88:	08003f2d 	.word	0x08003f2d
 8002b8c:	20000df0 	.word	0x20000df0
 8002b90:	20000f0c 	.word	0x20000f0c
 8002b94:	20000e20 	.word	0x20000e20

08002b98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bd0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002b9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002b9e:	e003      	b.n	8002ba8 <LoopCopyDataInit>

08002ba0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002ba0:	4b0c      	ldr	r3, [pc, #48]	; (8002bd4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002ba2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002ba4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002ba6:	3104      	adds	r1, #4

08002ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002ba8:	480b      	ldr	r0, [pc, #44]	; (8002bd8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002baa:	4b0c      	ldr	r3, [pc, #48]	; (8002bdc <LoopForever+0xe>)
	adds	r2, r0, r1
 8002bac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002bae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002bb0:	d3f6      	bcc.n	8002ba0 <CopyDataInit>
	ldr	r2, =_sbss
 8002bb2:	4a0b      	ldr	r2, [pc, #44]	; (8002be0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002bb4:	e002      	b.n	8002bbc <LoopFillZerobss>

08002bb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002bb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002bb8:	f842 3b04 	str.w	r3, [r2], #4

08002bbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002bbc:	4b09      	ldr	r3, [pc, #36]	; (8002be4 <LoopForever+0x16>)
	cmp	r2, r3
 8002bbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002bc0:	d3f9      	bcc.n	8002bb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002bc2:	f7ff ff81 	bl	8002ac8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bc6:	f000 f811 	bl	8002bec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bca:	f7ff fdcb 	bl	8002764 <main>

08002bce <LoopForever>:

LoopForever:
    b LoopForever
 8002bce:	e7fe      	b.n	8002bce <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bd0:	20010000 	.word	0x20010000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8002bd4:	08003fe4 	.word	0x08003fe4
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002bd8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002bdc:	20000070 	.word	0x20000070
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8002be0:	20000070 	.word	0x20000070
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8002be4:	20000f74 	.word	0x20000f74

08002be8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002be8:	e7fe      	b.n	8002be8 <ADC1_2_IRQHandler>
	...

08002bec <__libc_init_array>:
 8002bec:	b570      	push	{r4, r5, r6, lr}
 8002bee:	4b0e      	ldr	r3, [pc, #56]	; (8002c28 <__libc_init_array+0x3c>)
 8002bf0:	4c0e      	ldr	r4, [pc, #56]	; (8002c2c <__libc_init_array+0x40>)
 8002bf2:	1ae4      	subs	r4, r4, r3
 8002bf4:	10a4      	asrs	r4, r4, #2
 8002bf6:	2500      	movs	r5, #0
 8002bf8:	461e      	mov	r6, r3
 8002bfa:	42a5      	cmp	r5, r4
 8002bfc:	d004      	beq.n	8002c08 <__libc_init_array+0x1c>
 8002bfe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c02:	4798      	blx	r3
 8002c04:	3501      	adds	r5, #1
 8002c06:	e7f8      	b.n	8002bfa <__libc_init_array+0xe>
 8002c08:	f001 f936 	bl	8003e78 <_init>
 8002c0c:	4c08      	ldr	r4, [pc, #32]	; (8002c30 <__libc_init_array+0x44>)
 8002c0e:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <__libc_init_array+0x48>)
 8002c10:	1ae4      	subs	r4, r4, r3
 8002c12:	10a4      	asrs	r4, r4, #2
 8002c14:	2500      	movs	r5, #0
 8002c16:	461e      	mov	r6, r3
 8002c18:	42a5      	cmp	r5, r4
 8002c1a:	d004      	beq.n	8002c26 <__libc_init_array+0x3a>
 8002c1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c20:	4798      	blx	r3
 8002c22:	3501      	adds	r5, #1
 8002c24:	e7f8      	b.n	8002c18 <__libc_init_array+0x2c>
 8002c26:	bd70      	pop	{r4, r5, r6, pc}
 8002c28:	08003fdc 	.word	0x08003fdc
 8002c2c:	08003fdc 	.word	0x08003fdc
 8002c30:	08003fe0 	.word	0x08003fe0
 8002c34:	08003fdc 	.word	0x08003fdc

08002c38 <malloc>:
 8002c38:	4b02      	ldr	r3, [pc, #8]	; (8002c44 <malloc+0xc>)
 8002c3a:	4601      	mov	r1, r0
 8002c3c:	6818      	ldr	r0, [r3, #0]
 8002c3e:	f000 b86d 	b.w	8002d1c <_malloc_r>
 8002c42:	bf00      	nop
 8002c44:	2000006c 	.word	0x2000006c

08002c48 <free>:
 8002c48:	4b02      	ldr	r3, [pc, #8]	; (8002c54 <free+0xc>)
 8002c4a:	4601      	mov	r1, r0
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	f000 b817 	b.w	8002c80 <_free_r>
 8002c52:	bf00      	nop
 8002c54:	2000006c 	.word	0x2000006c

08002c58 <memcpy>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	1e43      	subs	r3, r0, #1
 8002c5c:	440a      	add	r2, r1
 8002c5e:	4291      	cmp	r1, r2
 8002c60:	d004      	beq.n	8002c6c <memcpy+0x14>
 8002c62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c6a:	e7f8      	b.n	8002c5e <memcpy+0x6>
 8002c6c:	bd10      	pop	{r4, pc}

08002c6e <memset>:
 8002c6e:	4402      	add	r2, r0
 8002c70:	4603      	mov	r3, r0
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d002      	beq.n	8002c7c <memset+0xe>
 8002c76:	f803 1b01 	strb.w	r1, [r3], #1
 8002c7a:	e7fa      	b.n	8002c72 <memset+0x4>
 8002c7c:	4770      	bx	lr
	...

08002c80 <_free_r>:
 8002c80:	b538      	push	{r3, r4, r5, lr}
 8002c82:	4605      	mov	r5, r0
 8002c84:	2900      	cmp	r1, #0
 8002c86:	d046      	beq.n	8002d16 <_free_r+0x96>
 8002c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c8c:	1f0c      	subs	r4, r1, #4
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	bfb8      	it	lt
 8002c92:	18e4      	addlt	r4, r4, r3
 8002c94:	f000 fe87 	bl	80039a6 <__malloc_lock>
 8002c98:	4a1f      	ldr	r2, [pc, #124]	; (8002d18 <_free_r+0x98>)
 8002c9a:	6813      	ldr	r3, [r2, #0]
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	b913      	cbnz	r3, 8002ca6 <_free_r+0x26>
 8002ca0:	6063      	str	r3, [r4, #4]
 8002ca2:	6014      	str	r4, [r2, #0]
 8002ca4:	e032      	b.n	8002d0c <_free_r+0x8c>
 8002ca6:	42a3      	cmp	r3, r4
 8002ca8:	d90e      	bls.n	8002cc8 <_free_r+0x48>
 8002caa:	6822      	ldr	r2, [r4, #0]
 8002cac:	18a0      	adds	r0, r4, r2
 8002cae:	4283      	cmp	r3, r0
 8002cb0:	bf04      	itt	eq
 8002cb2:	6818      	ldreq	r0, [r3, #0]
 8002cb4:	685b      	ldreq	r3, [r3, #4]
 8002cb6:	6063      	str	r3, [r4, #4]
 8002cb8:	bf04      	itt	eq
 8002cba:	1812      	addeq	r2, r2, r0
 8002cbc:	6022      	streq	r2, [r4, #0]
 8002cbe:	600c      	str	r4, [r1, #0]
 8002cc0:	e024      	b.n	8002d0c <_free_r+0x8c>
 8002cc2:	42a2      	cmp	r2, r4
 8002cc4:	d803      	bhi.n	8002cce <_free_r+0x4e>
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	2a00      	cmp	r2, #0
 8002ccc:	d1f9      	bne.n	8002cc2 <_free_r+0x42>
 8002cce:	6818      	ldr	r0, [r3, #0]
 8002cd0:	1819      	adds	r1, r3, r0
 8002cd2:	42a1      	cmp	r1, r4
 8002cd4:	d10b      	bne.n	8002cee <_free_r+0x6e>
 8002cd6:	6821      	ldr	r1, [r4, #0]
 8002cd8:	4401      	add	r1, r0
 8002cda:	1858      	adds	r0, r3, r1
 8002cdc:	4282      	cmp	r2, r0
 8002cde:	6019      	str	r1, [r3, #0]
 8002ce0:	d114      	bne.n	8002d0c <_free_r+0x8c>
 8002ce2:	6810      	ldr	r0, [r2, #0]
 8002ce4:	6852      	ldr	r2, [r2, #4]
 8002ce6:	605a      	str	r2, [r3, #4]
 8002ce8:	4401      	add	r1, r0
 8002cea:	6019      	str	r1, [r3, #0]
 8002cec:	e00e      	b.n	8002d0c <_free_r+0x8c>
 8002cee:	d902      	bls.n	8002cf6 <_free_r+0x76>
 8002cf0:	230c      	movs	r3, #12
 8002cf2:	602b      	str	r3, [r5, #0]
 8002cf4:	e00a      	b.n	8002d0c <_free_r+0x8c>
 8002cf6:	6821      	ldr	r1, [r4, #0]
 8002cf8:	1860      	adds	r0, r4, r1
 8002cfa:	4282      	cmp	r2, r0
 8002cfc:	bf04      	itt	eq
 8002cfe:	6810      	ldreq	r0, [r2, #0]
 8002d00:	6852      	ldreq	r2, [r2, #4]
 8002d02:	6062      	str	r2, [r4, #4]
 8002d04:	bf04      	itt	eq
 8002d06:	1809      	addeq	r1, r1, r0
 8002d08:	6021      	streq	r1, [r4, #0]
 8002d0a:	605c      	str	r4, [r3, #4]
 8002d0c:	4628      	mov	r0, r5
 8002d0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d12:	f000 be49 	b.w	80039a8 <__malloc_unlock>
 8002d16:	bd38      	pop	{r3, r4, r5, pc}
 8002d18:	20000de0 	.word	0x20000de0

08002d1c <_malloc_r>:
 8002d1c:	b570      	push	{r4, r5, r6, lr}
 8002d1e:	1ccd      	adds	r5, r1, #3
 8002d20:	f025 0503 	bic.w	r5, r5, #3
 8002d24:	3508      	adds	r5, #8
 8002d26:	2d0c      	cmp	r5, #12
 8002d28:	bf38      	it	cc
 8002d2a:	250c      	movcc	r5, #12
 8002d2c:	2d00      	cmp	r5, #0
 8002d2e:	4606      	mov	r6, r0
 8002d30:	db01      	blt.n	8002d36 <_malloc_r+0x1a>
 8002d32:	42a9      	cmp	r1, r5
 8002d34:	d902      	bls.n	8002d3c <_malloc_r+0x20>
 8002d36:	230c      	movs	r3, #12
 8002d38:	6033      	str	r3, [r6, #0]
 8002d3a:	e046      	b.n	8002dca <_malloc_r+0xae>
 8002d3c:	f000 fe33 	bl	80039a6 <__malloc_lock>
 8002d40:	4b23      	ldr	r3, [pc, #140]	; (8002dd0 <_malloc_r+0xb4>)
 8002d42:	681c      	ldr	r4, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	4621      	mov	r1, r4
 8002d48:	b1a1      	cbz	r1, 8002d74 <_malloc_r+0x58>
 8002d4a:	680b      	ldr	r3, [r1, #0]
 8002d4c:	1b5b      	subs	r3, r3, r5
 8002d4e:	d40e      	bmi.n	8002d6e <_malloc_r+0x52>
 8002d50:	2b0b      	cmp	r3, #11
 8002d52:	d903      	bls.n	8002d5c <_malloc_r+0x40>
 8002d54:	600b      	str	r3, [r1, #0]
 8002d56:	18cc      	adds	r4, r1, r3
 8002d58:	50cd      	str	r5, [r1, r3]
 8002d5a:	e01e      	b.n	8002d9a <_malloc_r+0x7e>
 8002d5c:	428c      	cmp	r4, r1
 8002d5e:	bf0d      	iteet	eq
 8002d60:	6863      	ldreq	r3, [r4, #4]
 8002d62:	684b      	ldrne	r3, [r1, #4]
 8002d64:	6063      	strne	r3, [r4, #4]
 8002d66:	6013      	streq	r3, [r2, #0]
 8002d68:	bf18      	it	ne
 8002d6a:	460c      	movne	r4, r1
 8002d6c:	e015      	b.n	8002d9a <_malloc_r+0x7e>
 8002d6e:	460c      	mov	r4, r1
 8002d70:	6849      	ldr	r1, [r1, #4]
 8002d72:	e7e9      	b.n	8002d48 <_malloc_r+0x2c>
 8002d74:	4c17      	ldr	r4, [pc, #92]	; (8002dd4 <_malloc_r+0xb8>)
 8002d76:	6823      	ldr	r3, [r4, #0]
 8002d78:	b91b      	cbnz	r3, 8002d82 <_malloc_r+0x66>
 8002d7a:	4630      	mov	r0, r6
 8002d7c:	f000 fb18 	bl	80033b0 <_sbrk_r>
 8002d80:	6020      	str	r0, [r4, #0]
 8002d82:	4629      	mov	r1, r5
 8002d84:	4630      	mov	r0, r6
 8002d86:	f000 fb13 	bl	80033b0 <_sbrk_r>
 8002d8a:	1c43      	adds	r3, r0, #1
 8002d8c:	d018      	beq.n	8002dc0 <_malloc_r+0xa4>
 8002d8e:	1cc4      	adds	r4, r0, #3
 8002d90:	f024 0403 	bic.w	r4, r4, #3
 8002d94:	42a0      	cmp	r0, r4
 8002d96:	d10d      	bne.n	8002db4 <_malloc_r+0x98>
 8002d98:	6025      	str	r5, [r4, #0]
 8002d9a:	4630      	mov	r0, r6
 8002d9c:	f000 fe04 	bl	80039a8 <__malloc_unlock>
 8002da0:	f104 000b 	add.w	r0, r4, #11
 8002da4:	1d23      	adds	r3, r4, #4
 8002da6:	f020 0007 	bic.w	r0, r0, #7
 8002daa:	1ac3      	subs	r3, r0, r3
 8002dac:	d00e      	beq.n	8002dcc <_malloc_r+0xb0>
 8002dae:	425a      	negs	r2, r3
 8002db0:	50e2      	str	r2, [r4, r3]
 8002db2:	bd70      	pop	{r4, r5, r6, pc}
 8002db4:	1a21      	subs	r1, r4, r0
 8002db6:	4630      	mov	r0, r6
 8002db8:	f000 fafa 	bl	80033b0 <_sbrk_r>
 8002dbc:	3001      	adds	r0, #1
 8002dbe:	d1eb      	bne.n	8002d98 <_malloc_r+0x7c>
 8002dc0:	230c      	movs	r3, #12
 8002dc2:	6033      	str	r3, [r6, #0]
 8002dc4:	4630      	mov	r0, r6
 8002dc6:	f000 fdef 	bl	80039a8 <__malloc_unlock>
 8002dca:	2000      	movs	r0, #0
 8002dcc:	bd70      	pop	{r4, r5, r6, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000de0 	.word	0x20000de0
 8002dd4:	20000ddc 	.word	0x20000ddc

08002dd8 <__sfputc_r>:
 8002dd8:	6893      	ldr	r3, [r2, #8]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	b410      	push	{r4}
 8002de0:	6093      	str	r3, [r2, #8]
 8002de2:	da09      	bge.n	8002df8 <__sfputc_r+0x20>
 8002de4:	6994      	ldr	r4, [r2, #24]
 8002de6:	42a3      	cmp	r3, r4
 8002de8:	db02      	blt.n	8002df0 <__sfputc_r+0x18>
 8002dea:	b2cb      	uxtb	r3, r1
 8002dec:	2b0a      	cmp	r3, #10
 8002dee:	d103      	bne.n	8002df8 <__sfputc_r+0x20>
 8002df0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002df4:	f000 bb1e 	b.w	8003434 <__swbuf_r>
 8002df8:	6813      	ldr	r3, [r2, #0]
 8002dfa:	1c58      	adds	r0, r3, #1
 8002dfc:	6010      	str	r0, [r2, #0]
 8002dfe:	7019      	strb	r1, [r3, #0]
 8002e00:	b2c8      	uxtb	r0, r1
 8002e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <__sfputs_r>:
 8002e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e0a:	4606      	mov	r6, r0
 8002e0c:	460f      	mov	r7, r1
 8002e0e:	4614      	mov	r4, r2
 8002e10:	18d5      	adds	r5, r2, r3
 8002e12:	42ac      	cmp	r4, r5
 8002e14:	d008      	beq.n	8002e28 <__sfputs_r+0x20>
 8002e16:	463a      	mov	r2, r7
 8002e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e1c:	4630      	mov	r0, r6
 8002e1e:	f7ff ffdb 	bl	8002dd8 <__sfputc_r>
 8002e22:	1c43      	adds	r3, r0, #1
 8002e24:	d1f5      	bne.n	8002e12 <__sfputs_r+0xa>
 8002e26:	e000      	b.n	8002e2a <__sfputs_r+0x22>
 8002e28:	2000      	movs	r0, #0
 8002e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002e2c <_vfiprintf_r>:
 8002e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e30:	b09d      	sub	sp, #116	; 0x74
 8002e32:	460c      	mov	r4, r1
 8002e34:	4617      	mov	r7, r2
 8002e36:	9303      	str	r3, [sp, #12]
 8002e38:	4606      	mov	r6, r0
 8002e3a:	b118      	cbz	r0, 8002e44 <_vfiprintf_r+0x18>
 8002e3c:	6983      	ldr	r3, [r0, #24]
 8002e3e:	b90b      	cbnz	r3, 8002e44 <_vfiprintf_r+0x18>
 8002e40:	f000 fcac 	bl	800379c <__sinit>
 8002e44:	4b7f      	ldr	r3, [pc, #508]	; (8003044 <_vfiprintf_r+0x218>)
 8002e46:	429c      	cmp	r4, r3
 8002e48:	d101      	bne.n	8002e4e <_vfiprintf_r+0x22>
 8002e4a:	6874      	ldr	r4, [r6, #4]
 8002e4c:	e008      	b.n	8002e60 <_vfiprintf_r+0x34>
 8002e4e:	4b7e      	ldr	r3, [pc, #504]	; (8003048 <_vfiprintf_r+0x21c>)
 8002e50:	429c      	cmp	r4, r3
 8002e52:	d101      	bne.n	8002e58 <_vfiprintf_r+0x2c>
 8002e54:	68b4      	ldr	r4, [r6, #8]
 8002e56:	e003      	b.n	8002e60 <_vfiprintf_r+0x34>
 8002e58:	4b7c      	ldr	r3, [pc, #496]	; (800304c <_vfiprintf_r+0x220>)
 8002e5a:	429c      	cmp	r4, r3
 8002e5c:	bf08      	it	eq
 8002e5e:	68f4      	ldreq	r4, [r6, #12]
 8002e60:	89a3      	ldrh	r3, [r4, #12]
 8002e62:	0718      	lsls	r0, r3, #28
 8002e64:	d50c      	bpl.n	8002e80 <_vfiprintf_r+0x54>
 8002e66:	6923      	ldr	r3, [r4, #16]
 8002e68:	b153      	cbz	r3, 8002e80 <_vfiprintf_r+0x54>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8002e6e:	2320      	movs	r3, #32
 8002e70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e74:	2330      	movs	r3, #48	; 0x30
 8002e76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e7a:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 8003050 <_vfiprintf_r+0x224>
 8002e7e:	e044      	b.n	8002f0a <_vfiprintf_r+0xde>
 8002e80:	4621      	mov	r1, r4
 8002e82:	4630      	mov	r0, r6
 8002e84:	f000 fb2a 	bl	80034dc <__swsetup_r>
 8002e88:	2800      	cmp	r0, #0
 8002e8a:	d0ee      	beq.n	8002e6a <_vfiprintf_r+0x3e>
 8002e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e90:	e0d5      	b.n	800303e <_vfiprintf_r+0x212>
 8002e92:	9a03      	ldr	r2, [sp, #12]
 8002e94:	1d11      	adds	r1, r2, #4
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	9103      	str	r1, [sp, #12]
 8002e9a:	2a00      	cmp	r2, #0
 8002e9c:	f280 808c 	bge.w	8002fb8 <_vfiprintf_r+0x18c>
 8002ea0:	4252      	negs	r2, r2
 8002ea2:	f043 0002 	orr.w	r0, r3, #2
 8002ea6:	9207      	str	r2, [sp, #28]
 8002ea8:	9004      	str	r0, [sp, #16]
 8002eaa:	f898 3000 	ldrb.w	r3, [r8]
 8002eae:	2b2e      	cmp	r3, #46	; 0x2e
 8002eb0:	f000 8084 	beq.w	8002fbc <_vfiprintf_r+0x190>
 8002eb4:	2203      	movs	r2, #3
 8002eb6:	f898 1000 	ldrb.w	r1, [r8]
 8002eba:	4865      	ldr	r0, [pc, #404]	; (8003050 <_vfiprintf_r+0x224>)
 8002ebc:	f7fd f998 	bl	80001f0 <memchr>
 8002ec0:	b148      	cbz	r0, 8002ed6 <_vfiprintf_r+0xaa>
 8002ec2:	2340      	movs	r3, #64	; 0x40
 8002ec4:	ebcb 0000 	rsb	r0, fp, r0
 8002ec8:	fa03 f000 	lsl.w	r0, r3, r0
 8002ecc:	9b04      	ldr	r3, [sp, #16]
 8002ece:	4318      	orrs	r0, r3
 8002ed0:	9004      	str	r0, [sp, #16]
 8002ed2:	f108 0801 	add.w	r8, r8, #1
 8002ed6:	f898 1000 	ldrb.w	r1, [r8]
 8002eda:	485e      	ldr	r0, [pc, #376]	; (8003054 <_vfiprintf_r+0x228>)
 8002edc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ee0:	2206      	movs	r2, #6
 8002ee2:	f108 0701 	add.w	r7, r8, #1
 8002ee6:	f7fd f983 	bl	80001f0 <memchr>
 8002eea:	2800      	cmp	r0, #0
 8002eec:	f000 8095 	beq.w	800301a <_vfiprintf_r+0x1ee>
 8002ef0:	4b59      	ldr	r3, [pc, #356]	; (8003058 <_vfiprintf_r+0x22c>)
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f040 8088 	bne.w	8003008 <_vfiprintf_r+0x1dc>
 8002ef8:	9b03      	ldr	r3, [sp, #12]
 8002efa:	3307      	adds	r3, #7
 8002efc:	f023 0307 	bic.w	r3, r3, #7
 8002f00:	3308      	adds	r3, #8
 8002f02:	9303      	str	r3, [sp, #12]
 8002f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f06:	4453      	add	r3, sl
 8002f08:	9309      	str	r3, [sp, #36]	; 0x24
 8002f0a:	46b8      	mov	r8, r7
 8002f0c:	4645      	mov	r5, r8
 8002f0e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002f12:	b91b      	cbnz	r3, 8002f1c <_vfiprintf_r+0xf0>
 8002f14:	ebb8 0907 	subs.w	r9, r8, r7
 8002f18:	d00f      	beq.n	8002f3a <_vfiprintf_r+0x10e>
 8002f1a:	e003      	b.n	8002f24 <_vfiprintf_r+0xf8>
 8002f1c:	2b25      	cmp	r3, #37	; 0x25
 8002f1e:	d0f9      	beq.n	8002f14 <_vfiprintf_r+0xe8>
 8002f20:	46a8      	mov	r8, r5
 8002f22:	e7f3      	b.n	8002f0c <_vfiprintf_r+0xe0>
 8002f24:	464b      	mov	r3, r9
 8002f26:	463a      	mov	r2, r7
 8002f28:	4621      	mov	r1, r4
 8002f2a:	4630      	mov	r0, r6
 8002f2c:	f7ff ff6c 	bl	8002e08 <__sfputs_r>
 8002f30:	3001      	adds	r0, #1
 8002f32:	d07f      	beq.n	8003034 <_vfiprintf_r+0x208>
 8002f34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f36:	444b      	add	r3, r9
 8002f38:	9309      	str	r3, [sp, #36]	; 0x24
 8002f3a:	f898 3000 	ldrb.w	r3, [r8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d078      	beq.n	8003034 <_vfiprintf_r+0x208>
 8002f42:	2300      	movs	r3, #0
 8002f44:	f04f 32ff 	mov.w	r2, #4294967295
 8002f48:	9304      	str	r3, [sp, #16]
 8002f4a:	9307      	str	r3, [sp, #28]
 8002f4c:	9205      	str	r2, [sp, #20]
 8002f4e:	9306      	str	r3, [sp, #24]
 8002f50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f54:	931a      	str	r3, [sp, #104]	; 0x68
 8002f56:	2701      	movs	r7, #1
 8002f58:	2205      	movs	r2, #5
 8002f5a:	7829      	ldrb	r1, [r5, #0]
 8002f5c:	483f      	ldr	r0, [pc, #252]	; (800305c <_vfiprintf_r+0x230>)
 8002f5e:	f7fd f947 	bl	80001f0 <memchr>
 8002f62:	f105 0801 	add.w	r8, r5, #1
 8002f66:	9b04      	ldr	r3, [sp, #16]
 8002f68:	b138      	cbz	r0, 8002f7a <_vfiprintf_r+0x14e>
 8002f6a:	4a3c      	ldr	r2, [pc, #240]	; (800305c <_vfiprintf_r+0x230>)
 8002f6c:	1a80      	subs	r0, r0, r2
 8002f6e:	fa07 f000 	lsl.w	r0, r7, r0
 8002f72:	4318      	orrs	r0, r3
 8002f74:	9004      	str	r0, [sp, #16]
 8002f76:	4645      	mov	r5, r8
 8002f78:	e7ee      	b.n	8002f58 <_vfiprintf_r+0x12c>
 8002f7a:	06d9      	lsls	r1, r3, #27
 8002f7c:	bf44      	itt	mi
 8002f7e:	2220      	movmi	r2, #32
 8002f80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f84:	071a      	lsls	r2, r3, #28
 8002f86:	bf44      	itt	mi
 8002f88:	222b      	movmi	r2, #43	; 0x2b
 8002f8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f8e:	782a      	ldrb	r2, [r5, #0]
 8002f90:	2a2a      	cmp	r2, #42	; 0x2a
 8002f92:	f43f af7e 	beq.w	8002e92 <_vfiprintf_r+0x66>
 8002f96:	9a07      	ldr	r2, [sp, #28]
 8002f98:	2100      	movs	r1, #0
 8002f9a:	200a      	movs	r0, #10
 8002f9c:	46a8      	mov	r8, r5
 8002f9e:	3501      	adds	r5, #1
 8002fa0:	f898 3000 	ldrb.w	r3, [r8]
 8002fa4:	3b30      	subs	r3, #48	; 0x30
 8002fa6:	2b09      	cmp	r3, #9
 8002fa8:	d803      	bhi.n	8002fb2 <_vfiprintf_r+0x186>
 8002faa:	fb00 3202 	mla	r2, r0, r2, r3
 8002fae:	2101      	movs	r1, #1
 8002fb0:	e7f4      	b.n	8002f9c <_vfiprintf_r+0x170>
 8002fb2:	2900      	cmp	r1, #0
 8002fb4:	f43f af79 	beq.w	8002eaa <_vfiprintf_r+0x7e>
 8002fb8:	9207      	str	r2, [sp, #28]
 8002fba:	e776      	b.n	8002eaa <_vfiprintf_r+0x7e>
 8002fbc:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002fc0:	2b2a      	cmp	r3, #42	; 0x2a
 8002fc2:	d10b      	bne.n	8002fdc <_vfiprintf_r+0x1b0>
 8002fc4:	9b03      	ldr	r3, [sp, #12]
 8002fc6:	1d1a      	adds	r2, r3, #4
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	9203      	str	r2, [sp, #12]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	bfb8      	it	lt
 8002fd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8002fd4:	f108 0802 	add.w	r8, r8, #2
 8002fd8:	9305      	str	r3, [sp, #20]
 8002fda:	e76b      	b.n	8002eb4 <_vfiprintf_r+0x88>
 8002fdc:	2300      	movs	r3, #0
 8002fde:	9305      	str	r3, [sp, #20]
 8002fe0:	f108 0001 	add.w	r0, r8, #1
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	250a      	movs	r5, #10
 8002fe8:	4680      	mov	r8, r0
 8002fea:	3001      	adds	r0, #1
 8002fec:	f898 2000 	ldrb.w	r2, [r8]
 8002ff0:	3a30      	subs	r2, #48	; 0x30
 8002ff2:	2a09      	cmp	r2, #9
 8002ff4:	d803      	bhi.n	8002ffe <_vfiprintf_r+0x1d2>
 8002ff6:	fb05 2101 	mla	r1, r5, r1, r2
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e7f4      	b.n	8002fe8 <_vfiprintf_r+0x1bc>
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f43f af58 	beq.w	8002eb4 <_vfiprintf_r+0x88>
 8003004:	9105      	str	r1, [sp, #20]
 8003006:	e755      	b.n	8002eb4 <_vfiprintf_r+0x88>
 8003008:	ab03      	add	r3, sp, #12
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	4622      	mov	r2, r4
 800300e:	4b14      	ldr	r3, [pc, #80]	; (8003060 <_vfiprintf_r+0x234>)
 8003010:	a904      	add	r1, sp, #16
 8003012:	4630      	mov	r0, r6
 8003014:	f3af 8000 	nop.w
 8003018:	e007      	b.n	800302a <_vfiprintf_r+0x1fe>
 800301a:	ab03      	add	r3, sp, #12
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	4622      	mov	r2, r4
 8003020:	4b0f      	ldr	r3, [pc, #60]	; (8003060 <_vfiprintf_r+0x234>)
 8003022:	a904      	add	r1, sp, #16
 8003024:	4630      	mov	r0, r6
 8003026:	f000 f89d 	bl	8003164 <_printf_i>
 800302a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800302e:	4682      	mov	sl, r0
 8003030:	f47f af68 	bne.w	8002f04 <_vfiprintf_r+0xd8>
 8003034:	89a3      	ldrh	r3, [r4, #12]
 8003036:	065b      	lsls	r3, r3, #25
 8003038:	f53f af28 	bmi.w	8002e8c <_vfiprintf_r+0x60>
 800303c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800303e:	b01d      	add	sp, #116	; 0x74
 8003040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003044:	08003f7c 	.word	0x08003f7c
 8003048:	08003f9c 	.word	0x08003f9c
 800304c:	08003fbc 	.word	0x08003fbc
 8003050:	08003f4e 	.word	0x08003f4e
 8003054:	08003f52 	.word	0x08003f52
 8003058:	00000000 	.word	0x00000000
 800305c:	08003f48 	.word	0x08003f48
 8003060:	08002e09 	.word	0x08002e09

08003064 <vfiprintf>:
 8003064:	4613      	mov	r3, r2
 8003066:	460a      	mov	r2, r1
 8003068:	4601      	mov	r1, r0
 800306a:	4802      	ldr	r0, [pc, #8]	; (8003074 <vfiprintf+0x10>)
 800306c:	6800      	ldr	r0, [r0, #0]
 800306e:	f7ff bedd 	b.w	8002e2c <_vfiprintf_r>
 8003072:	bf00      	nop
 8003074:	2000006c 	.word	0x2000006c

08003078 <_printf_common>:
 8003078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800307c:	4691      	mov	r9, r2
 800307e:	461f      	mov	r7, r3
 8003080:	690a      	ldr	r2, [r1, #16]
 8003082:	688b      	ldr	r3, [r1, #8]
 8003084:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003088:	4293      	cmp	r3, r2
 800308a:	bfb8      	it	lt
 800308c:	4613      	movlt	r3, r2
 800308e:	f8c9 3000 	str.w	r3, [r9]
 8003092:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003096:	4606      	mov	r6, r0
 8003098:	460c      	mov	r4, r1
 800309a:	b112      	cbz	r2, 80030a2 <_printf_common+0x2a>
 800309c:	3301      	adds	r3, #1
 800309e:	f8c9 3000 	str.w	r3, [r9]
 80030a2:	6823      	ldr	r3, [r4, #0]
 80030a4:	0699      	lsls	r1, r3, #26
 80030a6:	bf42      	ittt	mi
 80030a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80030ac:	3302      	addmi	r3, #2
 80030ae:	f8c9 3000 	strmi.w	r3, [r9]
 80030b2:	6825      	ldr	r5, [r4, #0]
 80030b4:	f015 0506 	ands.w	r5, r5, #6
 80030b8:	d110      	bne.n	80030dc <_printf_common+0x64>
 80030ba:	f104 0a19 	add.w	sl, r4, #25
 80030be:	e007      	b.n	80030d0 <_printf_common+0x58>
 80030c0:	2301      	movs	r3, #1
 80030c2:	4652      	mov	r2, sl
 80030c4:	4639      	mov	r1, r7
 80030c6:	4630      	mov	r0, r6
 80030c8:	47c0      	blx	r8
 80030ca:	3001      	adds	r0, #1
 80030cc:	d01a      	beq.n	8003104 <_printf_common+0x8c>
 80030ce:	3501      	adds	r5, #1
 80030d0:	68e3      	ldr	r3, [r4, #12]
 80030d2:	f8d9 2000 	ldr.w	r2, [r9]
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	429d      	cmp	r5, r3
 80030da:	dbf1      	blt.n	80030c0 <_printf_common+0x48>
 80030dc:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80030e0:	6822      	ldr	r2, [r4, #0]
 80030e2:	3300      	adds	r3, #0
 80030e4:	bf18      	it	ne
 80030e6:	2301      	movne	r3, #1
 80030e8:	0692      	lsls	r2, r2, #26
 80030ea:	d50f      	bpl.n	800310c <_printf_common+0x94>
 80030ec:	18e1      	adds	r1, r4, r3
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	2030      	movs	r0, #48	; 0x30
 80030f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030f6:	4422      	add	r2, r4
 80030f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003100:	3302      	adds	r3, #2
 8003102:	e003      	b.n	800310c <_printf_common+0x94>
 8003104:	f04f 30ff 	mov.w	r0, #4294967295
 8003108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800310c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003110:	4639      	mov	r1, r7
 8003112:	4630      	mov	r0, r6
 8003114:	47c0      	blx	r8
 8003116:	3001      	adds	r0, #1
 8003118:	d0f4      	beq.n	8003104 <_printf_common+0x8c>
 800311a:	6822      	ldr	r2, [r4, #0]
 800311c:	f8d9 5000 	ldr.w	r5, [r9]
 8003120:	68e3      	ldr	r3, [r4, #12]
 8003122:	f002 0206 	and.w	r2, r2, #6
 8003126:	2a04      	cmp	r2, #4
 8003128:	bf08      	it	eq
 800312a:	1b5d      	subeq	r5, r3, r5
 800312c:	6922      	ldr	r2, [r4, #16]
 800312e:	68a3      	ldr	r3, [r4, #8]
 8003130:	bf0c      	ite	eq
 8003132:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003136:	2500      	movne	r5, #0
 8003138:	4293      	cmp	r3, r2
 800313a:	bfc4      	itt	gt
 800313c:	1a9b      	subgt	r3, r3, r2
 800313e:	18ed      	addgt	r5, r5, r3
 8003140:	f04f 0900 	mov.w	r9, #0
 8003144:	341a      	adds	r4, #26
 8003146:	454d      	cmp	r5, r9
 8003148:	d009      	beq.n	800315e <_printf_common+0xe6>
 800314a:	2301      	movs	r3, #1
 800314c:	4622      	mov	r2, r4
 800314e:	4639      	mov	r1, r7
 8003150:	4630      	mov	r0, r6
 8003152:	47c0      	blx	r8
 8003154:	3001      	adds	r0, #1
 8003156:	d0d5      	beq.n	8003104 <_printf_common+0x8c>
 8003158:	f109 0901 	add.w	r9, r9, #1
 800315c:	e7f3      	b.n	8003146 <_printf_common+0xce>
 800315e:	2000      	movs	r0, #0
 8003160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003164 <_printf_i>:
 8003164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003168:	4617      	mov	r7, r2
 800316a:	7e0a      	ldrb	r2, [r1, #24]
 800316c:	b085      	sub	sp, #20
 800316e:	2a6e      	cmp	r2, #110	; 0x6e
 8003170:	4698      	mov	r8, r3
 8003172:	4606      	mov	r6, r0
 8003174:	460c      	mov	r4, r1
 8003176:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003178:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800317c:	f000 80ae 	beq.w	80032dc <_printf_i+0x178>
 8003180:	d811      	bhi.n	80031a6 <_printf_i+0x42>
 8003182:	2a63      	cmp	r2, #99	; 0x63
 8003184:	d022      	beq.n	80031cc <_printf_i+0x68>
 8003186:	d809      	bhi.n	800319c <_printf_i+0x38>
 8003188:	2a00      	cmp	r2, #0
 800318a:	f000 80bb 	beq.w	8003304 <_printf_i+0x1a0>
 800318e:	2a58      	cmp	r2, #88	; 0x58
 8003190:	f040 80ca 	bne.w	8003328 <_printf_i+0x1c4>
 8003194:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003198:	4983      	ldr	r1, [pc, #524]	; (80033a8 <_printf_i+0x244>)
 800319a:	e055      	b.n	8003248 <_printf_i+0xe4>
 800319c:	2a64      	cmp	r2, #100	; 0x64
 800319e:	d01e      	beq.n	80031de <_printf_i+0x7a>
 80031a0:	2a69      	cmp	r2, #105	; 0x69
 80031a2:	d01c      	beq.n	80031de <_printf_i+0x7a>
 80031a4:	e0c0      	b.n	8003328 <_printf_i+0x1c4>
 80031a6:	2a73      	cmp	r2, #115	; 0x73
 80031a8:	f000 80b0 	beq.w	800330c <_printf_i+0x1a8>
 80031ac:	d809      	bhi.n	80031c2 <_printf_i+0x5e>
 80031ae:	2a6f      	cmp	r2, #111	; 0x6f
 80031b0:	d02e      	beq.n	8003210 <_printf_i+0xac>
 80031b2:	2a70      	cmp	r2, #112	; 0x70
 80031b4:	f040 80b8 	bne.w	8003328 <_printf_i+0x1c4>
 80031b8:	680a      	ldr	r2, [r1, #0]
 80031ba:	f042 0220 	orr.w	r2, r2, #32
 80031be:	600a      	str	r2, [r1, #0]
 80031c0:	e03e      	b.n	8003240 <_printf_i+0xdc>
 80031c2:	2a75      	cmp	r2, #117	; 0x75
 80031c4:	d024      	beq.n	8003210 <_printf_i+0xac>
 80031c6:	2a78      	cmp	r2, #120	; 0x78
 80031c8:	d03a      	beq.n	8003240 <_printf_i+0xdc>
 80031ca:	e0ad      	b.n	8003328 <_printf_i+0x1c4>
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80031d2:	1d11      	adds	r1, r2, #4
 80031d4:	6019      	str	r1, [r3, #0]
 80031d6:	6813      	ldr	r3, [r2, #0]
 80031d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031dc:	e0a8      	b.n	8003330 <_printf_i+0x1cc>
 80031de:	6821      	ldr	r1, [r4, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80031e6:	d002      	beq.n	80031ee <_printf_i+0x8a>
 80031e8:	1d11      	adds	r1, r2, #4
 80031ea:	6019      	str	r1, [r3, #0]
 80031ec:	e008      	b.n	8003200 <_printf_i+0x9c>
 80031ee:	f011 0f40 	tst.w	r1, #64	; 0x40
 80031f2:	f102 0104 	add.w	r1, r2, #4
 80031f6:	6019      	str	r1, [r3, #0]
 80031f8:	d002      	beq.n	8003200 <_printf_i+0x9c>
 80031fa:	f9b2 3000 	ldrsh.w	r3, [r2]
 80031fe:	e000      	b.n	8003202 <_printf_i+0x9e>
 8003200:	6813      	ldr	r3, [r2, #0]
 8003202:	2b00      	cmp	r3, #0
 8003204:	da3c      	bge.n	8003280 <_printf_i+0x11c>
 8003206:	222d      	movs	r2, #45	; 0x2d
 8003208:	425b      	negs	r3, r3
 800320a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800320e:	e037      	b.n	8003280 <_printf_i+0x11c>
 8003210:	6821      	ldr	r1, [r4, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003218:	d002      	beq.n	8003220 <_printf_i+0xbc>
 800321a:	1d11      	adds	r1, r2, #4
 800321c:	6019      	str	r1, [r3, #0]
 800321e:	e007      	b.n	8003230 <_printf_i+0xcc>
 8003220:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003224:	f102 0104 	add.w	r1, r2, #4
 8003228:	6019      	str	r1, [r3, #0]
 800322a:	d001      	beq.n	8003230 <_printf_i+0xcc>
 800322c:	8813      	ldrh	r3, [r2, #0]
 800322e:	e000      	b.n	8003232 <_printf_i+0xce>
 8003230:	6813      	ldr	r3, [r2, #0]
 8003232:	7e22      	ldrb	r2, [r4, #24]
 8003234:	495c      	ldr	r1, [pc, #368]	; (80033a8 <_printf_i+0x244>)
 8003236:	2a6f      	cmp	r2, #111	; 0x6f
 8003238:	bf14      	ite	ne
 800323a:	220a      	movne	r2, #10
 800323c:	2208      	moveq	r2, #8
 800323e:	e01b      	b.n	8003278 <_printf_i+0x114>
 8003240:	2278      	movs	r2, #120	; 0x78
 8003242:	495a      	ldr	r1, [pc, #360]	; (80033ac <_printf_i+0x248>)
 8003244:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003248:	6822      	ldr	r2, [r4, #0]
 800324a:	6818      	ldr	r0, [r3, #0]
 800324c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003250:	f100 0504 	add.w	r5, r0, #4
 8003254:	601d      	str	r5, [r3, #0]
 8003256:	d103      	bne.n	8003260 <_printf_i+0xfc>
 8003258:	0655      	lsls	r5, r2, #25
 800325a:	d501      	bpl.n	8003260 <_printf_i+0xfc>
 800325c:	8803      	ldrh	r3, [r0, #0]
 800325e:	e000      	b.n	8003262 <_printf_i+0xfe>
 8003260:	6803      	ldr	r3, [r0, #0]
 8003262:	07d0      	lsls	r0, r2, #31
 8003264:	bf44      	itt	mi
 8003266:	f042 0220 	orrmi.w	r2, r2, #32
 800326a:	6022      	strmi	r2, [r4, #0]
 800326c:	b91b      	cbnz	r3, 8003276 <_printf_i+0x112>
 800326e:	6822      	ldr	r2, [r4, #0]
 8003270:	f022 0220 	bic.w	r2, r2, #32
 8003274:	6022      	str	r2, [r4, #0]
 8003276:	2210      	movs	r2, #16
 8003278:	2000      	movs	r0, #0
 800327a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800327e:	e001      	b.n	8003284 <_printf_i+0x120>
 8003280:	4949      	ldr	r1, [pc, #292]	; (80033a8 <_printf_i+0x244>)
 8003282:	220a      	movs	r2, #10
 8003284:	6865      	ldr	r5, [r4, #4]
 8003286:	60a5      	str	r5, [r4, #8]
 8003288:	2d00      	cmp	r5, #0
 800328a:	db08      	blt.n	800329e <_printf_i+0x13a>
 800328c:	6820      	ldr	r0, [r4, #0]
 800328e:	f020 0004 	bic.w	r0, r0, #4
 8003292:	6020      	str	r0, [r4, #0]
 8003294:	b92b      	cbnz	r3, 80032a2 <_printf_i+0x13e>
 8003296:	2d00      	cmp	r5, #0
 8003298:	d17d      	bne.n	8003396 <_printf_i+0x232>
 800329a:	4675      	mov	r5, lr
 800329c:	e00c      	b.n	80032b8 <_printf_i+0x154>
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d079      	beq.n	8003396 <_printf_i+0x232>
 80032a2:	4675      	mov	r5, lr
 80032a4:	fbb3 f0f2 	udiv	r0, r3, r2
 80032a8:	fb02 3310 	mls	r3, r2, r0, r3
 80032ac:	5ccb      	ldrb	r3, [r1, r3]
 80032ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80032b2:	4603      	mov	r3, r0
 80032b4:	2800      	cmp	r0, #0
 80032b6:	d1f5      	bne.n	80032a4 <_printf_i+0x140>
 80032b8:	2a08      	cmp	r2, #8
 80032ba:	d10b      	bne.n	80032d4 <_printf_i+0x170>
 80032bc:	6823      	ldr	r3, [r4, #0]
 80032be:	07da      	lsls	r2, r3, #31
 80032c0:	d508      	bpl.n	80032d4 <_printf_i+0x170>
 80032c2:	6923      	ldr	r3, [r4, #16]
 80032c4:	6862      	ldr	r2, [r4, #4]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	bfde      	ittt	le
 80032ca:	2330      	movle	r3, #48	; 0x30
 80032cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80032d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80032d4:	ebc5 030e 	rsb	r3, r5, lr
 80032d8:	6123      	str	r3, [r4, #16]
 80032da:	e02e      	b.n	800333a <_printf_i+0x1d6>
 80032dc:	6808      	ldr	r0, [r1, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	6949      	ldr	r1, [r1, #20]
 80032e2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80032e6:	d003      	beq.n	80032f0 <_printf_i+0x18c>
 80032e8:	1d10      	adds	r0, r2, #4
 80032ea:	6018      	str	r0, [r3, #0]
 80032ec:	6813      	ldr	r3, [r2, #0]
 80032ee:	e008      	b.n	8003302 <_printf_i+0x19e>
 80032f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032f4:	f102 0004 	add.w	r0, r2, #4
 80032f8:	6018      	str	r0, [r3, #0]
 80032fa:	6813      	ldr	r3, [r2, #0]
 80032fc:	d001      	beq.n	8003302 <_printf_i+0x19e>
 80032fe:	8019      	strh	r1, [r3, #0]
 8003300:	e000      	b.n	8003304 <_printf_i+0x1a0>
 8003302:	6019      	str	r1, [r3, #0]
 8003304:	2300      	movs	r3, #0
 8003306:	6123      	str	r3, [r4, #16]
 8003308:	4675      	mov	r5, lr
 800330a:	e016      	b.n	800333a <_printf_i+0x1d6>
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	1d11      	adds	r1, r2, #4
 8003310:	6019      	str	r1, [r3, #0]
 8003312:	6815      	ldr	r5, [r2, #0]
 8003314:	6862      	ldr	r2, [r4, #4]
 8003316:	2100      	movs	r1, #0
 8003318:	4628      	mov	r0, r5
 800331a:	f7fc ff69 	bl	80001f0 <memchr>
 800331e:	b108      	cbz	r0, 8003324 <_printf_i+0x1c0>
 8003320:	1b40      	subs	r0, r0, r5
 8003322:	6060      	str	r0, [r4, #4]
 8003324:	6863      	ldr	r3, [r4, #4]
 8003326:	e004      	b.n	8003332 <_printf_i+0x1ce>
 8003328:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800332c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003330:	2301      	movs	r3, #1
 8003332:	6123      	str	r3, [r4, #16]
 8003334:	2300      	movs	r3, #0
 8003336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800333a:	f8cd 8000 	str.w	r8, [sp]
 800333e:	463b      	mov	r3, r7
 8003340:	aa03      	add	r2, sp, #12
 8003342:	4621      	mov	r1, r4
 8003344:	4630      	mov	r0, r6
 8003346:	f7ff fe97 	bl	8003078 <_printf_common>
 800334a:	3001      	adds	r0, #1
 800334c:	d102      	bne.n	8003354 <_printf_i+0x1f0>
 800334e:	f04f 30ff 	mov.w	r0, #4294967295
 8003352:	e026      	b.n	80033a2 <_printf_i+0x23e>
 8003354:	6923      	ldr	r3, [r4, #16]
 8003356:	462a      	mov	r2, r5
 8003358:	4639      	mov	r1, r7
 800335a:	4630      	mov	r0, r6
 800335c:	47c0      	blx	r8
 800335e:	3001      	adds	r0, #1
 8003360:	d0f5      	beq.n	800334e <_printf_i+0x1ea>
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	079b      	lsls	r3, r3, #30
 8003366:	d510      	bpl.n	800338a <_printf_i+0x226>
 8003368:	2500      	movs	r5, #0
 800336a:	f104 0919 	add.w	r9, r4, #25
 800336e:	e007      	b.n	8003380 <_printf_i+0x21c>
 8003370:	2301      	movs	r3, #1
 8003372:	464a      	mov	r2, r9
 8003374:	4639      	mov	r1, r7
 8003376:	4630      	mov	r0, r6
 8003378:	47c0      	blx	r8
 800337a:	3001      	adds	r0, #1
 800337c:	d0e7      	beq.n	800334e <_printf_i+0x1ea>
 800337e:	3501      	adds	r5, #1
 8003380:	68e3      	ldr	r3, [r4, #12]
 8003382:	9a03      	ldr	r2, [sp, #12]
 8003384:	1a9b      	subs	r3, r3, r2
 8003386:	429d      	cmp	r5, r3
 8003388:	dbf2      	blt.n	8003370 <_printf_i+0x20c>
 800338a:	68e0      	ldr	r0, [r4, #12]
 800338c:	9b03      	ldr	r3, [sp, #12]
 800338e:	4298      	cmp	r0, r3
 8003390:	bfb8      	it	lt
 8003392:	4618      	movlt	r0, r3
 8003394:	e005      	b.n	80033a2 <_printf_i+0x23e>
 8003396:	780b      	ldrb	r3, [r1, #0]
 8003398:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800339c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033a0:	e78a      	b.n	80032b8 <_printf_i+0x154>
 80033a2:	b005      	add	sp, #20
 80033a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033a8:	08003f59 	.word	0x08003f59
 80033ac:	08003f6a 	.word	0x08003f6a

080033b0 <_sbrk_r>:
 80033b0:	b538      	push	{r3, r4, r5, lr}
 80033b2:	4c06      	ldr	r4, [pc, #24]	; (80033cc <_sbrk_r+0x1c>)
 80033b4:	2300      	movs	r3, #0
 80033b6:	4605      	mov	r5, r0
 80033b8:	4608      	mov	r0, r1
 80033ba:	6023      	str	r3, [r4, #0]
 80033bc:	f000 fd46 	bl	8003e4c <_sbrk>
 80033c0:	1c43      	adds	r3, r0, #1
 80033c2:	d102      	bne.n	80033ca <_sbrk_r+0x1a>
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	b103      	cbz	r3, 80033ca <_sbrk_r+0x1a>
 80033c8:	602b      	str	r3, [r5, #0]
 80033ca:	bd38      	pop	{r3, r4, r5, pc}
 80033cc:	20000f70 	.word	0x20000f70

080033d0 <sniprintf>:
 80033d0:	b40c      	push	{r2, r3}
 80033d2:	b530      	push	{r4, r5, lr}
 80033d4:	4b16      	ldr	r3, [pc, #88]	; (8003430 <sniprintf+0x60>)
 80033d6:	1e0c      	subs	r4, r1, #0
 80033d8:	b09d      	sub	sp, #116	; 0x74
 80033da:	681d      	ldr	r5, [r3, #0]
 80033dc:	da04      	bge.n	80033e8 <sniprintf+0x18>
 80033de:	238b      	movs	r3, #139	; 0x8b
 80033e0:	602b      	str	r3, [r5, #0]
 80033e2:	f04f 30ff 	mov.w	r0, #4294967295
 80033e6:	e01e      	b.n	8003426 <sniprintf+0x56>
 80033e8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80033ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80033f0:	bf14      	ite	ne
 80033f2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80033f6:	4623      	moveq	r3, r4
 80033f8:	9304      	str	r3, [sp, #16]
 80033fa:	9307      	str	r3, [sp, #28]
 80033fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003400:	9002      	str	r0, [sp, #8]
 8003402:	9006      	str	r0, [sp, #24]
 8003404:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003408:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800340a:	ab21      	add	r3, sp, #132	; 0x84
 800340c:	a902      	add	r1, sp, #8
 800340e:	4628      	mov	r0, r5
 8003410:	9301      	str	r3, [sp, #4]
 8003412:	f000 fb49 	bl	8003aa8 <_svfiprintf_r>
 8003416:	1c43      	adds	r3, r0, #1
 8003418:	bfbc      	itt	lt
 800341a:	238b      	movlt	r3, #139	; 0x8b
 800341c:	602b      	strlt	r3, [r5, #0]
 800341e:	b114      	cbz	r4, 8003426 <sniprintf+0x56>
 8003420:	9b02      	ldr	r3, [sp, #8]
 8003422:	2200      	movs	r2, #0
 8003424:	701a      	strb	r2, [r3, #0]
 8003426:	b01d      	add	sp, #116	; 0x74
 8003428:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800342c:	b002      	add	sp, #8
 800342e:	4770      	bx	lr
 8003430:	2000006c 	.word	0x2000006c

08003434 <__swbuf_r>:
 8003434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003436:	460f      	mov	r7, r1
 8003438:	4614      	mov	r4, r2
 800343a:	4606      	mov	r6, r0
 800343c:	b118      	cbz	r0, 8003446 <__swbuf_r+0x12>
 800343e:	6983      	ldr	r3, [r0, #24]
 8003440:	b90b      	cbnz	r3, 8003446 <__swbuf_r+0x12>
 8003442:	f000 f9ab 	bl	800379c <__sinit>
 8003446:	4b22      	ldr	r3, [pc, #136]	; (80034d0 <__swbuf_r+0x9c>)
 8003448:	429c      	cmp	r4, r3
 800344a:	d101      	bne.n	8003450 <__swbuf_r+0x1c>
 800344c:	6874      	ldr	r4, [r6, #4]
 800344e:	e008      	b.n	8003462 <__swbuf_r+0x2e>
 8003450:	4b20      	ldr	r3, [pc, #128]	; (80034d4 <__swbuf_r+0xa0>)
 8003452:	429c      	cmp	r4, r3
 8003454:	d101      	bne.n	800345a <__swbuf_r+0x26>
 8003456:	68b4      	ldr	r4, [r6, #8]
 8003458:	e003      	b.n	8003462 <__swbuf_r+0x2e>
 800345a:	4b1f      	ldr	r3, [pc, #124]	; (80034d8 <__swbuf_r+0xa4>)
 800345c:	429c      	cmp	r4, r3
 800345e:	bf08      	it	eq
 8003460:	68f4      	ldreq	r4, [r6, #12]
 8003462:	69a3      	ldr	r3, [r4, #24]
 8003464:	60a3      	str	r3, [r4, #8]
 8003466:	89a3      	ldrh	r3, [r4, #12]
 8003468:	071a      	lsls	r2, r3, #28
 800346a:	d509      	bpl.n	8003480 <__swbuf_r+0x4c>
 800346c:	6923      	ldr	r3, [r4, #16]
 800346e:	b13b      	cbz	r3, 8003480 <__swbuf_r+0x4c>
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	6920      	ldr	r0, [r4, #16]
 8003474:	1a18      	subs	r0, r3, r0
 8003476:	6963      	ldr	r3, [r4, #20]
 8003478:	4298      	cmp	r0, r3
 800347a:	b2fd      	uxtb	r5, r7
 800347c:	db0f      	blt.n	800349e <__swbuf_r+0x6a>
 800347e:	e008      	b.n	8003492 <__swbuf_r+0x5e>
 8003480:	4621      	mov	r1, r4
 8003482:	4630      	mov	r0, r6
 8003484:	f000 f82a 	bl	80034dc <__swsetup_r>
 8003488:	2800      	cmp	r0, #0
 800348a:	d0f1      	beq.n	8003470 <__swbuf_r+0x3c>
 800348c:	f04f 30ff 	mov.w	r0, #4294967295
 8003490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003492:	4621      	mov	r1, r4
 8003494:	4630      	mov	r0, r6
 8003496:	f000 f917 	bl	80036c8 <_fflush_r>
 800349a:	2800      	cmp	r0, #0
 800349c:	d1f6      	bne.n	800348c <__swbuf_r+0x58>
 800349e:	68a3      	ldr	r3, [r4, #8]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	60a3      	str	r3, [r4, #8]
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	6022      	str	r2, [r4, #0]
 80034aa:	701f      	strb	r7, [r3, #0]
 80034ac:	6962      	ldr	r2, [r4, #20]
 80034ae:	1c43      	adds	r3, r0, #1
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d004      	beq.n	80034be <__swbuf_r+0x8a>
 80034b4:	89a3      	ldrh	r3, [r4, #12]
 80034b6:	07db      	lsls	r3, r3, #31
 80034b8:	d507      	bpl.n	80034ca <__swbuf_r+0x96>
 80034ba:	2d0a      	cmp	r5, #10
 80034bc:	d105      	bne.n	80034ca <__swbuf_r+0x96>
 80034be:	4621      	mov	r1, r4
 80034c0:	4630      	mov	r0, r6
 80034c2:	f000 f901 	bl	80036c8 <_fflush_r>
 80034c6:	2800      	cmp	r0, #0
 80034c8:	d1e0      	bne.n	800348c <__swbuf_r+0x58>
 80034ca:	4628      	mov	r0, r5
 80034cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034ce:	bf00      	nop
 80034d0:	08003f7c 	.word	0x08003f7c
 80034d4:	08003f9c 	.word	0x08003f9c
 80034d8:	08003fbc 	.word	0x08003fbc

080034dc <__swsetup_r>:
 80034dc:	4b32      	ldr	r3, [pc, #200]	; (80035a8 <__swsetup_r+0xcc>)
 80034de:	b570      	push	{r4, r5, r6, lr}
 80034e0:	681d      	ldr	r5, [r3, #0]
 80034e2:	4606      	mov	r6, r0
 80034e4:	460c      	mov	r4, r1
 80034e6:	b125      	cbz	r5, 80034f2 <__swsetup_r+0x16>
 80034e8:	69ab      	ldr	r3, [r5, #24]
 80034ea:	b913      	cbnz	r3, 80034f2 <__swsetup_r+0x16>
 80034ec:	4628      	mov	r0, r5
 80034ee:	f000 f955 	bl	800379c <__sinit>
 80034f2:	4b2e      	ldr	r3, [pc, #184]	; (80035ac <__swsetup_r+0xd0>)
 80034f4:	429c      	cmp	r4, r3
 80034f6:	d101      	bne.n	80034fc <__swsetup_r+0x20>
 80034f8:	686c      	ldr	r4, [r5, #4]
 80034fa:	e008      	b.n	800350e <__swsetup_r+0x32>
 80034fc:	4b2c      	ldr	r3, [pc, #176]	; (80035b0 <__swsetup_r+0xd4>)
 80034fe:	429c      	cmp	r4, r3
 8003500:	d101      	bne.n	8003506 <__swsetup_r+0x2a>
 8003502:	68ac      	ldr	r4, [r5, #8]
 8003504:	e003      	b.n	800350e <__swsetup_r+0x32>
 8003506:	4b2b      	ldr	r3, [pc, #172]	; (80035b4 <__swsetup_r+0xd8>)
 8003508:	429c      	cmp	r4, r3
 800350a:	bf08      	it	eq
 800350c:	68ec      	ldreq	r4, [r5, #12]
 800350e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003512:	b29a      	uxth	r2, r3
 8003514:	0715      	lsls	r5, r2, #28
 8003516:	d41d      	bmi.n	8003554 <__swsetup_r+0x78>
 8003518:	06d0      	lsls	r0, r2, #27
 800351a:	d402      	bmi.n	8003522 <__swsetup_r+0x46>
 800351c:	2209      	movs	r2, #9
 800351e:	6032      	str	r2, [r6, #0]
 8003520:	e03a      	b.n	8003598 <__swsetup_r+0xbc>
 8003522:	0751      	lsls	r1, r2, #29
 8003524:	d512      	bpl.n	800354c <__swsetup_r+0x70>
 8003526:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003528:	b141      	cbz	r1, 800353c <__swsetup_r+0x60>
 800352a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800352e:	4299      	cmp	r1, r3
 8003530:	d002      	beq.n	8003538 <__swsetup_r+0x5c>
 8003532:	4630      	mov	r0, r6
 8003534:	f7ff fba4 	bl	8002c80 <_free_r>
 8003538:	2300      	movs	r3, #0
 800353a:	6363      	str	r3, [r4, #52]	; 0x34
 800353c:	89a3      	ldrh	r3, [r4, #12]
 800353e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003542:	81a3      	strh	r3, [r4, #12]
 8003544:	2300      	movs	r3, #0
 8003546:	6063      	str	r3, [r4, #4]
 8003548:	6923      	ldr	r3, [r4, #16]
 800354a:	6023      	str	r3, [r4, #0]
 800354c:	89a3      	ldrh	r3, [r4, #12]
 800354e:	f043 0308 	orr.w	r3, r3, #8
 8003552:	81a3      	strh	r3, [r4, #12]
 8003554:	6923      	ldr	r3, [r4, #16]
 8003556:	b94b      	cbnz	r3, 800356c <__swsetup_r+0x90>
 8003558:	89a3      	ldrh	r3, [r4, #12]
 800355a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800355e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003562:	d003      	beq.n	800356c <__swsetup_r+0x90>
 8003564:	4621      	mov	r1, r4
 8003566:	4630      	mov	r0, r6
 8003568:	f000 f9c6 	bl	80038f8 <__smakebuf_r>
 800356c:	89a2      	ldrh	r2, [r4, #12]
 800356e:	f012 0301 	ands.w	r3, r2, #1
 8003572:	d005      	beq.n	8003580 <__swsetup_r+0xa4>
 8003574:	2300      	movs	r3, #0
 8003576:	60a3      	str	r3, [r4, #8]
 8003578:	6963      	ldr	r3, [r4, #20]
 800357a:	425b      	negs	r3, r3
 800357c:	61a3      	str	r3, [r4, #24]
 800357e:	e003      	b.n	8003588 <__swsetup_r+0xac>
 8003580:	0792      	lsls	r2, r2, #30
 8003582:	bf58      	it	pl
 8003584:	6963      	ldrpl	r3, [r4, #20]
 8003586:	60a3      	str	r3, [r4, #8]
 8003588:	6923      	ldr	r3, [r4, #16]
 800358a:	b95b      	cbnz	r3, 80035a4 <__swsetup_r+0xc8>
 800358c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003590:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8003594:	b280      	uxth	r0, r0
 8003596:	b130      	cbz	r0, 80035a6 <__swsetup_r+0xca>
 8003598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800359c:	81a3      	strh	r3, [r4, #12]
 800359e:	f04f 30ff 	mov.w	r0, #4294967295
 80035a2:	bd70      	pop	{r4, r5, r6, pc}
 80035a4:	2000      	movs	r0, #0
 80035a6:	bd70      	pop	{r4, r5, r6, pc}
 80035a8:	2000006c 	.word	0x2000006c
 80035ac:	08003f7c 	.word	0x08003f7c
 80035b0:	08003f9c 	.word	0x08003f9c
 80035b4:	08003fbc 	.word	0x08003fbc

080035b8 <__sflush_r>:
 80035b8:	898a      	ldrh	r2, [r1, #12]
 80035ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035be:	4605      	mov	r5, r0
 80035c0:	0710      	lsls	r0, r2, #28
 80035c2:	460c      	mov	r4, r1
 80035c4:	d459      	bmi.n	800367a <__sflush_r+0xc2>
 80035c6:	684b      	ldr	r3, [r1, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	dc02      	bgt.n	80035d2 <__sflush_r+0x1a>
 80035cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	dd17      	ble.n	8003602 <__sflush_r+0x4a>
 80035d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035d4:	b1ae      	cbz	r6, 8003602 <__sflush_r+0x4a>
 80035d6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80035da:	2300      	movs	r3, #0
 80035dc:	b292      	uxth	r2, r2
 80035de:	682f      	ldr	r7, [r5, #0]
 80035e0:	602b      	str	r3, [r5, #0]
 80035e2:	b10a      	cbz	r2, 80035e8 <__sflush_r+0x30>
 80035e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80035e6:	e015      	b.n	8003614 <__sflush_r+0x5c>
 80035e8:	6a21      	ldr	r1, [r4, #32]
 80035ea:	2301      	movs	r3, #1
 80035ec:	4628      	mov	r0, r5
 80035ee:	47b0      	blx	r6
 80035f0:	1c41      	adds	r1, r0, #1
 80035f2:	d10f      	bne.n	8003614 <__sflush_r+0x5c>
 80035f4:	682b      	ldr	r3, [r5, #0]
 80035f6:	b16b      	cbz	r3, 8003614 <__sflush_r+0x5c>
 80035f8:	2b1d      	cmp	r3, #29
 80035fa:	d001      	beq.n	8003600 <__sflush_r+0x48>
 80035fc:	2b16      	cmp	r3, #22
 80035fe:	d103      	bne.n	8003608 <__sflush_r+0x50>
 8003600:	602f      	str	r7, [r5, #0]
 8003602:	2000      	movs	r0, #0
 8003604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003608:	89a3      	ldrh	r3, [r4, #12]
 800360a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800360e:	81a3      	strh	r3, [r4, #12]
 8003610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003614:	89a3      	ldrh	r3, [r4, #12]
 8003616:	075a      	lsls	r2, r3, #29
 8003618:	d505      	bpl.n	8003626 <__sflush_r+0x6e>
 800361a:	6863      	ldr	r3, [r4, #4]
 800361c:	1ac0      	subs	r0, r0, r3
 800361e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003620:	b10b      	cbz	r3, 8003626 <__sflush_r+0x6e>
 8003622:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003624:	1ac0      	subs	r0, r0, r3
 8003626:	2300      	movs	r3, #0
 8003628:	4602      	mov	r2, r0
 800362a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800362c:	6a21      	ldr	r1, [r4, #32]
 800362e:	4628      	mov	r0, r5
 8003630:	47b0      	blx	r6
 8003632:	1c43      	adds	r3, r0, #1
 8003634:	89a3      	ldrh	r3, [r4, #12]
 8003636:	d106      	bne.n	8003646 <__sflush_r+0x8e>
 8003638:	6829      	ldr	r1, [r5, #0]
 800363a:	291d      	cmp	r1, #29
 800363c:	d83a      	bhi.n	80036b4 <__sflush_r+0xfc>
 800363e:	4a21      	ldr	r2, [pc, #132]	; (80036c4 <__sflush_r+0x10c>)
 8003640:	40ca      	lsrs	r2, r1
 8003642:	07d6      	lsls	r6, r2, #31
 8003644:	d536      	bpl.n	80036b4 <__sflush_r+0xfc>
 8003646:	2200      	movs	r2, #0
 8003648:	6062      	str	r2, [r4, #4]
 800364a:	04d9      	lsls	r1, r3, #19
 800364c:	6922      	ldr	r2, [r4, #16]
 800364e:	6022      	str	r2, [r4, #0]
 8003650:	d504      	bpl.n	800365c <__sflush_r+0xa4>
 8003652:	1c42      	adds	r2, r0, #1
 8003654:	d101      	bne.n	800365a <__sflush_r+0xa2>
 8003656:	682b      	ldr	r3, [r5, #0]
 8003658:	b903      	cbnz	r3, 800365c <__sflush_r+0xa4>
 800365a:	6560      	str	r0, [r4, #84]	; 0x54
 800365c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800365e:	602f      	str	r7, [r5, #0]
 8003660:	2900      	cmp	r1, #0
 8003662:	d0ce      	beq.n	8003602 <__sflush_r+0x4a>
 8003664:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003668:	4299      	cmp	r1, r3
 800366a:	d002      	beq.n	8003672 <__sflush_r+0xba>
 800366c:	4628      	mov	r0, r5
 800366e:	f7ff fb07 	bl	8002c80 <_free_r>
 8003672:	2000      	movs	r0, #0
 8003674:	6360      	str	r0, [r4, #52]	; 0x34
 8003676:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800367a:	690f      	ldr	r7, [r1, #16]
 800367c:	2f00      	cmp	r7, #0
 800367e:	d0c0      	beq.n	8003602 <__sflush_r+0x4a>
 8003680:	0793      	lsls	r3, r2, #30
 8003682:	680e      	ldr	r6, [r1, #0]
 8003684:	bf08      	it	eq
 8003686:	694b      	ldreq	r3, [r1, #20]
 8003688:	600f      	str	r7, [r1, #0]
 800368a:	bf18      	it	ne
 800368c:	2300      	movne	r3, #0
 800368e:	ebc7 0806 	rsb	r8, r7, r6
 8003692:	608b      	str	r3, [r1, #8]
 8003694:	e002      	b.n	800369c <__sflush_r+0xe4>
 8003696:	4407      	add	r7, r0
 8003698:	ebc0 0808 	rsb	r8, r0, r8
 800369c:	f1b8 0f00 	cmp.w	r8, #0
 80036a0:	ddaf      	ble.n	8003602 <__sflush_r+0x4a>
 80036a2:	4643      	mov	r3, r8
 80036a4:	463a      	mov	r2, r7
 80036a6:	6a21      	ldr	r1, [r4, #32]
 80036a8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80036aa:	4628      	mov	r0, r5
 80036ac:	47b0      	blx	r6
 80036ae:	2800      	cmp	r0, #0
 80036b0:	dcf1      	bgt.n	8003696 <__sflush_r+0xde>
 80036b2:	89a3      	ldrh	r3, [r4, #12]
 80036b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036b8:	81a3      	strh	r3, [r4, #12]
 80036ba:	f04f 30ff 	mov.w	r0, #4294967295
 80036be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036c2:	bf00      	nop
 80036c4:	20400001 	.word	0x20400001

080036c8 <_fflush_r>:
 80036c8:	b538      	push	{r3, r4, r5, lr}
 80036ca:	690b      	ldr	r3, [r1, #16]
 80036cc:	4605      	mov	r5, r0
 80036ce:	460c      	mov	r4, r1
 80036d0:	b1db      	cbz	r3, 800370a <_fflush_r+0x42>
 80036d2:	b118      	cbz	r0, 80036dc <_fflush_r+0x14>
 80036d4:	6983      	ldr	r3, [r0, #24]
 80036d6:	b90b      	cbnz	r3, 80036dc <_fflush_r+0x14>
 80036d8:	f000 f860 	bl	800379c <__sinit>
 80036dc:	4b0c      	ldr	r3, [pc, #48]	; (8003710 <_fflush_r+0x48>)
 80036de:	429c      	cmp	r4, r3
 80036e0:	d101      	bne.n	80036e6 <_fflush_r+0x1e>
 80036e2:	686c      	ldr	r4, [r5, #4]
 80036e4:	e008      	b.n	80036f8 <_fflush_r+0x30>
 80036e6:	4b0b      	ldr	r3, [pc, #44]	; (8003714 <_fflush_r+0x4c>)
 80036e8:	429c      	cmp	r4, r3
 80036ea:	d101      	bne.n	80036f0 <_fflush_r+0x28>
 80036ec:	68ac      	ldr	r4, [r5, #8]
 80036ee:	e003      	b.n	80036f8 <_fflush_r+0x30>
 80036f0:	4b09      	ldr	r3, [pc, #36]	; (8003718 <_fflush_r+0x50>)
 80036f2:	429c      	cmp	r4, r3
 80036f4:	bf08      	it	eq
 80036f6:	68ec      	ldreq	r4, [r5, #12]
 80036f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036fc:	b12b      	cbz	r3, 800370a <_fflush_r+0x42>
 80036fe:	4621      	mov	r1, r4
 8003700:	4628      	mov	r0, r5
 8003702:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003706:	f7ff bf57 	b.w	80035b8 <__sflush_r>
 800370a:	2000      	movs	r0, #0
 800370c:	bd38      	pop	{r3, r4, r5, pc}
 800370e:	bf00      	nop
 8003710:	08003f7c 	.word	0x08003f7c
 8003714:	08003f9c 	.word	0x08003f9c
 8003718:	08003fbc 	.word	0x08003fbc

0800371c <_cleanup_r>:
 800371c:	4901      	ldr	r1, [pc, #4]	; (8003724 <_cleanup_r+0x8>)
 800371e:	f000 b8a9 	b.w	8003874 <_fwalk_reent>
 8003722:	bf00      	nop
 8003724:	080036c9 	.word	0x080036c9

08003728 <std.isra.0>:
 8003728:	2300      	movs	r3, #0
 800372a:	b510      	push	{r4, lr}
 800372c:	4604      	mov	r4, r0
 800372e:	6003      	str	r3, [r0, #0]
 8003730:	6043      	str	r3, [r0, #4]
 8003732:	6083      	str	r3, [r0, #8]
 8003734:	8181      	strh	r1, [r0, #12]
 8003736:	6643      	str	r3, [r0, #100]	; 0x64
 8003738:	81c2      	strh	r2, [r0, #14]
 800373a:	6103      	str	r3, [r0, #16]
 800373c:	6143      	str	r3, [r0, #20]
 800373e:	6183      	str	r3, [r0, #24]
 8003740:	4619      	mov	r1, r3
 8003742:	2208      	movs	r2, #8
 8003744:	305c      	adds	r0, #92	; 0x5c
 8003746:	f7ff fa92 	bl	8002c6e <memset>
 800374a:	4b05      	ldr	r3, [pc, #20]	; (8003760 <std.isra.0+0x38>)
 800374c:	6263      	str	r3, [r4, #36]	; 0x24
 800374e:	4b05      	ldr	r3, [pc, #20]	; (8003764 <std.isra.0+0x3c>)
 8003750:	62a3      	str	r3, [r4, #40]	; 0x28
 8003752:	4b05      	ldr	r3, [pc, #20]	; (8003768 <std.isra.0+0x40>)
 8003754:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003756:	4b05      	ldr	r3, [pc, #20]	; (800376c <std.isra.0+0x44>)
 8003758:	6224      	str	r4, [r4, #32]
 800375a:	6323      	str	r3, [r4, #48]	; 0x30
 800375c:	bd10      	pop	{r4, pc}
 800375e:	bf00      	nop
 8003760:	08003c91 	.word	0x08003c91
 8003764:	08003cb3 	.word	0x08003cb3
 8003768:	08003ceb 	.word	0x08003ceb
 800376c:	08003d0f 	.word	0x08003d0f

08003770 <__sfmoreglue>:
 8003770:	b570      	push	{r4, r5, r6, lr}
 8003772:	2368      	movs	r3, #104	; 0x68
 8003774:	1e4d      	subs	r5, r1, #1
 8003776:	435d      	muls	r5, r3
 8003778:	460e      	mov	r6, r1
 800377a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800377e:	f7ff facd 	bl	8002d1c <_malloc_r>
 8003782:	4604      	mov	r4, r0
 8003784:	b140      	cbz	r0, 8003798 <__sfmoreglue+0x28>
 8003786:	2100      	movs	r1, #0
 8003788:	e880 0042 	stmia.w	r0, {r1, r6}
 800378c:	300c      	adds	r0, #12
 800378e:	60a0      	str	r0, [r4, #8]
 8003790:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003794:	f7ff fa6b 	bl	8002c6e <memset>
 8003798:	4620      	mov	r0, r4
 800379a:	bd70      	pop	{r4, r5, r6, pc}

0800379c <__sinit>:
 800379c:	6983      	ldr	r3, [r0, #24]
 800379e:	b510      	push	{r4, lr}
 80037a0:	4604      	mov	r4, r0
 80037a2:	bb33      	cbnz	r3, 80037f2 <__sinit+0x56>
 80037a4:	6483      	str	r3, [r0, #72]	; 0x48
 80037a6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80037a8:	6503      	str	r3, [r0, #80]	; 0x50
 80037aa:	4b12      	ldr	r3, [pc, #72]	; (80037f4 <__sinit+0x58>)
 80037ac:	4a12      	ldr	r2, [pc, #72]	; (80037f8 <__sinit+0x5c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6282      	str	r2, [r0, #40]	; 0x28
 80037b2:	4298      	cmp	r0, r3
 80037b4:	bf04      	itt	eq
 80037b6:	2301      	moveq	r3, #1
 80037b8:	6183      	streq	r3, [r0, #24]
 80037ba:	f000 f81f 	bl	80037fc <__sfp>
 80037be:	6060      	str	r0, [r4, #4]
 80037c0:	4620      	mov	r0, r4
 80037c2:	f000 f81b 	bl	80037fc <__sfp>
 80037c6:	60a0      	str	r0, [r4, #8]
 80037c8:	4620      	mov	r0, r4
 80037ca:	f000 f817 	bl	80037fc <__sfp>
 80037ce:	2200      	movs	r2, #0
 80037d0:	60e0      	str	r0, [r4, #12]
 80037d2:	2104      	movs	r1, #4
 80037d4:	6860      	ldr	r0, [r4, #4]
 80037d6:	f7ff ffa7 	bl	8003728 <std.isra.0>
 80037da:	2201      	movs	r2, #1
 80037dc:	2109      	movs	r1, #9
 80037de:	68a0      	ldr	r0, [r4, #8]
 80037e0:	f7ff ffa2 	bl	8003728 <std.isra.0>
 80037e4:	2202      	movs	r2, #2
 80037e6:	2112      	movs	r1, #18
 80037e8:	68e0      	ldr	r0, [r4, #12]
 80037ea:	f7ff ff9d 	bl	8003728 <std.isra.0>
 80037ee:	2301      	movs	r3, #1
 80037f0:	61a3      	str	r3, [r4, #24]
 80037f2:	bd10      	pop	{r4, pc}
 80037f4:	08003f44 	.word	0x08003f44
 80037f8:	0800371d 	.word	0x0800371d

080037fc <__sfp>:
 80037fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037fe:	4b1c      	ldr	r3, [pc, #112]	; (8003870 <__sfp+0x74>)
 8003800:	681e      	ldr	r6, [r3, #0]
 8003802:	69b3      	ldr	r3, [r6, #24]
 8003804:	4607      	mov	r7, r0
 8003806:	b913      	cbnz	r3, 800380e <__sfp+0x12>
 8003808:	4630      	mov	r0, r6
 800380a:	f7ff ffc7 	bl	800379c <__sinit>
 800380e:	3648      	adds	r6, #72	; 0x48
 8003810:	68b4      	ldr	r4, [r6, #8]
 8003812:	6873      	ldr	r3, [r6, #4]
 8003814:	3b01      	subs	r3, #1
 8003816:	d404      	bmi.n	8003822 <__sfp+0x26>
 8003818:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800381c:	b17d      	cbz	r5, 800383e <__sfp+0x42>
 800381e:	3468      	adds	r4, #104	; 0x68
 8003820:	e7f8      	b.n	8003814 <__sfp+0x18>
 8003822:	6833      	ldr	r3, [r6, #0]
 8003824:	b10b      	cbz	r3, 800382a <__sfp+0x2e>
 8003826:	6836      	ldr	r6, [r6, #0]
 8003828:	e7f2      	b.n	8003810 <__sfp+0x14>
 800382a:	2104      	movs	r1, #4
 800382c:	4638      	mov	r0, r7
 800382e:	f7ff ff9f 	bl	8003770 <__sfmoreglue>
 8003832:	6030      	str	r0, [r6, #0]
 8003834:	2800      	cmp	r0, #0
 8003836:	d1f6      	bne.n	8003826 <__sfp+0x2a>
 8003838:	230c      	movs	r3, #12
 800383a:	603b      	str	r3, [r7, #0]
 800383c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800383e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003842:	81e3      	strh	r3, [r4, #14]
 8003844:	2301      	movs	r3, #1
 8003846:	81a3      	strh	r3, [r4, #12]
 8003848:	6665      	str	r5, [r4, #100]	; 0x64
 800384a:	6025      	str	r5, [r4, #0]
 800384c:	60a5      	str	r5, [r4, #8]
 800384e:	6065      	str	r5, [r4, #4]
 8003850:	6125      	str	r5, [r4, #16]
 8003852:	6165      	str	r5, [r4, #20]
 8003854:	61a5      	str	r5, [r4, #24]
 8003856:	2208      	movs	r2, #8
 8003858:	4629      	mov	r1, r5
 800385a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800385e:	f7ff fa06 	bl	8002c6e <memset>
 8003862:	6365      	str	r5, [r4, #52]	; 0x34
 8003864:	63a5      	str	r5, [r4, #56]	; 0x38
 8003866:	64a5      	str	r5, [r4, #72]	; 0x48
 8003868:	64e5      	str	r5, [r4, #76]	; 0x4c
 800386a:	4620      	mov	r0, r4
 800386c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800386e:	bf00      	nop
 8003870:	08003f44 	.word	0x08003f44

08003874 <_fwalk_reent>:
 8003874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003878:	4680      	mov	r8, r0
 800387a:	4689      	mov	r9, r1
 800387c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003880:	2600      	movs	r6, #0
 8003882:	b194      	cbz	r4, 80038aa <_fwalk_reent+0x36>
 8003884:	68a5      	ldr	r5, [r4, #8]
 8003886:	6867      	ldr	r7, [r4, #4]
 8003888:	3f01      	subs	r7, #1
 800388a:	d40c      	bmi.n	80038a6 <_fwalk_reent+0x32>
 800388c:	89ab      	ldrh	r3, [r5, #12]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d907      	bls.n	80038a2 <_fwalk_reent+0x2e>
 8003892:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003896:	3301      	adds	r3, #1
 8003898:	d003      	beq.n	80038a2 <_fwalk_reent+0x2e>
 800389a:	4629      	mov	r1, r5
 800389c:	4640      	mov	r0, r8
 800389e:	47c8      	blx	r9
 80038a0:	4306      	orrs	r6, r0
 80038a2:	3568      	adds	r5, #104	; 0x68
 80038a4:	e7f0      	b.n	8003888 <_fwalk_reent+0x14>
 80038a6:	6824      	ldr	r4, [r4, #0]
 80038a8:	e7eb      	b.n	8003882 <_fwalk_reent+0xe>
 80038aa:	4630      	mov	r0, r6
 80038ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080038b0 <__swhatbuf_r>:
 80038b0:	b570      	push	{r4, r5, r6, lr}
 80038b2:	460e      	mov	r6, r1
 80038b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038b8:	2900      	cmp	r1, #0
 80038ba:	b090      	sub	sp, #64	; 0x40
 80038bc:	4614      	mov	r4, r2
 80038be:	461d      	mov	r5, r3
 80038c0:	da06      	bge.n	80038d0 <__swhatbuf_r+0x20>
 80038c2:	2300      	movs	r3, #0
 80038c4:	602b      	str	r3, [r5, #0]
 80038c6:	89b3      	ldrh	r3, [r6, #12]
 80038c8:	061a      	lsls	r2, r3, #24
 80038ca:	d50e      	bpl.n	80038ea <__swhatbuf_r+0x3a>
 80038cc:	2340      	movs	r3, #64	; 0x40
 80038ce:	e00e      	b.n	80038ee <__swhatbuf_r+0x3e>
 80038d0:	aa01      	add	r2, sp, #4
 80038d2:	f000 fa43 	bl	8003d5c <_fstat_r>
 80038d6:	2800      	cmp	r0, #0
 80038d8:	dbf3      	blt.n	80038c2 <__swhatbuf_r+0x12>
 80038da:	9a02      	ldr	r2, [sp, #8]
 80038dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80038e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80038e4:	425a      	negs	r2, r3
 80038e6:	415a      	adcs	r2, r3
 80038e8:	602a      	str	r2, [r5, #0]
 80038ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038ee:	2000      	movs	r0, #0
 80038f0:	6023      	str	r3, [r4, #0]
 80038f2:	b010      	add	sp, #64	; 0x40
 80038f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080038f8 <__smakebuf_r>:
 80038f8:	898b      	ldrh	r3, [r1, #12]
 80038fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80038fc:	079e      	lsls	r6, r3, #30
 80038fe:	4605      	mov	r5, r0
 8003900:	460c      	mov	r4, r1
 8003902:	d410      	bmi.n	8003926 <__smakebuf_r+0x2e>
 8003904:	ab01      	add	r3, sp, #4
 8003906:	466a      	mov	r2, sp
 8003908:	f7ff ffd2 	bl	80038b0 <__swhatbuf_r>
 800390c:	9900      	ldr	r1, [sp, #0]
 800390e:	4606      	mov	r6, r0
 8003910:	4628      	mov	r0, r5
 8003912:	f7ff fa03 	bl	8002d1c <_malloc_r>
 8003916:	b968      	cbnz	r0, 8003934 <__smakebuf_r+0x3c>
 8003918:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800391c:	059a      	lsls	r2, r3, #22
 800391e:	d422      	bmi.n	8003966 <__smakebuf_r+0x6e>
 8003920:	f043 0302 	orr.w	r3, r3, #2
 8003924:	81a3      	strh	r3, [r4, #12]
 8003926:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800392a:	6023      	str	r3, [r4, #0]
 800392c:	6123      	str	r3, [r4, #16]
 800392e:	2301      	movs	r3, #1
 8003930:	6163      	str	r3, [r4, #20]
 8003932:	e018      	b.n	8003966 <__smakebuf_r+0x6e>
 8003934:	4b0d      	ldr	r3, [pc, #52]	; (800396c <__smakebuf_r+0x74>)
 8003936:	62ab      	str	r3, [r5, #40]	; 0x28
 8003938:	89a3      	ldrh	r3, [r4, #12]
 800393a:	6020      	str	r0, [r4, #0]
 800393c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003940:	81a3      	strh	r3, [r4, #12]
 8003942:	9b00      	ldr	r3, [sp, #0]
 8003944:	6163      	str	r3, [r4, #20]
 8003946:	9b01      	ldr	r3, [sp, #4]
 8003948:	6120      	str	r0, [r4, #16]
 800394a:	b14b      	cbz	r3, 8003960 <__smakebuf_r+0x68>
 800394c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003950:	4628      	mov	r0, r5
 8003952:	f000 fa15 	bl	8003d80 <_isatty_r>
 8003956:	b118      	cbz	r0, 8003960 <__smakebuf_r+0x68>
 8003958:	89a3      	ldrh	r3, [r4, #12]
 800395a:	f043 0301 	orr.w	r3, r3, #1
 800395e:	81a3      	strh	r3, [r4, #12]
 8003960:	89a0      	ldrh	r0, [r4, #12]
 8003962:	4330      	orrs	r0, r6
 8003964:	81a0      	strh	r0, [r4, #12]
 8003966:	b002      	add	sp, #8
 8003968:	bd70      	pop	{r4, r5, r6, pc}
 800396a:	bf00      	nop
 800396c:	0800371d 	.word	0x0800371d

08003970 <memmove>:
 8003970:	4288      	cmp	r0, r1
 8003972:	b510      	push	{r4, lr}
 8003974:	eb01 0302 	add.w	r3, r1, r2
 8003978:	d801      	bhi.n	800397e <memmove+0xe>
 800397a:	1e42      	subs	r2, r0, #1
 800397c:	e00b      	b.n	8003996 <memmove+0x26>
 800397e:	4298      	cmp	r0, r3
 8003980:	d2fb      	bcs.n	800397a <memmove+0xa>
 8003982:	1881      	adds	r1, r0, r2
 8003984:	1ad2      	subs	r2, r2, r3
 8003986:	42d3      	cmn	r3, r2
 8003988:	d004      	beq.n	8003994 <memmove+0x24>
 800398a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800398e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003992:	e7f8      	b.n	8003986 <memmove+0x16>
 8003994:	bd10      	pop	{r4, pc}
 8003996:	4299      	cmp	r1, r3
 8003998:	d004      	beq.n	80039a4 <memmove+0x34>
 800399a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800399e:	f802 4f01 	strb.w	r4, [r2, #1]!
 80039a2:	e7f8      	b.n	8003996 <memmove+0x26>
 80039a4:	bd10      	pop	{r4, pc}

080039a6 <__malloc_lock>:
 80039a6:	4770      	bx	lr

080039a8 <__malloc_unlock>:
 80039a8:	4770      	bx	lr

080039aa <_realloc_r>:
 80039aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ac:	4607      	mov	r7, r0
 80039ae:	4615      	mov	r5, r2
 80039b0:	460e      	mov	r6, r1
 80039b2:	b921      	cbnz	r1, 80039be <_realloc_r+0x14>
 80039b4:	4611      	mov	r1, r2
 80039b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80039ba:	f7ff b9af 	b.w	8002d1c <_malloc_r>
 80039be:	b91a      	cbnz	r2, 80039c8 <_realloc_r+0x1e>
 80039c0:	f7ff f95e 	bl	8002c80 <_free_r>
 80039c4:	4628      	mov	r0, r5
 80039c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c8:	f000 f9fc 	bl	8003dc4 <_malloc_usable_size_r>
 80039cc:	4285      	cmp	r5, r0
 80039ce:	d90e      	bls.n	80039ee <_realloc_r+0x44>
 80039d0:	4629      	mov	r1, r5
 80039d2:	4638      	mov	r0, r7
 80039d4:	f7ff f9a2 	bl	8002d1c <_malloc_r>
 80039d8:	4604      	mov	r4, r0
 80039da:	b150      	cbz	r0, 80039f2 <_realloc_r+0x48>
 80039dc:	4631      	mov	r1, r6
 80039de:	462a      	mov	r2, r5
 80039e0:	f7ff f93a 	bl	8002c58 <memcpy>
 80039e4:	4631      	mov	r1, r6
 80039e6:	4638      	mov	r0, r7
 80039e8:	f7ff f94a 	bl	8002c80 <_free_r>
 80039ec:	e001      	b.n	80039f2 <_realloc_r+0x48>
 80039ee:	4630      	mov	r0, r6
 80039f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039f2:	4620      	mov	r0, r4
 80039f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080039f6 <__ssputs_r>:
 80039f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039fa:	688e      	ldr	r6, [r1, #8]
 80039fc:	429e      	cmp	r6, r3
 80039fe:	4682      	mov	sl, r0
 8003a00:	460c      	mov	r4, r1
 8003a02:	4691      	mov	r9, r2
 8003a04:	4698      	mov	r8, r3
 8003a06:	d83e      	bhi.n	8003a86 <__ssputs_r+0x90>
 8003a08:	898a      	ldrh	r2, [r1, #12]
 8003a0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a0e:	d03a      	beq.n	8003a86 <__ssputs_r+0x90>
 8003a10:	6825      	ldr	r5, [r4, #0]
 8003a12:	6909      	ldr	r1, [r1, #16]
 8003a14:	1a6f      	subs	r7, r5, r1
 8003a16:	6965      	ldr	r5, [r4, #20]
 8003a18:	2302      	movs	r3, #2
 8003a1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a1e:	fb95 f5f3 	sdiv	r5, r5, r3
 8003a22:	1c7b      	adds	r3, r7, #1
 8003a24:	4443      	add	r3, r8
 8003a26:	429d      	cmp	r5, r3
 8003a28:	bf38      	it	cc
 8003a2a:	461d      	movcc	r5, r3
 8003a2c:	0553      	lsls	r3, r2, #21
 8003a2e:	d50f      	bpl.n	8003a50 <__ssputs_r+0x5a>
 8003a30:	4629      	mov	r1, r5
 8003a32:	f7ff f973 	bl	8002d1c <_malloc_r>
 8003a36:	4606      	mov	r6, r0
 8003a38:	b198      	cbz	r0, 8003a62 <__ssputs_r+0x6c>
 8003a3a:	463a      	mov	r2, r7
 8003a3c:	6921      	ldr	r1, [r4, #16]
 8003a3e:	f7ff f90b 	bl	8002c58 <memcpy>
 8003a42:	89a3      	ldrh	r3, [r4, #12]
 8003a44:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a4c:	81a3      	strh	r3, [r4, #12]
 8003a4e:	e013      	b.n	8003a78 <__ssputs_r+0x82>
 8003a50:	462a      	mov	r2, r5
 8003a52:	f7ff ffaa 	bl	80039aa <_realloc_r>
 8003a56:	4606      	mov	r6, r0
 8003a58:	b970      	cbnz	r0, 8003a78 <__ssputs_r+0x82>
 8003a5a:	6921      	ldr	r1, [r4, #16]
 8003a5c:	4650      	mov	r0, sl
 8003a5e:	f7ff f90f 	bl	8002c80 <_free_r>
 8003a62:	230c      	movs	r3, #12
 8003a64:	f8ca 3000 	str.w	r3, [sl]
 8003a68:	89a3      	ldrh	r3, [r4, #12]
 8003a6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a6e:	81a3      	strh	r3, [r4, #12]
 8003a70:	f04f 30ff 	mov.w	r0, #4294967295
 8003a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a78:	6126      	str	r6, [r4, #16]
 8003a7a:	6165      	str	r5, [r4, #20]
 8003a7c:	443e      	add	r6, r7
 8003a7e:	1bed      	subs	r5, r5, r7
 8003a80:	6026      	str	r6, [r4, #0]
 8003a82:	60a5      	str	r5, [r4, #8]
 8003a84:	4646      	mov	r6, r8
 8003a86:	4546      	cmp	r6, r8
 8003a88:	bf28      	it	cs
 8003a8a:	4646      	movcs	r6, r8
 8003a8c:	4632      	mov	r2, r6
 8003a8e:	4649      	mov	r1, r9
 8003a90:	6820      	ldr	r0, [r4, #0]
 8003a92:	f7ff ff6d 	bl	8003970 <memmove>
 8003a96:	68a3      	ldr	r3, [r4, #8]
 8003a98:	1b9b      	subs	r3, r3, r6
 8003a9a:	60a3      	str	r3, [r4, #8]
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	441e      	add	r6, r3
 8003aa0:	6026      	str	r6, [r4, #0]
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003aa8 <_svfiprintf_r>:
 8003aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aac:	b09d      	sub	sp, #116	; 0x74
 8003aae:	4680      	mov	r8, r0
 8003ab0:	9303      	str	r3, [sp, #12]
 8003ab2:	898b      	ldrh	r3, [r1, #12]
 8003ab4:	061c      	lsls	r4, r3, #24
 8003ab6:	460d      	mov	r5, r1
 8003ab8:	4616      	mov	r6, r2
 8003aba:	d50d      	bpl.n	8003ad8 <_svfiprintf_r+0x30>
 8003abc:	690b      	ldr	r3, [r1, #16]
 8003abe:	b95b      	cbnz	r3, 8003ad8 <_svfiprintf_r+0x30>
 8003ac0:	2140      	movs	r1, #64	; 0x40
 8003ac2:	f7ff f92b 	bl	8002d1c <_malloc_r>
 8003ac6:	6028      	str	r0, [r5, #0]
 8003ac8:	6128      	str	r0, [r5, #16]
 8003aca:	b918      	cbnz	r0, 8003ad4 <_svfiprintf_r+0x2c>
 8003acc:	230c      	movs	r3, #12
 8003ace:	f8c8 3000 	str.w	r3, [r8]
 8003ad2:	e0cd      	b.n	8003c70 <_svfiprintf_r+0x1c8>
 8003ad4:	2340      	movs	r3, #64	; 0x40
 8003ad6:	616b      	str	r3, [r5, #20]
 8003ad8:	2300      	movs	r3, #0
 8003ada:	9309      	str	r3, [sp, #36]	; 0x24
 8003adc:	2320      	movs	r3, #32
 8003ade:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ae2:	f8df b19c 	ldr.w	fp, [pc, #412]	; 8003c80 <_svfiprintf_r+0x1d8>
 8003ae6:	2330      	movs	r3, #48	; 0x30
 8003ae8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003aec:	4637      	mov	r7, r6
 8003aee:	463c      	mov	r4, r7
 8003af0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003af4:	b91b      	cbnz	r3, 8003afe <_svfiprintf_r+0x56>
 8003af6:	ebb7 0906 	subs.w	r9, r7, r6
 8003afa:	d010      	beq.n	8003b1e <_svfiprintf_r+0x76>
 8003afc:	e003      	b.n	8003b06 <_svfiprintf_r+0x5e>
 8003afe:	2b25      	cmp	r3, #37	; 0x25
 8003b00:	d0f9      	beq.n	8003af6 <_svfiprintf_r+0x4e>
 8003b02:	4627      	mov	r7, r4
 8003b04:	e7f3      	b.n	8003aee <_svfiprintf_r+0x46>
 8003b06:	464b      	mov	r3, r9
 8003b08:	4632      	mov	r2, r6
 8003b0a:	4629      	mov	r1, r5
 8003b0c:	4640      	mov	r0, r8
 8003b0e:	f7ff ff72 	bl	80039f6 <__ssputs_r>
 8003b12:	3001      	adds	r0, #1
 8003b14:	f000 80a7 	beq.w	8003c66 <_svfiprintf_r+0x1be>
 8003b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b1a:	444b      	add	r3, r9
 8003b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8003b1e:	783b      	ldrb	r3, [r7, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80a0 	beq.w	8003c66 <_svfiprintf_r+0x1be>
 8003b26:	2300      	movs	r3, #0
 8003b28:	f04f 32ff 	mov.w	r2, #4294967295
 8003b2c:	9304      	str	r3, [sp, #16]
 8003b2e:	9307      	str	r3, [sp, #28]
 8003b30:	9205      	str	r2, [sp, #20]
 8003b32:	9306      	str	r3, [sp, #24]
 8003b34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b38:	931a      	str	r3, [sp, #104]	; 0x68
 8003b3a:	2601      	movs	r6, #1
 8003b3c:	2205      	movs	r2, #5
 8003b3e:	7821      	ldrb	r1, [r4, #0]
 8003b40:	484e      	ldr	r0, [pc, #312]	; (8003c7c <_svfiprintf_r+0x1d4>)
 8003b42:	f7fc fb55 	bl	80001f0 <memchr>
 8003b46:	1c67      	adds	r7, r4, #1
 8003b48:	9b04      	ldr	r3, [sp, #16]
 8003b4a:	b138      	cbz	r0, 8003b5c <_svfiprintf_r+0xb4>
 8003b4c:	4a4b      	ldr	r2, [pc, #300]	; (8003c7c <_svfiprintf_r+0x1d4>)
 8003b4e:	1a80      	subs	r0, r0, r2
 8003b50:	fa06 f000 	lsl.w	r0, r6, r0
 8003b54:	4318      	orrs	r0, r3
 8003b56:	9004      	str	r0, [sp, #16]
 8003b58:	463c      	mov	r4, r7
 8003b5a:	e7ef      	b.n	8003b3c <_svfiprintf_r+0x94>
 8003b5c:	06d9      	lsls	r1, r3, #27
 8003b5e:	bf44      	itt	mi
 8003b60:	2220      	movmi	r2, #32
 8003b62:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b66:	071a      	lsls	r2, r3, #28
 8003b68:	bf44      	itt	mi
 8003b6a:	222b      	movmi	r2, #43	; 0x2b
 8003b6c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b70:	7822      	ldrb	r2, [r4, #0]
 8003b72:	2a2a      	cmp	r2, #42	; 0x2a
 8003b74:	d003      	beq.n	8003b7e <_svfiprintf_r+0xd6>
 8003b76:	9a07      	ldr	r2, [sp, #28]
 8003b78:	2100      	movs	r1, #0
 8003b7a:	200a      	movs	r0, #10
 8003b7c:	e00b      	b.n	8003b96 <_svfiprintf_r+0xee>
 8003b7e:	9a03      	ldr	r2, [sp, #12]
 8003b80:	1d11      	adds	r1, r2, #4
 8003b82:	6812      	ldr	r2, [r2, #0]
 8003b84:	9103      	str	r1, [sp, #12]
 8003b86:	2a00      	cmp	r2, #0
 8003b88:	da10      	bge.n	8003bac <_svfiprintf_r+0x104>
 8003b8a:	4252      	negs	r2, r2
 8003b8c:	f043 0002 	orr.w	r0, r3, #2
 8003b90:	9207      	str	r2, [sp, #28]
 8003b92:	9004      	str	r0, [sp, #16]
 8003b94:	e00b      	b.n	8003bae <_svfiprintf_r+0x106>
 8003b96:	4627      	mov	r7, r4
 8003b98:	3401      	adds	r4, #1
 8003b9a:	783b      	ldrb	r3, [r7, #0]
 8003b9c:	3b30      	subs	r3, #48	; 0x30
 8003b9e:	2b09      	cmp	r3, #9
 8003ba0:	d803      	bhi.n	8003baa <_svfiprintf_r+0x102>
 8003ba2:	fb00 3202 	mla	r2, r0, r2, r3
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	e7f5      	b.n	8003b96 <_svfiprintf_r+0xee>
 8003baa:	b101      	cbz	r1, 8003bae <_svfiprintf_r+0x106>
 8003bac:	9207      	str	r2, [sp, #28]
 8003bae:	783b      	ldrb	r3, [r7, #0]
 8003bb0:	2b2e      	cmp	r3, #46	; 0x2e
 8003bb2:	d11e      	bne.n	8003bf2 <_svfiprintf_r+0x14a>
 8003bb4:	787b      	ldrb	r3, [r7, #1]
 8003bb6:	2b2a      	cmp	r3, #42	; 0x2a
 8003bb8:	d10a      	bne.n	8003bd0 <_svfiprintf_r+0x128>
 8003bba:	9b03      	ldr	r3, [sp, #12]
 8003bbc:	1d1a      	adds	r2, r3, #4
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	9203      	str	r2, [sp, #12]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	bfb8      	it	lt
 8003bc6:	f04f 33ff 	movlt.w	r3, #4294967295
 8003bca:	3702      	adds	r7, #2
 8003bcc:	9305      	str	r3, [sp, #20]
 8003bce:	e010      	b.n	8003bf2 <_svfiprintf_r+0x14a>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	9305      	str	r3, [sp, #20]
 8003bd4:	1c78      	adds	r0, r7, #1
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	240a      	movs	r4, #10
 8003bda:	4607      	mov	r7, r0
 8003bdc:	3001      	adds	r0, #1
 8003bde:	783a      	ldrb	r2, [r7, #0]
 8003be0:	3a30      	subs	r2, #48	; 0x30
 8003be2:	2a09      	cmp	r2, #9
 8003be4:	d803      	bhi.n	8003bee <_svfiprintf_r+0x146>
 8003be6:	fb04 2101 	mla	r1, r4, r1, r2
 8003bea:	2301      	movs	r3, #1
 8003bec:	e7f5      	b.n	8003bda <_svfiprintf_r+0x132>
 8003bee:	b103      	cbz	r3, 8003bf2 <_svfiprintf_r+0x14a>
 8003bf0:	9105      	str	r1, [sp, #20]
 8003bf2:	2203      	movs	r2, #3
 8003bf4:	7839      	ldrb	r1, [r7, #0]
 8003bf6:	4822      	ldr	r0, [pc, #136]	; (8003c80 <_svfiprintf_r+0x1d8>)
 8003bf8:	f7fc fafa 	bl	80001f0 <memchr>
 8003bfc:	b140      	cbz	r0, 8003c10 <_svfiprintf_r+0x168>
 8003bfe:	2340      	movs	r3, #64	; 0x40
 8003c00:	ebcb 0000 	rsb	r0, fp, r0
 8003c04:	fa03 f000 	lsl.w	r0, r3, r0
 8003c08:	9b04      	ldr	r3, [sp, #16]
 8003c0a:	4318      	orrs	r0, r3
 8003c0c:	9004      	str	r0, [sp, #16]
 8003c0e:	3701      	adds	r7, #1
 8003c10:	7839      	ldrb	r1, [r7, #0]
 8003c12:	481c      	ldr	r0, [pc, #112]	; (8003c84 <_svfiprintf_r+0x1dc>)
 8003c14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c18:	2206      	movs	r2, #6
 8003c1a:	1c7e      	adds	r6, r7, #1
 8003c1c:	f7fc fae8 	bl	80001f0 <memchr>
 8003c20:	b188      	cbz	r0, 8003c46 <_svfiprintf_r+0x19e>
 8003c22:	4b19      	ldr	r3, [pc, #100]	; (8003c88 <_svfiprintf_r+0x1e0>)
 8003c24:	b933      	cbnz	r3, 8003c34 <_svfiprintf_r+0x18c>
 8003c26:	9b03      	ldr	r3, [sp, #12]
 8003c28:	3307      	adds	r3, #7
 8003c2a:	f023 0307 	bic.w	r3, r3, #7
 8003c2e:	3308      	adds	r3, #8
 8003c30:	9303      	str	r3, [sp, #12]
 8003c32:	e014      	b.n	8003c5e <_svfiprintf_r+0x1b6>
 8003c34:	ab03      	add	r3, sp, #12
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	462a      	mov	r2, r5
 8003c3a:	4b14      	ldr	r3, [pc, #80]	; (8003c8c <_svfiprintf_r+0x1e4>)
 8003c3c:	a904      	add	r1, sp, #16
 8003c3e:	4640      	mov	r0, r8
 8003c40:	f3af 8000 	nop.w
 8003c44:	e007      	b.n	8003c56 <_svfiprintf_r+0x1ae>
 8003c46:	ab03      	add	r3, sp, #12
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	462a      	mov	r2, r5
 8003c4c:	4b0f      	ldr	r3, [pc, #60]	; (8003c8c <_svfiprintf_r+0x1e4>)
 8003c4e:	a904      	add	r1, sp, #16
 8003c50:	4640      	mov	r0, r8
 8003c52:	f7ff fa87 	bl	8003164 <_printf_i>
 8003c56:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003c5a:	4682      	mov	sl, r0
 8003c5c:	d003      	beq.n	8003c66 <_svfiprintf_r+0x1be>
 8003c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c60:	4453      	add	r3, sl
 8003c62:	9309      	str	r3, [sp, #36]	; 0x24
 8003c64:	e742      	b.n	8003aec <_svfiprintf_r+0x44>
 8003c66:	89ab      	ldrh	r3, [r5, #12]
 8003c68:	065b      	lsls	r3, r3, #25
 8003c6a:	d401      	bmi.n	8003c70 <_svfiprintf_r+0x1c8>
 8003c6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c6e:	e001      	b.n	8003c74 <_svfiprintf_r+0x1cc>
 8003c70:	f04f 30ff 	mov.w	r0, #4294967295
 8003c74:	b01d      	add	sp, #116	; 0x74
 8003c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c7a:	bf00      	nop
 8003c7c:	08003f48 	.word	0x08003f48
 8003c80:	08003f4e 	.word	0x08003f4e
 8003c84:	08003f52 	.word	0x08003f52
 8003c88:	00000000 	.word	0x00000000
 8003c8c:	080039f7 	.word	0x080039f7

08003c90 <__sread>:
 8003c90:	b510      	push	{r4, lr}
 8003c92:	460c      	mov	r4, r1
 8003c94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c98:	f000 f89e 	bl	8003dd8 <_read_r>
 8003c9c:	2800      	cmp	r0, #0
 8003c9e:	bfab      	itete	ge
 8003ca0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003ca2:	89a3      	ldrhlt	r3, [r4, #12]
 8003ca4:	181b      	addge	r3, r3, r0
 8003ca6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003caa:	bfac      	ite	ge
 8003cac:	6563      	strge	r3, [r4, #84]	; 0x54
 8003cae:	81a3      	strhlt	r3, [r4, #12]
 8003cb0:	bd10      	pop	{r4, pc}

08003cb2 <__swrite>:
 8003cb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cb6:	461f      	mov	r7, r3
 8003cb8:	898b      	ldrh	r3, [r1, #12]
 8003cba:	05db      	lsls	r3, r3, #23
 8003cbc:	4605      	mov	r5, r0
 8003cbe:	460c      	mov	r4, r1
 8003cc0:	4616      	mov	r6, r2
 8003cc2:	d505      	bpl.n	8003cd0 <__swrite+0x1e>
 8003cc4:	2302      	movs	r3, #2
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ccc:	f000 f868 	bl	8003da0 <_lseek_r>
 8003cd0:	89a3      	ldrh	r3, [r4, #12]
 8003cd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cda:	81a3      	strh	r3, [r4, #12]
 8003cdc:	4632      	mov	r2, r6
 8003cde:	463b      	mov	r3, r7
 8003ce0:	4628      	mov	r0, r5
 8003ce2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ce6:	f000 b817 	b.w	8003d18 <_write_r>

08003cea <__sseek>:
 8003cea:	b510      	push	{r4, lr}
 8003cec:	460c      	mov	r4, r1
 8003cee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cf2:	f000 f855 	bl	8003da0 <_lseek_r>
 8003cf6:	1c43      	adds	r3, r0, #1
 8003cf8:	89a3      	ldrh	r3, [r4, #12]
 8003cfa:	bf15      	itete	ne
 8003cfc:	6560      	strne	r0, [r4, #84]	; 0x54
 8003cfe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003d02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003d06:	81a3      	strheq	r3, [r4, #12]
 8003d08:	bf18      	it	ne
 8003d0a:	81a3      	strhne	r3, [r4, #12]
 8003d0c:	bd10      	pop	{r4, pc}

08003d0e <__sclose>:
 8003d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d12:	f000 b813 	b.w	8003d3c <_close_r>
	...

08003d18 <_write_r>:
 8003d18:	b538      	push	{r3, r4, r5, lr}
 8003d1a:	4c07      	ldr	r4, [pc, #28]	; (8003d38 <_write_r+0x20>)
 8003d1c:	4605      	mov	r5, r0
 8003d1e:	4608      	mov	r0, r1
 8003d20:	4611      	mov	r1, r2
 8003d22:	2200      	movs	r2, #0
 8003d24:	6022      	str	r2, [r4, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	f000 f89e 	bl	8003e68 <_write>
 8003d2c:	1c43      	adds	r3, r0, #1
 8003d2e:	d102      	bne.n	8003d36 <_write_r+0x1e>
 8003d30:	6823      	ldr	r3, [r4, #0]
 8003d32:	b103      	cbz	r3, 8003d36 <_write_r+0x1e>
 8003d34:	602b      	str	r3, [r5, #0]
 8003d36:	bd38      	pop	{r3, r4, r5, pc}
 8003d38:	20000f70 	.word	0x20000f70

08003d3c <_close_r>:
 8003d3c:	b538      	push	{r3, r4, r5, lr}
 8003d3e:	4c06      	ldr	r4, [pc, #24]	; (8003d58 <_close_r+0x1c>)
 8003d40:	2300      	movs	r3, #0
 8003d42:	4605      	mov	r5, r0
 8003d44:	4608      	mov	r0, r1
 8003d46:	6023      	str	r3, [r4, #0]
 8003d48:	f000 f858 	bl	8003dfc <_close>
 8003d4c:	1c43      	adds	r3, r0, #1
 8003d4e:	d102      	bne.n	8003d56 <_close_r+0x1a>
 8003d50:	6823      	ldr	r3, [r4, #0]
 8003d52:	b103      	cbz	r3, 8003d56 <_close_r+0x1a>
 8003d54:	602b      	str	r3, [r5, #0]
 8003d56:	bd38      	pop	{r3, r4, r5, pc}
 8003d58:	20000f70 	.word	0x20000f70

08003d5c <_fstat_r>:
 8003d5c:	b538      	push	{r3, r4, r5, lr}
 8003d5e:	4c07      	ldr	r4, [pc, #28]	; (8003d7c <_fstat_r+0x20>)
 8003d60:	2300      	movs	r3, #0
 8003d62:	4605      	mov	r5, r0
 8003d64:	4608      	mov	r0, r1
 8003d66:	4611      	mov	r1, r2
 8003d68:	6023      	str	r3, [r4, #0]
 8003d6a:	f000 f84f 	bl	8003e0c <_fstat>
 8003d6e:	1c43      	adds	r3, r0, #1
 8003d70:	d102      	bne.n	8003d78 <_fstat_r+0x1c>
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	b103      	cbz	r3, 8003d78 <_fstat_r+0x1c>
 8003d76:	602b      	str	r3, [r5, #0]
 8003d78:	bd38      	pop	{r3, r4, r5, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20000f70 	.word	0x20000f70

08003d80 <_isatty_r>:
 8003d80:	b538      	push	{r3, r4, r5, lr}
 8003d82:	4c06      	ldr	r4, [pc, #24]	; (8003d9c <_isatty_r+0x1c>)
 8003d84:	2300      	movs	r3, #0
 8003d86:	4605      	mov	r5, r0
 8003d88:	4608      	mov	r0, r1
 8003d8a:	6023      	str	r3, [r4, #0]
 8003d8c:	f000 f846 	bl	8003e1c <_isatty>
 8003d90:	1c43      	adds	r3, r0, #1
 8003d92:	d102      	bne.n	8003d9a <_isatty_r+0x1a>
 8003d94:	6823      	ldr	r3, [r4, #0]
 8003d96:	b103      	cbz	r3, 8003d9a <_isatty_r+0x1a>
 8003d98:	602b      	str	r3, [r5, #0]
 8003d9a:	bd38      	pop	{r3, r4, r5, pc}
 8003d9c:	20000f70 	.word	0x20000f70

08003da0 <_lseek_r>:
 8003da0:	b538      	push	{r3, r4, r5, lr}
 8003da2:	4c07      	ldr	r4, [pc, #28]	; (8003dc0 <_lseek_r+0x20>)
 8003da4:	4605      	mov	r5, r0
 8003da6:	4608      	mov	r0, r1
 8003da8:	4611      	mov	r1, r2
 8003daa:	2200      	movs	r2, #0
 8003dac:	6022      	str	r2, [r4, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	f000 f83c 	bl	8003e2c <_lseek>
 8003db4:	1c43      	adds	r3, r0, #1
 8003db6:	d102      	bne.n	8003dbe <_lseek_r+0x1e>
 8003db8:	6823      	ldr	r3, [r4, #0]
 8003dba:	b103      	cbz	r3, 8003dbe <_lseek_r+0x1e>
 8003dbc:	602b      	str	r3, [r5, #0]
 8003dbe:	bd38      	pop	{r3, r4, r5, pc}
 8003dc0:	20000f70 	.word	0x20000f70

08003dc4 <_malloc_usable_size_r>:
 8003dc4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003dc8:	2800      	cmp	r0, #0
 8003dca:	bfbe      	ittt	lt
 8003dcc:	1809      	addlt	r1, r1, r0
 8003dce:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8003dd2:	18c0      	addlt	r0, r0, r3
 8003dd4:	3804      	subs	r0, #4
 8003dd6:	4770      	bx	lr

08003dd8 <_read_r>:
 8003dd8:	b538      	push	{r3, r4, r5, lr}
 8003dda:	4c07      	ldr	r4, [pc, #28]	; (8003df8 <_read_r+0x20>)
 8003ddc:	4605      	mov	r5, r0
 8003dde:	4608      	mov	r0, r1
 8003de0:	4611      	mov	r1, r2
 8003de2:	2200      	movs	r2, #0
 8003de4:	6022      	str	r2, [r4, #0]
 8003de6:	461a      	mov	r2, r3
 8003de8:	f000 f828 	bl	8003e3c <_read>
 8003dec:	1c43      	adds	r3, r0, #1
 8003dee:	d102      	bne.n	8003df6 <_read_r+0x1e>
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	b103      	cbz	r3, 8003df6 <_read_r+0x1e>
 8003df4:	602b      	str	r3, [r5, #0]
 8003df6:	bd38      	pop	{r3, r4, r5, pc}
 8003df8:	20000f70 	.word	0x20000f70

08003dfc <_close>:
 8003dfc:	4b02      	ldr	r3, [pc, #8]	; (8003e08 <_close+0xc>)
 8003dfe:	2258      	movs	r2, #88	; 0x58
 8003e00:	601a      	str	r2, [r3, #0]
 8003e02:	f04f 30ff 	mov.w	r0, #4294967295
 8003e06:	4770      	bx	lr
 8003e08:	20000f70 	.word	0x20000f70

08003e0c <_fstat>:
 8003e0c:	4b02      	ldr	r3, [pc, #8]	; (8003e18 <_fstat+0xc>)
 8003e0e:	2258      	movs	r2, #88	; 0x58
 8003e10:	601a      	str	r2, [r3, #0]
 8003e12:	f04f 30ff 	mov.w	r0, #4294967295
 8003e16:	4770      	bx	lr
 8003e18:	20000f70 	.word	0x20000f70

08003e1c <_isatty>:
 8003e1c:	4b02      	ldr	r3, [pc, #8]	; (8003e28 <_isatty+0xc>)
 8003e1e:	2258      	movs	r2, #88	; 0x58
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	2000      	movs	r0, #0
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	20000f70 	.word	0x20000f70

08003e2c <_lseek>:
 8003e2c:	4b02      	ldr	r3, [pc, #8]	; (8003e38 <_lseek+0xc>)
 8003e2e:	2258      	movs	r2, #88	; 0x58
 8003e30:	601a      	str	r2, [r3, #0]
 8003e32:	f04f 30ff 	mov.w	r0, #4294967295
 8003e36:	4770      	bx	lr
 8003e38:	20000f70 	.word	0x20000f70

08003e3c <_read>:
 8003e3c:	4b02      	ldr	r3, [pc, #8]	; (8003e48 <_read+0xc>)
 8003e3e:	2258      	movs	r2, #88	; 0x58
 8003e40:	601a      	str	r2, [r3, #0]
 8003e42:	f04f 30ff 	mov.w	r0, #4294967295
 8003e46:	4770      	bx	lr
 8003e48:	20000f70 	.word	0x20000f70

08003e4c <_sbrk>:
 8003e4c:	4b04      	ldr	r3, [pc, #16]	; (8003e60 <_sbrk+0x14>)
 8003e4e:	6819      	ldr	r1, [r3, #0]
 8003e50:	4602      	mov	r2, r0
 8003e52:	b909      	cbnz	r1, 8003e58 <_sbrk+0xc>
 8003e54:	4903      	ldr	r1, [pc, #12]	; (8003e64 <_sbrk+0x18>)
 8003e56:	6019      	str	r1, [r3, #0]
 8003e58:	6818      	ldr	r0, [r3, #0]
 8003e5a:	4402      	add	r2, r0
 8003e5c:	601a      	str	r2, [r3, #0]
 8003e5e:	4770      	bx	lr
 8003e60:	20000de4 	.word	0x20000de4
 8003e64:	20000f74 	.word	0x20000f74

08003e68 <_write>:
 8003e68:	4b02      	ldr	r3, [pc, #8]	; (8003e74 <_write+0xc>)
 8003e6a:	2258      	movs	r2, #88	; 0x58
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8003e72:	4770      	bx	lr
 8003e74:	20000f70 	.word	0x20000f70

08003e78 <_init>:
 8003e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e7a:	bf00      	nop
 8003e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e7e:	bc08      	pop	{r3}
 8003e80:	469e      	mov	lr, r3
 8003e82:	4770      	bx	lr

08003e84 <_fini>:
 8003e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e86:	bf00      	nop
 8003e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e8a:	bc08      	pop	{r3}
 8003e8c:	469e      	mov	lr, r3
 8003e8e:	4770      	bx	lr
