EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:echopen
LIBS:schema-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L FPGA_Pluto U1
U 1 1 5790E009
P 7600 3350
F 0 "U1" H 7600 3450 60  0000 C CNN
F 1 "FPGA_Pluto" H 7600 3650 60  0000 C CNN
F 2 "" H 7600 3450 60  0000 C CNN
F 3 "" H 7600 3450 60  0000 C CNN
	1    7600 3350
	1    0    0    -1  
$EndComp
$Comp
L R R1
U 1 1 5790E042
P 6550 2600
F 0 "R1" V 6630 2600 50  0000 C CNN
F 1 "47k" V 6550 2600 50  0000 C CNN
F 2 "" V 6480 2600 50  0000 C CNN
F 3 "" H 6550 2600 50  0000 C CNN
	1    6550 2600
	0    1    1    0   
$EndComp
$Comp
L R R2
U 1 1 5790E0AE
P 6550 2800
F 0 "R2" V 6630 2800 50  0000 C CNN
F 1 "1k" V 6550 2800 50  0000 C CNN
F 2 "" V 6480 2800 50  0000 C CNN
F 3 "" H 6550 2800 50  0000 C CNN
	1    6550 2800
	0    1    1    0   
$EndComp
$Comp
L C C1
U 1 1 5790E105
P 6050 3150
F 0 "C1" H 6075 3250 50  0000 L CNN
F 1 "10n" H 6075 3050 50  0000 L CNN
F 2 "" H 6088 3000 50  0000 C CNN
F 3 "" H 6050 3150 50  0000 C CNN
	1    6050 3150
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR01
U 1 1 5790E156
P 8200 4300
F 0 "#PWR01" H 8200 4050 50  0001 C CNN
F 1 "GND" H 8200 4150 50  0000 C CNN
F 2 "" H 8200 4300 50  0000 C CNN
F 3 "" H 8200 4300 50  0000 C CNN
	1    8200 4300
	0    -1   -1   0   
$EndComp
Wire Wire Line
	8200 4300 8150 4300
$Comp
L GND #PWR02
U 1 1 5790E668
P 6050 3400
F 0 "#PWR02" H 6050 3150 50  0001 C CNN
F 1 "GND" H 6050 3250 50  0000 C CNN
F 2 "" H 6050 3400 50  0000 C CNN
F 3 "" H 6050 3400 50  0000 C CNN
	1    6050 3400
	1    0    0    -1  
$EndComp
Text GLabel 6050 2800 0    60   Input ~ 0
Measure_at_the_scope
Wire Wire Line
	7050 2600 6700 2600
Wire Wire Line
	6400 2600 6050 2600
Wire Wire Line
	6050 2600 6050 3000
Wire Wire Line
	6400 2800 6050 2800
Connection ~ 6050 2800
Wire Wire Line
	6700 2800 7050 2800
Wire Wire Line
	6050 3300 6050 3400
Text Label 7400 7500 0    60   ~ 0
Simple_Ramp_Generator_With_FPGA
Text Label 8200 7650 0    60   ~ 0
July_21_2016
$EndSCHEMATC
