/*
 * Copyright (c) 2020 ASPEED
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST1030_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST1030_H_

#define RESET_VAL_DECLARE(assert_offset, deassert_offset, bit) \
	((assert_offset << 16) | (deassert_offset << 8) | (bit))

#define ASPEED_RESET_HACE       RESET_VAL_DECLARE(0x40, 0x44, 4)
#define ASPEED_RESET_USB        RESET_VAL_DECLARE(0x40, 0x44, 3)
#define ASPEED_RESET_SRAM       RESET_VAL_DECLARE(0x40, 0x44, 0)

#define ASPEED_RESET_UART4      RESET_VAL_DECLARE(0x50, 0x54, 31)
#define ASPEED_RESET_UART3      RESET_VAL_DECLARE(0x50, 0x54, 30)
#define ASPEED_RESET_UART2      RESET_VAL_DECLARE(0x50, 0x54, 29)
#define ASPEED_RESET_UART1      RESET_VAL_DECLARE(0x50, 0x54, 28)
#define ASPEED_RESET_JTAG_M0    RESET_VAL_DECLARE(0x50, 0x54, 26)
#define ASPEED_RESET_ESPI       RESET_VAL_DECLARE(0x50, 0x54, 25)
#define ASPEED_RESET_ADC        RESET_VAL_DECLARE(0x50, 0x54, 23)
#define ASPEED_RESET_JTAG_M1    RESET_VAL_DECLARE(0x50, 0x54, 22)
#define ASPEED_RESET_MAC        RESET_VAL_DECLARE(0x50, 0x54, 20)

#define ASPEED_RESET_I3C3       RESET_VAL_DECLARE(0x50, 0x54, 11)
#define ASPEED_RESET_I3C2       RESET_VAL_DECLARE(0x50, 0x54, 10)
#define ASPEED_RESET_I3C1       RESET_VAL_DECLARE(0x50, 0x54, 9)
#define ASPEED_RESET_I3C0       RESET_VAL_DECLARE(0x50, 0x54, 8)
#define ASPEED_RESET_I3C        RESET_VAL_DECLARE(0x50, 0x54, 7)
#define ASPEED_RESET_PWM_TACH   RESET_VAL_DECLARE(0x50, 0x54, 5)
#define ASPEED_RESET_PECI       RESET_VAL_DECLARE(0x50, 0x54, 4)
#define ASPEED_RESET_MII        RESET_VAL_DECLARE(0x50, 0x54, 3)
#define ASPEED_RESET_I2C        RESET_VAL_DECLARE(0x50, 0x54, 2)
#define ASPEED_RESET_LPC        RESET_VAL_DECLARE(0x50, 0x54, 0)


#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST1030_H_ */
