Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Aug 21 14:47:50 2023
| Host         : gaphs24.portoalegre.pucrsnet.br running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -file accelerator_timing_summary_routed.rpt -pb accelerator_timing_summary_routed.pb -rpx accelerator_timing_summary_routed.rpx -warn_on_violation
| Design       : accelerator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          8           
DPIR-1     Warning           Asynchronous driver check      1296        
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-16  Warning           Large setup violation          1000        
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.651    -7893.137                   4200                14636        0.016        0.000                      0                14636        4.500        0.000                       0                  4569  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.651    -7893.137                   4200                14633        0.016        0.000                      0                14633        4.500        0.000                       0                  4569  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.812        0.000                      0                    3        0.892        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4200  Failing Endpoints,  Worst Slack       -4.651ns,  Total Violation    -7893.137ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.651ns  (required time - arrival time)
  Source:                 CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.759ns  (logic 3.242ns (47.967%)  route 3.517ns (52.033%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    7.979ns = ( 12.979 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        2.109    10.711    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/clock
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.835 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=74, routed)          2.143    12.979    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454    15.433 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[8]
                         net (fo=1, routed)           2.008    17.441    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/bram_data_out[4][8]
    SLICE_X62Y71         LUT6 (Prop_lut6_I5_O)        0.124    17.565 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[8]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    17.565    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[8]_INST_0_i_14_n_0
    SLICE_X62Y71         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    17.812    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[8]_INST_0_i_7_n_0
    SLICE_X62Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.703    18.613    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[8]_INST_0_i_4_n_0
    SLICE_X73Y72         LUT6 (Prop_lut6_I5_O)        0.319    18.932 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[8]_INST_0/O
                         net (fo=10, routed)          0.806    19.737    CNN/gen_core[3].core/GEN_CONV.CONV/iwght_value[8]
    SLICE_X73Y72         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.581    15.004    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X73Y72         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][8]/C
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X73Y72         FDCE (Setup_fdce_C_D)       -0.062    15.086    CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][8]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -19.737    
  -------------------------------------------------------------------
                         slack                                 -4.651    

Slack (VIOLATED) :        -4.642ns  (required time - arrival time)
  Source:                 CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/partial1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.405ns  (logic 2.826ns (38.163%)  route 4.579ns (61.837%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns = ( 12.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.849    10.451    CNN/gen_core[2].core/IFMAP/clock
    SLICE_X72Y116        LUT1 (Prop_lut1_I0_O)        0.124    10.575 r  CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=16, routed)          1.660    12.235    CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y27         RAMB36E1                                     r  CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    14.689 r  CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[4]
                         net (fo=1, routed)           1.375    16.064    CNN/gen_core[2].core/IFMAP/bram_data_out[2][4]
    SLICE_X62Y120        LUT6 (Prop_lut6_I1_O)        0.124    16.188 r  CNN/gen_core[2].core/IFMAP/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.158    17.346    CNN/gen_core[2].core/IFMAP/data_out[4]_INST_0_i_1_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I0_O)        0.124    17.470 r  CNN/gen_core[2].core/IFMAP/data_out[4]_INST_0/O
                         net (fo=3, routed)           1.574    19.044    CNN/gen_core[2].core/ifmap_value[4]
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    19.168 r  CNN/gen_core[2].core/GEN_CONV.CONV_i_32/O
                         net (fo=42, routed)          0.472    19.640    CNN/gen_core[3].core/GEN_CONV.CONV/ofmap_in[4]
    SLICE_X63Y99         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/partial1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.512    14.935    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X63Y99         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/partial1_reg[4]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y99         FDCE (Setup_fdce_C_D)       -0.081    14.998    CNN/gen_core[3].core/GEN_CONV.CONV/partial1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -19.640    
  -------------------------------------------------------------------
                         slack                                 -4.642    

Slack (VIOLATED) :        -4.586ns  (required time - arrival time)
  Source:                 CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.625ns  (logic 3.243ns (48.950%)  route 3.382ns (51.050%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    7.979ns = ( 12.979 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        2.109    10.711    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/clock
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.835 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=74, routed)          2.143    12.979    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    15.433 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[5]
                         net (fo=1, routed)           2.056    17.489    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/bram_data_out[4][5]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    17.613 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    17.613    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14_n_0
    SLICE_X63Y73         MUXF7 (Prop_muxf7_I1_O)      0.245    17.858 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    17.858    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7_n_0
    SLICE_X63Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.962 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.697    18.659    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.316    18.975 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0/O
                         net (fo=10, routed)          0.628    19.604    CNN/gen_core[3].core/GEN_CONV.CONV/iwght_value[5]
    SLICE_X71Y73         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.497    14.920    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X71Y73         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][5]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X71Y73         FDCE (Setup_fdce_C_D)       -0.047    15.017    CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][5]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -19.604    
  -------------------------------------------------------------------
                         slack                                 -4.586    

Slack (VIOLATED) :        -4.584ns  (required time - arrival time)
  Source:                 CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.692ns  (logic 3.242ns (48.443%)  route 3.450ns (51.557%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    7.979ns = ( 12.979 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        2.109    10.711    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/clock
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.835 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=74, routed)          2.143    12.979    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454    15.433 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[9]
                         net (fo=1, routed)           2.026    17.459    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/bram_data_out[4][9]
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.124    17.583 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    17.583    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_14_n_0
    SLICE_X62Y73         MUXF7 (Prop_muxf7_I1_O)      0.247    17.830 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    17.830    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_7_n_0
    SLICE_X62Y73         MUXF8 (Prop_muxf8_I0_O)      0.098    17.928 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.690    18.618    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_4_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.319    18.937 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0/O
                         net (fo=10, routed)          0.734    19.671    CNN/gen_core[3].core/GEN_CONV.CONV/iwght_value[9]
    SLICE_X75Y73         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.582    15.005    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X75Y73         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][9]/C
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X75Y73         FDCE (Setup_fdce_C_D)       -0.062    15.087    CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][9]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                 -4.584    

Slack (VIOLATED) :        -4.565ns  (required time - arrival time)
  Source:                 CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.604ns  (logic 3.243ns (49.104%)  route 3.361ns (50.896%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    7.979ns = ( 12.979 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        2.109    10.711    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/clock
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.835 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=74, routed)          2.143    12.979    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    15.433 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[5]
                         net (fo=1, routed)           2.056    17.489    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/bram_data_out[4][5]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    17.613 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    17.613    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14_n_0
    SLICE_X63Y73         MUXF7 (Prop_muxf7_I1_O)      0.245    17.858 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    17.858    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7_n_0
    SLICE_X63Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.962 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.697    18.659    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.316    18.975 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0/O
                         net (fo=10, routed)          0.608    19.583    CNN/gen_core[3].core/GEN_CONV.CONV/iwght_value[5]
    SLICE_X70Y74         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.495    14.918    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X70Y74         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][5]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X70Y74         FDCE (Setup_fdce_C_D)       -0.045    15.017    CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][5]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -19.583    
  -------------------------------------------------------------------
                         slack                                 -4.565    

Slack (VIOLATED) :        -4.555ns  (required time - arrival time)
  Source:                 CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.406ns  (logic 2.702ns (42.180%)  route 3.704ns (57.820%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    8.140ns = ( 13.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        2.281    10.883    CNN/gen_core[1].core/IFMAP/clock
    SLICE_X62Y109        LUT1 (Prop_lut1_I0_O)        0.124    11.007 r  CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=12, routed)          2.133    13.140    CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y30         RAMB36E1                                     r  CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454    15.594 r  CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[27]
                         net (fo=1, routed)           1.686    17.280    CNN/gen_core[1].core/IFMAP/bram_data_out[5][27]
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.404 r  CNN/gen_core[1].core/IFMAP/data_out[27]_INST_0/O
                         net (fo=2, routed)           1.187    18.590    CNN/gen_core[1].core/ifmap_value[27]
    SLICE_X64Y112        LUT6 (Prop_lut6_I0_O)        0.124    18.714 r  CNN/gen_core[1].core/GEN_IWGHT.IWGHT_i_9/O
                         net (fo=19, routed)          0.831    19.546    CNN/gen_core[2].core/GEN_CONV.CONV/ofmap_in[27]
    SLICE_X61Y109        FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.491    14.913    CNN/gen_core[2].core/GEN_CONV.CONV/clock
    SLICE_X61Y109        FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[27]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X61Y109        FDCE (Setup_fdce_C_D)       -0.067    14.991    CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -19.546    
  -------------------------------------------------------------------
                         slack                                 -4.555    

Slack (VIOLATED) :        -4.554ns  (required time - arrival time)
  Source:                 CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.557ns  (logic 3.243ns (49.460%)  route 3.314ns (50.540%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    7.979ns = ( 12.979 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        2.109    10.711    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/clock
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.835 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=74, routed)          2.143    12.979    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    15.433 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[5]
                         net (fo=1, routed)           2.056    17.489    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/bram_data_out[4][5]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    17.613 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    17.613    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14_n_0
    SLICE_X63Y73         MUXF7 (Prop_muxf7_I1_O)      0.245    17.858 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    17.858    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7_n_0
    SLICE_X63Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.962 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.697    18.659    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.316    18.975 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0/O
                         net (fo=10, routed)          0.560    19.535    CNN/gen_core[3].core/GEN_CONV.CONV/iwght_value[5]
    SLICE_X71Y75         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.495    14.918    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X71Y75         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][5]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X71Y75         FDCE (Setup_fdce_C_D)       -0.081    14.981    CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][5]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -19.535    
  -------------------------------------------------------------------
                         slack                                 -4.554    

Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.555ns  (logic 3.243ns (49.475%)  route 3.312ns (50.525%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    7.979ns = ( 12.979 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        2.109    10.711    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/clock
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.835 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=74, routed)          2.143    12.979    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    15.433 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[5]
                         net (fo=1, routed)           2.056    17.489    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/bram_data_out[4][5]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    17.613 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    17.613    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14_n_0
    SLICE_X63Y73         MUXF7 (Prop_muxf7_I1_O)      0.245    17.858 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    17.858    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7_n_0
    SLICE_X63Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.962 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.697    18.659    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.316    18.975 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0/O
                         net (fo=10, routed)          0.558    19.533    CNN/gen_core[3].core/GEN_CONV.CONV/iwght_value[5]
    SLICE_X71Y74         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.495    14.918    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X71Y74         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][5]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X71Y74         FDCE (Setup_fdce_C_D)       -0.081    14.981    CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][5]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -19.533    
  -------------------------------------------------------------------
                         slack                                 -4.552    

Slack (VIOLATED) :        -4.544ns  (required time - arrival time)
  Source:                 CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/partial1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.292ns  (logic 2.826ns (38.756%)  route 4.466ns (61.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns = ( 12.235 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.849    10.451    CNN/gen_core[2].core/IFMAP/clock
    SLICE_X72Y116        LUT1 (Prop_lut1_I0_O)        0.124    10.575 r  CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=16, routed)          1.660    12.235    CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X1Y27         RAMB36E1                                     r  CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454    14.689 r  CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[17]
                         net (fo=1, routed)           1.193    15.882    CNN/gen_core[2].core/IFMAP/bram_data_out[2][17]
    SLICE_X63Y127        LUT6 (Prop_lut6_I1_O)        0.124    16.006 r  CNN/gen_core[2].core/IFMAP/data_out[17]_INST_0_i_1/O
                         net (fo=1, routed)           1.270    17.276    CNN/gen_core[2].core/IFMAP/data_out[17]_INST_0_i_1_n_0
    SLICE_X62Y115        LUT4 (Prop_lut4_I0_O)        0.124    17.400 r  CNN/gen_core[2].core/IFMAP/data_out[17]_INST_0/O
                         net (fo=3, routed)           1.427    18.827    CNN/gen_core[2].core/ifmap_value[17]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.951 r  CNN/gen_core[2].core/GEN_CONV.CONV_i_19/O
                         net (fo=42, routed)          0.575    19.527    CNN/gen_core[3].core/GEN_CONV.CONV/ofmap_in[17]
    SLICE_X64Y102        FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/partial1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.497    14.919    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X64Y102        FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/partial1_reg[17]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X64Y102        FDCE (Setup_fdce_C_D)       -0.081    14.983    CNN/gen_core[3].core/GEN_CONV.CONV/partial1_reg[17]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -19.527    
  -------------------------------------------------------------------
                         slack                                 -4.544    

Slack (VIOLATED) :        -4.520ns  (required time - arrival time)
  Source:                 CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.548ns  (logic 3.243ns (49.527%)  route 3.305ns (50.473%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    7.979ns = ( 12.979 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  p_clock (IN)
                         net (fo=0)                   0.000     5.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        2.109    10.711    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/clock
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.835 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O
                         net (fo=74, routed)          2.143    12.979    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    15.433 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[5]
                         net (fo=1, routed)           2.056    17.489    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/bram_data_out[4][5]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    17.613 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    17.613    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_14_n_0
    SLICE_X63Y73         MUXF7 (Prop_muxf7_I1_O)      0.245    17.858 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    17.858    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_7_n_0
    SLICE_X63Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.962 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.697    18.659    CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0_i_4_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.316    18.975 r  CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[5]_INST_0/O
                         net (fo=10, routed)          0.551    19.526    CNN/gen_core[3].core/GEN_CONV.CONV/iwght_value[5]
    SLICE_X69Y73         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.497    14.920    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X69Y73         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][5]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X69Y73         FDCE (Setup_fdce_C_D)       -0.058    15.006    CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][5]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -19.526    
  -------------------------------------------------------------------
                         slack                                 -4.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 CNN/gen_core[1].core/GEN_CONV.CONV/reg_bias_value_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[1].core/GEN_CONV.CONV/reg_reg_bias_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.509%)  route 0.180ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.560     1.479    CNN/gen_core[1].core/GEN_CONV.CONV/clock
    SLICE_X51Y100        FDCE                                         r  CNN/gen_core[1].core/GEN_CONV.CONV/reg_bias_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.128     1.607 r  CNN/gen_core[1].core/GEN_CONV.CONV/reg_bias_value_reg[14]/Q
                         net (fo=1, routed)           0.180     1.788    CNN/gen_core[1].core/GEN_CONV.CONV/reg_bias_value[14]
    SLICE_X51Y99         FDCE                                         r  CNN/gen_core[1].core/GEN_CONV.CONV/reg_reg_bias_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.836     2.001    CNN/gen_core[1].core/GEN_CONV.CONV/clock
    SLICE_X51Y99         FDCE                                         r  CNN/gen_core[1].core/GEN_CONV.CONV/reg_reg_bias_value_reg[14]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X51Y99         FDCE (Hold_fdce_C_D)         0.016     1.771    CNN/gen_core[1].core/GEN_CONV.CONV/reg_reg_bias_value_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/V_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.831%)  route 0.248ns (57.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.563     1.482    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X52Y58         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[5]/Q
                         net (fo=8, routed)           0.248     1.872    CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[5]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.917 r  CNN/gen_core[3].core/GEN_CONV.CONV/V[5]_i_1/O
                         net (fo=1, routed)           0.000     1.917    CNN/gen_core[3].core/GEN_CONV.CONV/V[5]_i_1_n_0
    SLICE_X49Y58         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.836     2.001    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X49Y58         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/V_reg[5]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X49Y58         FDCE (Hold_fdce_C_D)         0.092     1.842    CNN/gen_core[3].core/GEN_CONV.CONV/V_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.187ns (36.644%)  route 0.323ns (63.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.565     1.484    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X55Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/Q
                         net (fo=102, routed)         0.323     1.949    CNN/gen_core[3].core/GEN_CONV.CONV/end_conv_signal
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.046     1.995 r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1[13]_i_1/O
                         net (fo=1, routed)           0.000     1.995    CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1[13]
    SLICE_X50Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.836     2.001    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X50Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[13]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.131     1.881    CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.188ns (36.840%)  route 0.322ns (63.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.565     1.484    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X55Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/Q
                         net (fo=102, routed)         0.322     1.948    CNN/gen_core[3].core/GEN_CONV.CONV/end_conv_signal
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.047     1.995 r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.995    CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1[17]
    SLICE_X50Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.836     2.001    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X50Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[17]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.131     1.881    CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/add_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.294%)  route 0.287ns (60.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.563     1.482    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X52Y59         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[8]/Q
                         net (fo=8, routed)           0.287     1.911    CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[8]
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.045     1.956 r  CNN/gen_core[3].core/GEN_CONV.CONV/add[2][8]_i_1/O
                         net (fo=1, routed)           0.000     1.956    CNN/gen_core[3].core/GEN_CONV.CONV/add[2][8]_i_1_n_0
    SLICE_X49Y61         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/add_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.835     2.000    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X49Y61         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/add_reg[2][8]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X49Y61         FDCE (Hold_fdce_C_D)         0.092     1.841    CNN/gen_core[3].core/GEN_CONV.CONV/add_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.591%)  route 0.322ns (63.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.565     1.484    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X55Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/Q
                         net (fo=102, routed)         0.322     1.948    CNN/gen_core[3].core/GEN_CONV.CONV/end_conv_signal
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.993 r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.993    CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1[14]
    SLICE_X50Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.836     2.001    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X50Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[14]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.121     1.871    CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/V_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.641%)  route 0.295ns (61.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.563     1.482    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X52Y58         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[7]/Q
                         net (fo=8, routed)           0.295     1.919    CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[7]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  CNN/gen_core[3].core/GEN_CONV.CONV/V[7]_i_1/O
                         net (fo=1, routed)           0.000     1.964    CNN/gen_core[3].core/GEN_CONV.CONV/V[7]_i_1_n_0
    SLICE_X49Y58         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/V_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.836     2.001    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X49Y58         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/V_reg[7]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X49Y58         FDCE (Hold_fdce_C_D)         0.092     1.842    CNN/gen_core[3].core/GEN_CONV.CONV/V_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.519%)  route 0.323ns (63.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.565     1.484    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X55Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  CNN/gen_core[3].core/GEN_CONV.CONV/FSM_onehot_EA_read_reg[4]/Q
                         net (fo=102, routed)         0.323     1.949    CNN/gen_core[3].core/GEN_CONV.CONV/end_conv_signal
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.994 r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.994    CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1[10]
    SLICE_X50Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.836     2.001    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X50Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[10]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.120     1.870    CNN/gen_core[3].core/GEN_CONV.CONV/cont_conv_plus1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/add_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.097%)  route 0.302ns (61.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.563     1.482    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X52Y58         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[6]/Q
                         net (fo=8, routed)           0.302     1.926    CNN/gen_core[3].core/GEN_CONV.CONV/address_base_reg[6]
    SLICE_X49Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.971 r  CNN/gen_core[3].core/GEN_CONV.CONV/add[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.971    CNN/gen_core[3].core/GEN_CONV.CONV/add[0][6]_i_1_n_0
    SLICE_X49Y57         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/add_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.836     2.001    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X49Y57         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/add_reg[0][6]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X49Y57         FDCE (Hold_fdce_C_D)         0.092     1.842    CNN/gen_core[3].core/GEN_CONV.CONV/add_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CNN/gen_core[2].core/GEN_CONV.CONV/reg_soma3_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[2].core/GEN_CONV.CONV/partial0_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.878%)  route 0.347ns (71.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.553     1.472    CNN/gen_core[2].core/GEN_CONV.CONV/clock
    SLICE_X61Y118        FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/reg_soma3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y118        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  CNN/gen_core[2].core/GEN_CONV.CONV/reg_soma3_reg[15]/Q
                         net (fo=1, routed)           0.347     1.961    CNN/gen_core[2].core/GEN_CONV.CONV/reg_soma3[15]
    SLICE_X59Y98         FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/partial0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.838     2.003    CNN/gen_core[2].core/GEN_CONV.CONV/clock
    SLICE_X59Y98         FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/partial0_reg[15]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y98         FDCE (Hold_fdce_C_D)         0.070     1.827    CNN/gen_core[2].core/GEN_CONV.CONV/partial0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { p_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19  CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19  CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22  CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22  CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20  CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20  CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21  CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21  CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y26  CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y26  CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84  FSM_onehot_EA_read_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84  FSM_onehot_EA_read_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84  FSM_onehot_EA_read_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84  FSM_onehot_EA_read_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84  FSM_onehot_EA_read_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84  FSM_onehot_EA_read_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84  FSM_onehot_EA_read_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84  FSM_onehot_EA_read_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84  FSM_onehot_EA_read_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.580ns (10.300%)  route 5.051ns (89.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.634     5.237    CNN/gen_core[1].core/GEN_CONV.CONV/clock
    SLICE_X33Y65         FDCE                                         r  CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/Q
                         net (fo=57, routed)          4.493    10.186    CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg_n_0
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.124    10.310 f  CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_2/O
                         net (fo=1, routed)           0.558    10.868    CNN/gen_core[1].core/GEN_CONV.CONV/pipe_reset
    SLICE_X61Y99         FDCE                                         f  CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.510    14.933    CNN/gen_core[1].core/GEN_CONV.CONV/clock
    SLICE_X61Y99         FDCE                                         r  CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/start_mac_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.642ns (16.915%)  route 3.154ns (83.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.627     5.230    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X56Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/start_mac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  CNN/gen_core[3].core/GEN_CONV.CONV/start_mac_reg/Q
                         net (fo=57, routed)          2.363     8.110    CNN/gen_core[3].core/GEN_CONV.CONV/start_mac_reg_n_0
    SLICE_X73Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.234 f  CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_2/O
                         net (fo=1, routed)           0.791     9.025    CNN/gen_core[3].core/GEN_CONV.CONV/pipe_reset
    SLICE_X73Y84         FDCE                                         f  CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.589    15.012    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X73Y84         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X73Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.830    CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 CNN/gen_core[2].core/GEN_CONV.CONV/start_mac_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.668ns (25.523%)  route 1.949ns (74.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.630     5.233    CNN/gen_core[2].core/GEN_CONV.CONV/clock
    SLICE_X50Y90         FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/start_mac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  CNN/gen_core[2].core/GEN_CONV.CONV/start_mac_reg/Q
                         net (fo=56, routed)          1.465     7.216    CNN/gen_core[2].core/GEN_CONV.CONV/start_mac_reg_n_0
    SLICE_X46Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.366 f  CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_2/O
                         net (fo=1, routed)           0.484     7.850    CNN/gen_core[2].core/GEN_CONV.CONV/pipe_reset
    SLICE_X47Y104        FDCE                                         f  CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  p_clock (IN)
                         net (fo=0)                   0.000    10.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        1.497    14.919    CNN/gen_core[2].core/GEN_CONV.CONV/clock
    SLICE_X47Y104        FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X47Y104        FDCE (Recov_fdce_C_CLR)     -0.629    14.435    CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  6.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 CNN/gen_core[2].core/GEN_CONV.CONV/start_mac_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.207ns (20.820%)  route 0.787ns (79.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.564     1.483    CNN/gen_core[2].core/GEN_CONV.CONV/clock
    SLICE_X50Y90         FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/start_mac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     1.647 f  CNN/gen_core[2].core/GEN_CONV.CONV/start_mac_reg/Q
                         net (fo=56, routed)          0.614     2.261    CNN/gen_core[2].core/GEN_CONV.CONV/start_mac_reg_n_0
    SLICE_X46Y102        LUT2 (Prop_lut2_I0_O)        0.043     2.304 f  CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_2/O
                         net (fo=1, routed)           0.173     2.478    CNN/gen_core[2].core/GEN_CONV.CONV/pipe_reset
    SLICE_X47Y104        FDCE                                         f  CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.831     1.996    CNN/gen_core[2].core/GEN_CONV.CONV/clock
    SLICE_X47Y104        FDCE                                         r  CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0/C
                         clock pessimism             -0.245     1.750    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.165     1.585    CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 CNN/gen_core[3].core/GEN_CONV.CONV/start_mac_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.209ns (13.124%)  route 1.384ns (86.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.566     1.485    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X56Y51         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/start_mac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.164     1.649 f  CNN/gen_core[3].core/GEN_CONV.CONV/start_mac_reg/Q
                         net (fo=57, routed)          1.087     2.736    CNN/gen_core[3].core/GEN_CONV.CONV/start_mac_reg_n_0
    SLICE_X73Y84         LUT2 (Prop_lut2_I0_O)        0.045     2.781 f  CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_2/O
                         net (fo=1, routed)           0.297     3.078    CNN/gen_core[3].core/GEN_CONV.CONV/pipe_reset
    SLICE_X73Y84         FDCE                                         f  CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.861     2.026    CNN/gen_core[3].core/GEN_CONV.CONV/clock
    SLICE_X73Y84         FDCE                                         r  CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0/C
                         clock pessimism             -0.479     1.546    
    SLICE_X73Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.454    CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.186ns (7.645%)  route 2.247ns (92.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.567     1.486    CNN/gen_core[1].core/GEN_CONV.CONV/clock
    SLICE_X33Y65         FDCE                                         r  CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/Q
                         net (fo=57, routed)          2.005     3.633    CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg_n_0
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045     3.678 f  CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_2/O
                         net (fo=1, routed)           0.242     3.919    CNN/gen_core[1].core/GEN_CONV.CONV/pipe_reset
    SLICE_X61Y99         FDCE                                         f  CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    p_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=4428, routed)        0.838     2.003    CNN/gen_core[1].core/GEN_CONV.CONV/clock
    SLICE_X61Y99         FDCE                                         r  CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0/C
                         clock pessimism             -0.250     1.752    
    SLICE_X61Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.660    CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  2.259    





