/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [7:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  reg [5:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = celloutsig_0_12z ? celloutsig_0_7z : celloutsig_0_15z[8];
  assign celloutsig_0_4z = ~(celloutsig_0_2z[2] & in_data[70]);
  assign celloutsig_0_8z = ~(celloutsig_0_1z & celloutsig_0_7z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z | celloutsig_0_9z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_0z | celloutsig_0_11z);
  assign celloutsig_0_23z = ~(celloutsig_0_4z | celloutsig_0_16z[1]);
  assign celloutsig_0_1z = in_data[30] | celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_6z[16] ^ celloutsig_0_6z[13];
  assign celloutsig_1_19z = celloutsig_1_2z[3:0] + in_data[191:188];
  assign celloutsig_0_3z = { in_data[47:43], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } > { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_25z = in_data[35:30] > { celloutsig_0_9z[2], celloutsig_0_9z[2], celloutsig_0_9z[0], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_18z = { celloutsig_0_10z[5:1], celloutsig_0_13z } || { celloutsig_0_16z[1:0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_9z[2], celloutsig_0_9z[2], celloutsig_0_9z[0] };
  assign celloutsig_1_0z = in_data[150:147] % { 1'h1, in_data[104:102] };
  assign celloutsig_1_2z = in_data[153:144] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_6z[13], celloutsig_0_9z[2], celloutsig_0_9z[2], celloutsig_0_9z[0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z } % { 1'h1, in_data[13:11], celloutsig_0_7z, celloutsig_0_9z[2], celloutsig_0_9z[2], celloutsig_0_9z[0], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[76:68], celloutsig_0_0z, celloutsig_0_3z } != in_data[27:17];
  assign celloutsig_0_24z = { celloutsig_0_13z, celloutsig_0_23z } !== { celloutsig_0_15z[6:4], celloutsig_0_15z[8:6], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_16z = ~ { celloutsig_0_2z[1:0], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_0z = & in_data[66:57];
  assign celloutsig_1_1z = & in_data[185:183];
  assign celloutsig_0_37z = | { celloutsig_0_15z[8:7], celloutsig_0_15z[4] };
  assign celloutsig_0_36z = ~((celloutsig_0_25z & celloutsig_0_21z) | celloutsig_0_10z[1]);
  always_latch
    if (!clkin_data[128]) celloutsig_1_18z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_18z = { celloutsig_1_2z[1:0], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_13z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_13z = { in_data[7], celloutsig_0_9z[2], celloutsig_0_9z[2], celloutsig_0_9z[0], celloutsig_0_9z[2], celloutsig_0_9z[2], celloutsig_0_9z[0], celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_2z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_2z = in_data[4:2];
  assign { celloutsig_0_6z[14], celloutsig_0_6z[10:8], celloutsig_0_6z[6], celloutsig_0_6z[18:15], celloutsig_0_6z[13] } = ~ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[43:40], celloutsig_0_0z };
  assign { celloutsig_0_9z[2], celloutsig_0_9z[0] } = ~ { celloutsig_0_8z, celloutsig_0_4z };
  assign { celloutsig_0_15z[8:6], celloutsig_0_15z[4], celloutsig_0_15z[5] } = ~ { celloutsig_0_6z[10:8], celloutsig_0_6z[6], celloutsig_0_6z[13] };
  assign celloutsig_0_15z[3:0] = { celloutsig_0_15z[8:6], celloutsig_0_15z[8] };
  assign { celloutsig_0_6z[12:11], celloutsig_0_6z[7], celloutsig_0_6z[5:0] } = { celloutsig_0_6z[13], celloutsig_0_6z[14:13], celloutsig_0_6z[10:8], celloutsig_0_6z[10:8] };
  assign celloutsig_0_9z[1] = celloutsig_0_9z[2];
  assign { out_data[133:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
