<stg><name>myproject</name>


<trans_list>

<trans id="453" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="800" op_0_bw="800" op_1_bw="800">
<![CDATA[
:10  %input_1_V_read = call i800 @_ssdm_op_Read.ap_vld.i800P(i800* %input_1_V)

]]></Node>
<StgValue><ssdm name="input_1_V_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="800">
<![CDATA[
:11  %data_in_0_V = trunc i800 %input_1_V_read to i16

]]></Node>
<StgValue><ssdm name="data_in_0_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %data_in_1_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="data_in_1_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %data_in_2_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="data_in_2_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %data_in_3_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="data_in_3_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %data_in_4_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="data_in_4_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %data_in_5_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="data_in_5_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %data_in_6_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="data_in_6_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %data_in_7_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="data_in_7_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %data_in_8_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="data_in_8_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %data_in_9_V = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="data_in_9_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="23" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %data_in_0_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="data_in_0_V_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %data_in_1_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="data_in_1_V_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %data_in_2_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 192, i32 207)

]]></Node>
<StgValue><ssdm name="data_in_2_V_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %data_in_3_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 208, i32 223)

]]></Node>
<StgValue><ssdm name="data_in_3_V_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %data_in_4_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 224, i32 239)

]]></Node>
<StgValue><ssdm name="data_in_4_V_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %data_in_5_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="data_in_5_V_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %data_in_6_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 256, i32 271)

]]></Node>
<StgValue><ssdm name="data_in_6_V_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %data_in_7_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 272, i32 287)

]]></Node>
<StgValue><ssdm name="data_in_7_V_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %data_in_8_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 288, i32 303)

]]></Node>
<StgValue><ssdm name="data_in_8_V_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %data_in_9_V_1 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 304, i32 319)

]]></Node>
<StgValue><ssdm name="data_in_9_V_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %data_in_0_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 320, i32 335)

]]></Node>
<StgValue><ssdm name="data_in_0_V_2"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %data_in_1_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 336, i32 351)

]]></Node>
<StgValue><ssdm name="data_in_1_V_2"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %data_in_2_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 352, i32 367)

]]></Node>
<StgValue><ssdm name="data_in_2_V_2"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %data_in_3_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 368, i32 383)

]]></Node>
<StgValue><ssdm name="data_in_3_V_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %data_in_4_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 384, i32 399)

]]></Node>
<StgValue><ssdm name="data_in_4_V_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %data_in_5_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="data_in_5_V_2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47  %data_in_6_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 416, i32 431)

]]></Node>
<StgValue><ssdm name="data_in_6_V_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %data_in_7_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 432, i32 447)

]]></Node>
<StgValue><ssdm name="data_in_7_V_2"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %data_in_8_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 448, i32 463)

]]></Node>
<StgValue><ssdm name="data_in_8_V_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  %data_in_9_V_2 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 464, i32 479)

]]></Node>
<StgValue><ssdm name="data_in_9_V_2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %data_in_0_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 480, i32 495)

]]></Node>
<StgValue><ssdm name="data_in_0_V_3"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %data_in_1_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 496, i32 511)

]]></Node>
<StgValue><ssdm name="data_in_1_V_3"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %data_in_2_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 512, i32 527)

]]></Node>
<StgValue><ssdm name="data_in_2_V_3"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59  %data_in_3_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 528, i32 543)

]]></Node>
<StgValue><ssdm name="data_in_3_V_3"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60  %data_in_4_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 544, i32 559)

]]></Node>
<StgValue><ssdm name="data_in_4_V_3"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %data_in_5_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 560, i32 575)

]]></Node>
<StgValue><ssdm name="data_in_5_V_3"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62  %data_in_6_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 576, i32 591)

]]></Node>
<StgValue><ssdm name="data_in_6_V_3"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:63  %data_in_7_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 592, i32 607)

]]></Node>
<StgValue><ssdm name="data_in_7_V_3"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64  %data_in_8_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 608, i32 623)

]]></Node>
<StgValue><ssdm name="data_in_8_V_3"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65  %data_in_9_V_3 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 624, i32 639)

]]></Node>
<StgValue><ssdm name="data_in_9_V_3"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %data_in_0_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 640, i32 655)

]]></Node>
<StgValue><ssdm name="data_in_0_V_4"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %data_in_1_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 656, i32 671)

]]></Node>
<StgValue><ssdm name="data_in_1_V_4"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %data_in_2_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 672, i32 687)

]]></Node>
<StgValue><ssdm name="data_in_2_V_4"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74  %data_in_3_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 688, i32 703)

]]></Node>
<StgValue><ssdm name="data_in_3_V_4"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %data_in_4_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 704, i32 719)

]]></Node>
<StgValue><ssdm name="data_in_4_V_4"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76  %data_in_5_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 720, i32 735)

]]></Node>
<StgValue><ssdm name="data_in_5_V_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:77  %data_in_6_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 736, i32 751)

]]></Node>
<StgValue><ssdm name="data_in_6_V_4"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %data_in_7_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 752, i32 767)

]]></Node>
<StgValue><ssdm name="data_in_7_V_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79  %data_in_8_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 768, i32 783)

]]></Node>
<StgValue><ssdm name="data_in_8_V_4"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80  %data_in_9_V_4 = call i16 @_ssdm_op_PartSelect.i16.i800.i32.i32(i800 %input_1_V_read, i32 784, i32 799)

]]></Node>
<StgValue><ssdm name="data_in_9_V_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="173" st_id="2" stage="22" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="174" st_id="3" stage="21" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="175" st_id="4" stage="20" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="176" st_id="5" stage="19" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="18" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="178" st_id="7" stage="17" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="16" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="15" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="181" st_id="10" stage="14" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="182" st_id="11" stage="13" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="12" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="11" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="185" st_id="14" stage="10" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="9" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="187" st_id="16" stage="8" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="7" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="189" st_id="18" stage="6" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="190" st_id="19" stage="5" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="191" st_id="20" stage="4" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="192" st_id="21" stage="3" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="193" st_id="22" stage="2" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="194" st_id="23" stage="1" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11">
<![CDATA[
:21  %call_ret4_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 true, i16 %data_in_0_V, i16 %data_in_1_V, i16 %data_in_2_V, i16 %data_in_3_V, i16 %data_in_4_V, i16 %data_in_5_V, i16 %data_in_6_V, i16 %data_in_7_V, i16 %data_in_8_V, i16 %data_in_9_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
:22  %h_state_0_V = extractvalue { i16, i16, i16, i16 } %call_ret4_i, 0

]]></Node>
<StgValue><ssdm name="h_state_0_V"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
:23  %h_state_1_V = extractvalue { i16, i16, i16, i16 } %call_ret4_i, 1

]]></Node>
<StgValue><ssdm name="h_state_1_V"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
:24  %h_state_2_V = extractvalue { i16, i16, i16, i16 } %call_ret4_i, 2

]]></Node>
<StgValue><ssdm name="h_state_2_V"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
:25  %h_state_3_V = extractvalue { i16, i16, i16, i16 } %call_ret4_i, 3

]]></Node>
<StgValue><ssdm name="h_state_3_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="199" st_id="24" stage="23" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="200" st_id="25" stage="22" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="201" st_id="26" stage="21" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="202" st_id="27" stage="20" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="203" st_id="28" stage="19" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="204" st_id="29" stage="18" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="205" st_id="30" stage="17" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="206" st_id="31" stage="16" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="207" st_id="32" stage="15" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="208" st_id="33" stage="14" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="209" st_id="34" stage="13" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="210" st_id="35" stage="12" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="211" st_id="36" stage="11" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="212" st_id="37" stage="10" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="213" st_id="38" stage="9" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="214" st_id="39" stage="8" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="215" st_id="40" stage="7" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="216" st_id="41" stage="6" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="217" st_id="42" stage="5" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="218" st_id="43" stage="4" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="219" st_id="44" stage="3" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="220" st_id="45" stage="2" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="221" st_id="46" stage="1" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:36  %call_ret5_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_1, i16 %data_in_1_V_1, i16 %data_in_2_V_1, i16 %data_in_3_V_1, i16 %data_in_4_V_1, i16 %data_in_5_V_1, i16 %data_in_6_V_1, i16 %data_in_7_V_1, i16 %data_in_8_V_1, i16 %data_in_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>

<operation id="222" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:37  %h_state_0_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret5_i, 0

]]></Node>
<StgValue><ssdm name="h_state_0_V_5"/></StgValue>
</operation>

<operation id="223" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
:38  %h_state_1_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret5_i, 1

]]></Node>
<StgValue><ssdm name="h_state_1_V_5"/></StgValue>
</operation>

<operation id="224" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:39  %h_state_2_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret5_i, 2

]]></Node>
<StgValue><ssdm name="h_state_2_V_5"/></StgValue>
</operation>

<operation id="225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
:40  %h_state_3_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret5_i, 3

]]></Node>
<StgValue><ssdm name="h_state_3_V_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="226" st_id="47" stage="23" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="227" st_id="48" stage="22" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="228" st_id="49" stage="21" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="229" st_id="50" stage="20" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="230" st_id="51" stage="19" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="231" st_id="52" stage="18" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="232" st_id="53" stage="17" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="233" st_id="54" stage="16" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="234" st_id="55" stage="15" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="235" st_id="56" stage="14" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="236" st_id="57" stage="13" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="237" st_id="58" stage="12" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="238" st_id="59" stage="11" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="239" st_id="60" stage="10" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="240" st_id="61" stage="9" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="241" st_id="62" stage="8" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="242" st_id="63" stage="7" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="243" st_id="64" stage="6" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="244" st_id="65" stage="5" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="245" st_id="66" stage="4" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="246" st_id="67" stage="3" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="247" st_id="68" stage="2" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="248" st_id="69" stage="1" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:51  %call_ret6_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_2, i16 %data_in_1_V_2, i16 %data_in_2_V_2, i16 %data_in_3_V_2, i16 %data_in_4_V_2, i16 %data_in_5_V_2, i16 %data_in_6_V_2, i16 %data_in_7_V_2, i16 %data_in_8_V_2, i16 %data_in_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret6_i"/></StgValue>
</operation>

<operation id="249" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
:52  %h_state_0_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret6_i, 0

]]></Node>
<StgValue><ssdm name="h_state_0_V_6"/></StgValue>
</operation>

<operation id="250" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
:53  %h_state_1_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret6_i, 1

]]></Node>
<StgValue><ssdm name="h_state_1_V_6"/></StgValue>
</operation>

<operation id="251" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
:54  %h_state_2_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret6_i, 2

]]></Node>
<StgValue><ssdm name="h_state_2_V_6"/></StgValue>
</operation>

<operation id="252" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
:55  %h_state_3_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret6_i, 3

]]></Node>
<StgValue><ssdm name="h_state_3_V_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="253" st_id="70" stage="23" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="254" st_id="71" stage="22" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="255" st_id="72" stage="21" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="256" st_id="73" stage="20" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="257" st_id="74" stage="19" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="258" st_id="75" stage="18" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="259" st_id="76" stage="17" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="260" st_id="77" stage="16" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="261" st_id="78" stage="15" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="262" st_id="79" stage="14" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="263" st_id="80" stage="13" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="264" st_id="81" stage="12" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="265" st_id="82" stage="11" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="266" st_id="83" stage="10" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="267" st_id="84" stage="9" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="268" st_id="85" stage="8" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="269" st_id="86" stage="7" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="270" st_id="87" stage="6" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="271" st_id="88" stage="5" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="272" st_id="89" stage="4" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="273" st_id="90" stage="3" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="274" st_id="91" stage="2" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="275" st_id="92" stage="1" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:66  %call_ret7_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_3, i16 %data_in_1_V_3, i16 %data_in_2_V_3, i16 %data_in_3_V_3, i16 %data_in_4_V_3, i16 %data_in_5_V_3, i16 %data_in_6_V_3, i16 %data_in_7_V_3, i16 %data_in_8_V_3, i16 %data_in_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret7_i"/></StgValue>
</operation>

<operation id="276" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
:67  %h_state_0_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret7_i, 0

]]></Node>
<StgValue><ssdm name="h_state_0_V_7"/></StgValue>
</operation>

<operation id="277" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
:68  %h_state_1_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret7_i, 1

]]></Node>
<StgValue><ssdm name="h_state_1_V_7"/></StgValue>
</operation>

<operation id="278" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
:69  %h_state_2_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret7_i, 2

]]></Node>
<StgValue><ssdm name="h_state_2_V_7"/></StgValue>
</operation>

<operation id="279" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
:70  %h_state_3_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret7_i, 3

]]></Node>
<StgValue><ssdm name="h_state_3_V_7"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="280" st_id="93" stage="23" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="281" st_id="94" stage="22" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="282" st_id="95" stage="21" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="283" st_id="96" stage="20" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="284" st_id="97" stage="19" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="285" st_id="98" stage="18" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="286" st_id="99" stage="17" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="287" st_id="100" stage="16" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="288" st_id="101" stage="15" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="289" st_id="102" stage="14" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="290" st_id="103" stage="13" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="291" st_id="104" stage="12" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="292" st_id="105" stage="11" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="293" st_id="106" stage="10" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="294" st_id="107" stage="9" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="295" st_id="108" stage="8" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="296" st_id="109" stage="7" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="297" st_id="110" stage="6" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="298" st_id="111" stage="5" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="299" st_id="112" stage="4" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="300" st_id="113" stage="3" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="301" st_id="114" stage="2" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="302" st_id="115" stage="1" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="11" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:81  %call_ret_i = call fastcc { i16, i16, i16, i16 } @"gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>"(i1 false, i16 %data_in_0_V_4, i16 %data_in_1_V_4, i16 %data_in_2_V_4, i16 %data_in_3_V_4, i16 %data_in_4_V_4, i16 %data_in_5_V_4, i16 %data_in_6_V_4, i16 %data_in_7_V_4, i16 %data_in_8_V_4, i16 %data_in_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="303" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
:82  %h_state_0_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret_i, 0

]]></Node>
<StgValue><ssdm name="h_state_0_V_8"/></StgValue>
</operation>

<operation id="304" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
:83  %h_state_1_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret_i, 1

]]></Node>
<StgValue><ssdm name="h_state_1_V_8"/></StgValue>
</operation>

<operation id="305" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
:84  %h_state_2_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret_i, 2

]]></Node>
<StgValue><ssdm name="h_state_2_V_8"/></StgValue>
</operation>

<operation id="306" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
:85  %h_state_3_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret_i, 3

]]></Node>
<StgValue><ssdm name="h_state_3_V_8"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="307" st_id="116" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16">
<![CDATA[
:86  %call_ret_i2 = call fastcc { i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0(i16 %h_state_0_V, i16 %h_state_1_V, i16 %h_state_2_V, i16 %h_state_3_V, i16 %h_state_0_V_5, i16 %h_state_1_V_5, i16 %h_state_2_V_5, i16 %h_state_3_V_5, i16 %h_state_0_V_6, i16 %h_state_1_V_6, i16 %h_state_2_V_6, i16 %h_state_3_V_6, i16 %h_state_0_V_7, i16 %h_state_1_V_7, i16 %h_state_2_V_7, i16 %h_state_3_V_7, i16 %h_state_0_V_8, i16 %h_state_1_V_8, i16 %h_state_2_V_8, i16 %h_state_3_V_8)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="308" st_id="117" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16">
<![CDATA[
:86  %call_ret_i2 = call fastcc { i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0(i16 %h_state_0_V, i16 %h_state_1_V, i16 %h_state_2_V, i16 %h_state_3_V, i16 %h_state_0_V_5, i16 %h_state_1_V_5, i16 %h_state_2_V_5, i16 %h_state_3_V_5, i16 %h_state_0_V_6, i16 %h_state_1_V_6, i16 %h_state_2_V_6, i16 %h_state_3_V_6, i16 %h_state_0_V_7, i16 %h_state_1_V_7, i16 %h_state_2_V_7, i16 %h_state_3_V_7, i16 %h_state_0_V_8, i16 %h_state_1_V_8, i16 %h_state_2_V_8, i16 %h_state_3_V_8)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="309" st_id="118" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16">
<![CDATA[
:86  %call_ret_i2 = call fastcc { i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0(i16 %h_state_0_V, i16 %h_state_1_V, i16 %h_state_2_V, i16 %h_state_3_V, i16 %h_state_0_V_5, i16 %h_state_1_V_5, i16 %h_state_2_V_5, i16 %h_state_3_V_5, i16 %h_state_0_V_6, i16 %h_state_1_V_6, i16 %h_state_2_V_6, i16 %h_state_3_V_6, i16 %h_state_0_V_7, i16 %h_state_1_V_7, i16 %h_state_2_V_7, i16 %h_state_3_V_7, i16 %h_state_0_V_8, i16 %h_state_1_V_8, i16 %h_state_2_V_8, i16 %h_state_3_V_8)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="310" st_id="119" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16">
<![CDATA[
:86  %call_ret_i2 = call fastcc { i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0(i16 %h_state_0_V, i16 %h_state_1_V, i16 %h_state_2_V, i16 %h_state_3_V, i16 %h_state_0_V_5, i16 %h_state_1_V_5, i16 %h_state_2_V_5, i16 %h_state_3_V_5, i16 %h_state_0_V_6, i16 %h_state_1_V_6, i16 %h_state_2_V_6, i16 %h_state_3_V_6, i16 %h_state_0_V_7, i16 %h_state_1_V_7, i16 %h_state_2_V_7, i16 %h_state_3_V_7, i16 %h_state_0_V_8, i16 %h_state_1_V_8, i16 %h_state_2_V_8, i16 %h_state_3_V_8)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="311" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer5_out_4_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="312" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer5_out_3_V), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="313" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer5_out_2_V), !map !175

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="314" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer5_out_1_V), !map !181

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="315" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer5_out_0_V), !map !187

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="316" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="800">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i800* %input_1_V), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="317" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="318" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="800" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i800* %input_1_V, [7 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="319" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_0_V, i16* %layer5_out_1_V, i16* %layer5_out_2_V, i16* %layer5_out_3_V, i16* %layer5_out_4_V, [7 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="320" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="321" st_id="120" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16">
<![CDATA[
:86  %call_ret_i2 = call fastcc { i16, i16, i16, i16, i16 } @pointwise_conv_1d_latency_cl.0.0(i16 %h_state_0_V, i16 %h_state_1_V, i16 %h_state_2_V, i16 %h_state_3_V, i16 %h_state_0_V_5, i16 %h_state_1_V_5, i16 %h_state_2_V_5, i16 %h_state_3_V_5, i16 %h_state_0_V_6, i16 %h_state_1_V_6, i16 %h_state_2_V_6, i16 %h_state_3_V_6, i16 %h_state_0_V_7, i16 %h_state_1_V_7, i16 %h_state_2_V_7, i16 %h_state_3_V_7, i16 %h_state_0_V_8, i16 %h_state_1_V_8, i16 %h_state_2_V_8, i16 %h_state_3_V_8)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="322" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="80">
<![CDATA[
:87  %layer5_out_V_0_ret = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i2, 0

]]></Node>
<StgValue><ssdm name="layer5_out_V_0_ret"/></StgValue>
</operation>

<operation id="323" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:88  call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer5_out_0_V, i16 %layer5_out_V_0_ret)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="324" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="80">
<![CDATA[
:89  %layer5_out_V_1_ret = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i2, 1

]]></Node>
<StgValue><ssdm name="layer5_out_V_1_ret"/></StgValue>
</operation>

<operation id="325" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:90  call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer5_out_1_V, i16 %layer5_out_V_1_ret)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="326" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="80">
<![CDATA[
:91  %layer5_out_V_2_ret = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i2, 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_2_ret"/></StgValue>
</operation>

<operation id="327" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:92  call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer5_out_2_V, i16 %layer5_out_V_2_ret)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="328" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="80">
<![CDATA[
:93  %layer5_out_V_3_ret = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i2, 3

]]></Node>
<StgValue><ssdm name="layer5_out_V_3_ret"/></StgValue>
</operation>

<operation id="329" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:94  call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer5_out_3_V, i16 %layer5_out_V_3_ret)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="330" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="80">
<![CDATA[
:95  %layer5_out_V_4_ret = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i2, 4

]]></Node>
<StgValue><ssdm name="layer5_out_V_4_ret"/></StgValue>
</operation>

<operation id="331" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:96  call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer5_out_4_V, i16 %layer5_out_V_4_ret)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="332" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
:97  ret void

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
