Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov 21 06:52:48 2015
| Host         : Jorge-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_timing_summary_routed.rpt -rpx Basys3_timing_summary_routed.rpx
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1085 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.362        0.000                      0                  418        0.176        0.000                      0                  418        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.362        0.000                      0                  418        0.176        0.000                      0                  418        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.828ns (15.139%)  route 4.641ns (84.861%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.567     5.088    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inst_Led_Driver/clock_divide_counter_reg[2]/Q
                         net (fo=2, routed)           1.398     6.942    inst_Led_Driver/clock_divide_counter_reg[2]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  inst_Led_Driver/clock_divide_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.553     7.619    inst_Led_Driver/clock_divide_counter[0]_i_6__0_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I3_O)        0.124     7.743 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=29, routed)          2.311    10.054    inst_Led_Driver/eqOp
    SLICE_X29Y28         LUT3 (Prop_lut3_I2_O)        0.124    10.178 r  inst_Led_Driver/segment_var[1]_i_1/O
                         net (fo=1, routed)           0.379    10.558    inst_Led_Driver/segment_var[1]_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.435    14.776    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)       -0.081    14.920    inst_Led_Driver/segment_var_reg[1]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.828ns (15.660%)  route 4.459ns (84.340%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.567     5.088    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  inst_Led_Driver/clock_divide_counter_reg[2]/Q
                         net (fo=2, routed)           1.398     6.942    inst_Led_Driver/clock_divide_counter_reg[2]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  inst_Led_Driver/clock_divide_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.553     7.619    inst_Led_Driver/clock_divide_counter[0]_i_6__0_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I3_O)        0.124     7.743 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=29, routed)          2.129     9.873    inst_Led_Driver/eqOp
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     9.997 r  inst_Led_Driver/segment_var[0]_i_1/O
                         net (fo=1, routed)           0.379    10.376    inst_Led_Driver/segment_var[0]_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  inst_Led_Driver/segment_var_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.435    14.776    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  inst_Led_Driver/segment_var_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)       -0.067    14.934    inst_Led_Driver/segment_var_reg[0]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 inst_Timer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/utimer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.169ns (25.297%)  route 3.452ns (74.703%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  inst_Timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.510     6.070    inst_Timer/counter_reg__0[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.294     6.364 r  inst_Timer/counter[6]_i_3/O
                         net (fo=2, routed)           0.519     6.883    inst_Timer/counter[6]_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.332     7.215 r  inst_Timer/counter[6]_i_1/O
                         net (fo=25, routed)          1.423     8.638    inst_Timer/eqOp
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  inst_Timer/utimer[0]_i_1/O
                         net (fo=32, routed)          1.000     9.762    inst_Timer/utimer[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  inst_Timer/utimer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.511    14.852    inst_Timer/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  inst_Timer/utimer_reg[4]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y34          FDRE (Setup_fdre_C_R)       -0.429    14.648    inst_Timer/utimer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 inst_Timer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/utimer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.169ns (25.297%)  route 3.452ns (74.703%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  inst_Timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.510     6.070    inst_Timer/counter_reg__0[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.294     6.364 r  inst_Timer/counter[6]_i_3/O
                         net (fo=2, routed)           0.519     6.883    inst_Timer/counter[6]_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.332     7.215 r  inst_Timer/counter[6]_i_1/O
                         net (fo=25, routed)          1.423     8.638    inst_Timer/eqOp
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  inst_Timer/utimer[0]_i_1/O
                         net (fo=32, routed)          1.000     9.762    inst_Timer/utimer[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  inst_Timer/utimer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.511    14.852    inst_Timer/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  inst_Timer/utimer_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y34          FDRE (Setup_fdre_C_R)       -0.429    14.648    inst_Timer/utimer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 inst_Timer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/utimer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.169ns (25.297%)  route 3.452ns (74.703%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  inst_Timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.510     6.070    inst_Timer/counter_reg__0[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.294     6.364 r  inst_Timer/counter[6]_i_3/O
                         net (fo=2, routed)           0.519     6.883    inst_Timer/counter[6]_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.332     7.215 r  inst_Timer/counter[6]_i_1/O
                         net (fo=25, routed)          1.423     8.638    inst_Timer/eqOp
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  inst_Timer/utimer[0]_i_1/O
                         net (fo=32, routed)          1.000     9.762    inst_Timer/utimer[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  inst_Timer/utimer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.511    14.852    inst_Timer/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  inst_Timer/utimer_reg[6]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y34          FDRE (Setup_fdre_C_R)       -0.429    14.648    inst_Timer/utimer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 inst_Timer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/utimer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.169ns (25.297%)  route 3.452ns (74.703%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  inst_Timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.510     6.070    inst_Timer/counter_reg__0[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.294     6.364 r  inst_Timer/counter[6]_i_3/O
                         net (fo=2, routed)           0.519     6.883    inst_Timer/counter[6]_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.332     7.215 r  inst_Timer/counter[6]_i_1/O
                         net (fo=25, routed)          1.423     8.638    inst_Timer/eqOp
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  inst_Timer/utimer[0]_i_1/O
                         net (fo=32, routed)          1.000     9.762    inst_Timer/utimer[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  inst_Timer/utimer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.511    14.852    inst_Timer/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  inst_Timer/utimer_reg[7]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y34          FDRE (Setup_fdre_C_R)       -0.429    14.648    inst_Timer/utimer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 inst_Timer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/mtimer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.169ns (25.315%)  route 3.449ns (74.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  inst_Timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.510     6.070    inst_Timer/counter_reg__0[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.294     6.364 r  inst_Timer/counter[6]_i_3/O
                         net (fo=2, routed)           0.519     6.883    inst_Timer/counter[6]_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.332     7.215 r  inst_Timer/counter[6]_i_1/O
                         net (fo=25, routed)          1.246     8.461    inst_Timer/eqOp
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     8.585 r  inst_Timer/mtimer[0]_i_1/O
                         net (fo=32, routed)          1.174     9.759    inst_Timer/mtimer[0]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  inst_Timer/mtimer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.850    inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  inst_Timer/mtimer_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    14.646    inst_Timer/mtimer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 inst_Timer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/mtimer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.169ns (25.315%)  route 3.449ns (74.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  inst_Timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.510     6.070    inst_Timer/counter_reg__0[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.294     6.364 r  inst_Timer/counter[6]_i_3/O
                         net (fo=2, routed)           0.519     6.883    inst_Timer/counter[6]_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.332     7.215 r  inst_Timer/counter[6]_i_1/O
                         net (fo=25, routed)          1.246     8.461    inst_Timer/eqOp
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     8.585 r  inst_Timer/mtimer[0]_i_1/O
                         net (fo=32, routed)          1.174     9.759    inst_Timer/mtimer[0]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  inst_Timer/mtimer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.850    inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  inst_Timer/mtimer_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    14.646    inst_Timer/mtimer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 inst_Timer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/mtimer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.169ns (25.315%)  route 3.449ns (74.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  inst_Timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.510     6.070    inst_Timer/counter_reg__0[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.294     6.364 r  inst_Timer/counter[6]_i_3/O
                         net (fo=2, routed)           0.519     6.883    inst_Timer/counter[6]_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.332     7.215 r  inst_Timer/counter[6]_i_1/O
                         net (fo=25, routed)          1.246     8.461    inst_Timer/eqOp
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     8.585 r  inst_Timer/mtimer[0]_i_1/O
                         net (fo=32, routed)          1.174     9.759    inst_Timer/mtimer[0]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  inst_Timer/mtimer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.850    inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  inst_Timer/mtimer_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    14.646    inst_Timer/mtimer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 inst_Timer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/mtimer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.169ns (25.315%)  route 3.449ns (74.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  inst_Timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.510     6.070    inst_Timer/counter_reg__0[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.294     6.364 r  inst_Timer/counter[6]_i_3/O
                         net (fo=2, routed)           0.519     6.883    inst_Timer/counter[6]_i_3_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.332     7.215 r  inst_Timer/counter[6]_i_1/O
                         net (fo=25, routed)          1.246     8.461    inst_Timer/eqOp
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     8.585 r  inst_Timer/mtimer[0]_i_1/O
                         net (fo=32, routed)          1.174     9.759    inst_Timer/mtimer[0]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  inst_Timer/mtimer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.850    inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  inst_Timer/mtimer_reg[3]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    14.646    inst_Timer/mtimer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_Timer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.583     1.466    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_Timer/counter_reg[2]/Q
                         net (fo=6, routed)           0.095     1.702    inst_Timer/counter_reg__0[2]
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  inst_Timer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.747    inst_Timer/plusOp[5]
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.851     1.978    inst_Timer/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.092     1.571    inst_Timer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_Timer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.406%)  route 0.119ns (38.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.583     1.466    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_Timer/counter_reg[0]/Q
                         net (fo=7, routed)           0.119     1.726    inst_Timer/counter_reg__0[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.048     1.774 r  inst_Timer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    inst_Timer/plusOp[4]
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.851     1.978    inst_Timer/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.107     1.586    inst_Timer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_Timer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.026%)  route 0.119ns (38.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.583     1.466    inst_Timer/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Timer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_Timer/counter_reg[0]/Q
                         net (fo=7, routed)           0.119     1.726    inst_Timer/counter_reg__0[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  inst_Timer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    inst_Timer/plusOp[3]
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.851     1.978    inst_Timer/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.091     1.570    inst_Timer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 inst_Timer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.583     1.466    inst_Timer/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  inst_Timer/counter_reg[4]/Q
                         net (fo=4, routed)           0.068     1.662    inst_Timer/counter_reg__0[4]
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.099     1.761 r  inst_Timer/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.761    inst_Timer/plusOp[6]
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.851     1.978    inst_Timer/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  inst_Timer/counter_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.092     1.558    inst_Timer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Led_Driver/clock_divide_counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.706    inst_Led_Driver/clock_divide_counter_reg[11]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  inst_Led_Driver/clock_divide_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    inst_Led_Driver/clock_divide_counter_reg[8]_i_1_n_4
    SLICE_X13Y11         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.834     1.961    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    inst_Led_Driver/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Led_Driver/clock_divide_counter_reg[23]/Q
                         net (fo=2, routed)           0.118     1.704    inst_Led_Driver/clock_divide_counter_reg[23]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  inst_Led_Driver/clock_divide_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    inst_Led_Driver/clock_divide_counter_reg[20]_i_1_n_4
    SLICE_X13Y14         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.831     1.958    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    inst_Led_Driver/clock_divide_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_Timer/stimer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer/stimer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.588     1.471    inst_Timer/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  inst_Timer/stimer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_Timer/stimer_reg[3]/Q
                         net (fo=2, routed)           0.118     1.730    inst_Timer/stimer_reg[3]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  inst_Timer/stimer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    inst_Timer/stimer_reg[0]_i_1_n_4
    SLICE_X1Y31          FDRE                                         r  inst_Timer/stimer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.857     1.984    inst_Timer/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  inst_Timer/stimer_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.105     1.576    inst_Timer/stimer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.591     1.474    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_Debouncer/sig_cntrs_ary_reg[4][15]/Q
                         net (fo=2, routed)           0.118     1.733    inst_Debouncer/sig_cntrs_ary_reg[4]_4[15]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  inst_Debouncer/sig_cntrs_ary_reg[4][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    inst_Debouncer/sig_cntrs_ary_reg[4][12]_i_1_n_4
    SLICE_X3Y13          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     1.988    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    inst_Debouncer/sig_cntrs_ary_reg[4][15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_out_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.589     1.472    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_Debouncer/sig_out_reg_reg[2]/Q
                         net (fo=3, routed)           0.168     1.781    inst_Debouncer/sig_out_reg_reg[2]_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.826 r  inst_Debouncer/sig_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    inst_Debouncer/sig_out_reg[2]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.858     1.985    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.563    inst_Debouncer/sig_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.591     1.474    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_Debouncer/sig_out_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     1.783    inst_Debouncer/sig_out_reg_reg[0]_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.828 r  inst_Debouncer/sig_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    inst_Debouncer/sig_out_reg[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     1.988    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     1.565    inst_Debouncer/sig_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    inst_Debouncer/sig_cntrs_ary_reg[3][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    inst_Debouncer/sig_cntrs_ary_reg[3][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    inst_Debouncer/sig_cntrs_ary_reg[3][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    inst_Debouncer/sig_cntrs_ary_reg[3][15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y9    inst_Led_Driver/clock_divide_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y9    inst_Led_Driver/clock_divide_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y9    inst_Led_Driver/clock_divide_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y9    inst_Led_Driver/clock_divide_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   inst_Led_Driver/clock_divide_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   inst_Led_Driver/clock_divide_counter_reg[5]/C



