
template:
  description: Creates a SystemVerilog package (.sv)
  parameters: []

