# compile vhdl design source files
vhdl xil_defaultlib  "../../../FULLADD_BH.srcs/sources_1/new/FULLADD_BH.vhd"
vhdl xil_defaultlib  "../../../FULLADD_BH.srcs/sim_1/new/FULLADD_TBW.vhd"

# Do not sort compile order
nosort
