<stg><name>int_sqrt</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:0 %value_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %value_r

]]></Node>
<StgValue><ssdm name="value_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2 %r_V = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="2">
<![CDATA[
entry:3 %zext_ln3406 = zext i2 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln3406"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
entry:4 %c = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %r_V

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %value_read, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:6 %a = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
entry:7 %shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:8 %b = or i3 %shl_ln, i3 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="3">
<![CDATA[
entry:9 %zext_ln3399 = zext i3 %b

]]></Node>
<StgValue><ssdm name="zext_ln3399"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:10 %icmp_ln3411 = icmp_ult  i3 %c, i3 %b

]]></Node>
<StgValue><ssdm name="icmp_ln3411"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:11 %xor_ln3411 = xor i1 %icmp_ln3411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:12 %c_1 = sub i4 %zext_ln3406, i4 %zext_ln3399

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:13 %a_28 = or i2 %a, i2 1

]]></Node>
<StgValue><ssdm name="a_28"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:14 %c_2 = select i1 %xor_ln3411, i4 %c_1, i4 %zext_ln3406

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:15 %a_29 = select i1 %xor_ln3411, i2 %a_28, i2 %a

]]></Node>
<StgValue><ssdm name="a_29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %r_V_4 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
entry:17 %c_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %c_2, i2 %r_V_4

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="30" op_0_bw="6">
<![CDATA[
entry:18 %sext_ln3399 = sext i6 %c_3

]]></Node>
<StgValue><ssdm name="sext_ln3399"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
entry:19 %a_30 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %a_29, i1 0

]]></Node>
<StgValue><ssdm name="a_30"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:20 %shl_ln3410_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %a_29, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:21 %b_1 = or i4 %shl_ln3410_1, i4 1

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="4">
<![CDATA[
entry:22 %zext_ln3399_1 = zext i4 %b_1

]]></Node>
<StgValue><ssdm name="zext_ln3399_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="30" op_0_bw="4">
<![CDATA[
entry:23 %zext_ln3399_2 = zext i4 %b_1

]]></Node>
<StgValue><ssdm name="zext_ln3399_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:24 %icmp_ln3411_1 = icmp_ult  i6 %c_3, i6 %zext_ln3399_1

]]></Node>
<StgValue><ssdm name="icmp_ln3411_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:25 %xor_ln3411_1 = xor i1 %icmp_ln3411_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:26 %c_4 = sub i30 %sext_ln3399, i30 %zext_ln3399_2

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:27 %a_31 = or i3 %a_30, i3 1

]]></Node>
<StgValue><ssdm name="a_31"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:28 %c_5 = select i1 %xor_ln3411_1, i30 %c_4, i30 %sext_ln3399

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:29 %a_32 = select i1 %xor_ln3411_1, i3 %a_31, i3 %a_30

]]></Node>
<StgValue><ssdm name="a_32"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="28" op_0_bw="30">
<![CDATA[
entry:30 %trunc_ln3406 = trunc i30 %c_5

]]></Node>
<StgValue><ssdm name="trunc_ln3406"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %r_V_5 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:32 %c_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_5, i2 %r_V_5

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:33 %or_ln3399_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406, i2 %r_V_5

]]></Node>
<StgValue><ssdm name="or_ln3399_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry:34 %a_33 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %a_32, i1 0

]]></Node>
<StgValue><ssdm name="a_33"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
entry:35 %shl_ln3410_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %a_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:36 %b_2 = or i5 %shl_ln3410_2, i5 1

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
entry:37 %zext_ln3399_3 = zext i5 %b_2

]]></Node>
<StgValue><ssdm name="zext_ln3399_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="5">
<![CDATA[
entry:38 %zext_ln3399_4 = zext i5 %b_2

]]></Node>
<StgValue><ssdm name="zext_ln3399_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %icmp_ln3411_2 = icmp_ult  i32 %c_6, i32 %zext_ln3399_3

]]></Node>
<StgValue><ssdm name="icmp_ln3411_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:40 %xor_ln3411_2 = xor i1 %icmp_ln3411_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:41 %c_7 = sub i30 %or_ln3399_2, i30 %zext_ln3399_4

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:42 %a_34 = or i4 %a_33, i4 1

]]></Node>
<StgValue><ssdm name="a_34"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:43 %c_8 = select i1 %xor_ln3411_2, i30 %c_7, i30 %or_ln3399_2

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:44 %a_35 = select i1 %xor_ln3411_2, i4 %a_34, i4 %a_33

]]></Node>
<StgValue><ssdm name="a_35"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="30">
<![CDATA[
entry:45 %trunc_ln3406_1 = trunc i30 %c_8

]]></Node>
<StgValue><ssdm name="trunc_ln3406_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %r_V_1 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:47 %c_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_8, i2 %r_V_1

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:48 %or_ln3399_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_1, i2 %r_V_1

]]></Node>
<StgValue><ssdm name="or_ln3399_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
entry:49 %a_36 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %a_35, i1 0

]]></Node>
<StgValue><ssdm name="a_36"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
entry:50 %shl_ln3410_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %a_35, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:51 %b_3 = or i6 %shl_ln3410_3, i6 1

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
entry:52 %zext_ln3399_5 = zext i6 %b_3

]]></Node>
<StgValue><ssdm name="zext_ln3399_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="6">
<![CDATA[
entry:53 %zext_ln3399_6 = zext i6 %b_3

]]></Node>
<StgValue><ssdm name="zext_ln3399_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %icmp_ln3411_3 = icmp_ult  i32 %c_9, i32 %zext_ln3399_5

]]></Node>
<StgValue><ssdm name="icmp_ln3411_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:55 %xor_ln3411_3 = xor i1 %icmp_ln3411_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:56 %c_10 = sub i30 %or_ln3399_3, i30 %zext_ln3399_6

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:57 %a_37 = or i5 %a_36, i5 1

]]></Node>
<StgValue><ssdm name="a_37"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:58 %c_11 = select i1 %xor_ln3411_3, i30 %c_10, i30 %or_ln3399_3

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:59 %a_38 = select i1 %xor_ln3411_3, i5 %a_37, i5 %a_36

]]></Node>
<StgValue><ssdm name="a_38"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="30">
<![CDATA[
entry:60 %trunc_ln3406_2 = trunc i30 %c_11

]]></Node>
<StgValue><ssdm name="trunc_ln3406_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %r_V_2 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:62 %c_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_11, i2 %r_V_2

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:63 %or_ln3399_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_2, i2 %r_V_2

]]></Node>
<StgValue><ssdm name="or_ln3399_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:64 %a_39 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %a_38, i1 0

]]></Node>
<StgValue><ssdm name="a_39"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:65 %shl_ln3410_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %a_38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:66 %b_4 = or i7 %shl_ln3410_4, i7 1

]]></Node>
<StgValue><ssdm name="b_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="7">
<![CDATA[
entry:67 %zext_ln3399_7 = zext i7 %b_4

]]></Node>
<StgValue><ssdm name="zext_ln3399_7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="7">
<![CDATA[
entry:68 %zext_ln3399_8 = zext i7 %b_4

]]></Node>
<StgValue><ssdm name="zext_ln3399_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %icmp_ln3411_4 = icmp_ult  i32 %c_12, i32 %zext_ln3399_7

]]></Node>
<StgValue><ssdm name="icmp_ln3411_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:70 %xor_ln3411_4 = xor i1 %icmp_ln3411_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:71 %c_13 = sub i30 %or_ln3399_4, i30 %zext_ln3399_8

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:72 %a_40 = or i6 %a_39, i6 1

]]></Node>
<StgValue><ssdm name="a_40"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:73 %c_14 = select i1 %xor_ln3411_4, i30 %c_13, i30 %or_ln3399_4

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:74 %a_41 = select i1 %xor_ln3411_4, i6 %a_40, i6 %a_39

]]></Node>
<StgValue><ssdm name="a_41"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="30">
<![CDATA[
entry:75 %trunc_ln3406_3 = trunc i30 %c_14

]]></Node>
<StgValue><ssdm name="trunc_ln3406_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:76 %r_V_3 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:77 %c_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_14, i2 %r_V_3

]]></Node>
<StgValue><ssdm name="c_15"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:80 %shl_ln3410_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %a_41, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:81 %b_5 = or i8 %shl_ln3410_5, i8 1

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
entry:82 %zext_ln3399_9 = zext i8 %b_5

]]></Node>
<StgValue><ssdm name="zext_ln3399_9"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %icmp_ln3411_5 = icmp_ult  i32 %c_15, i32 %zext_ln3399_9

]]></Node>
<StgValue><ssdm name="icmp_ln3411_5"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:91 %r_V_6 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:106 %r_V_7 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:121 %r_V_8 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:136 %r_V_9 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:151 %r_V_10 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:166 %r_V_11 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:181 %r_V_12 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:196 %r_V_13 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:78 %or_ln3399_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_3, i2 %r_V_3

]]></Node>
<StgValue><ssdm name="or_ln3399_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:79 %a_42 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %a_41, i1 0

]]></Node>
<StgValue><ssdm name="a_42"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="8">
<![CDATA[
entry:83 %zext_ln3399_10 = zext i8 %b_5

]]></Node>
<StgValue><ssdm name="zext_ln3399_10"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:85 %xor_ln3411_5 = xor i1 %icmp_ln3411_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:86 %c_16 = sub i30 %or_ln3399_5, i30 %zext_ln3399_10

]]></Node>
<StgValue><ssdm name="c_16"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:87 %a_43 = or i7 %a_42, i7 1

]]></Node>
<StgValue><ssdm name="a_43"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:88 %c_17 = select i1 %xor_ln3411_5, i30 %c_16, i30 %or_ln3399_5

]]></Node>
<StgValue><ssdm name="c_17"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:89 %a_44 = select i1 %xor_ln3411_5, i7 %a_43, i7 %a_42

]]></Node>
<StgValue><ssdm name="a_44"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="30">
<![CDATA[
entry:90 %trunc_ln3406_4 = trunc i30 %c_17

]]></Node>
<StgValue><ssdm name="trunc_ln3406_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:92 %c_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_17, i2 %r_V_6

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:93 %or_ln3399_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_4, i2 %r_V_6

]]></Node>
<StgValue><ssdm name="or_ln3399_6"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:94 %a_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %a_44, i1 0

]]></Node>
<StgValue><ssdm name="a_45"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:95 %shl_ln3410_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %a_44, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_6"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:96 %b_6 = or i9 %shl_ln3410_6, i9 1

]]></Node>
<StgValue><ssdm name="b_6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
entry:97 %zext_ln3399_11 = zext i9 %b_6

]]></Node>
<StgValue><ssdm name="zext_ln3399_11"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="9">
<![CDATA[
entry:98 %zext_ln3399_12 = zext i9 %b_6

]]></Node>
<StgValue><ssdm name="zext_ln3399_12"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99 %icmp_ln3411_6 = icmp_ult  i32 %c_18, i32 %zext_ln3399_11

]]></Node>
<StgValue><ssdm name="icmp_ln3411_6"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:100 %xor_ln3411_6 = xor i1 %icmp_ln3411_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_6"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:101 %c_19 = sub i30 %or_ln3399_6, i30 %zext_ln3399_12

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:102 %a_46 = or i8 %a_45, i8 1

]]></Node>
<StgValue><ssdm name="a_46"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:103 %c_20 = select i1 %xor_ln3411_6, i30 %c_19, i30 %or_ln3399_6

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:104 %a_47 = select i1 %xor_ln3411_6, i8 %a_46, i8 %a_45

]]></Node>
<StgValue><ssdm name="a_47"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="30">
<![CDATA[
entry:105 %trunc_ln3406_5 = trunc i30 %c_20

]]></Node>
<StgValue><ssdm name="trunc_ln3406_5"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:107 %c_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_20, i2 %r_V_7

]]></Node>
<StgValue><ssdm name="c_21"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:108 %or_ln3399_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_5, i2 %r_V_7

]]></Node>
<StgValue><ssdm name="or_ln3399_7"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:109 %a_48 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_47, i1 0

]]></Node>
<StgValue><ssdm name="a_48"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:110 %shl_ln3410_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_47, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_7"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:111 %b_7 = or i10 %shl_ln3410_7, i10 1

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
entry:112 %zext_ln3399_13 = zext i10 %b_7

]]></Node>
<StgValue><ssdm name="zext_ln3399_13"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="10">
<![CDATA[
entry:113 %zext_ln3399_14 = zext i10 %b_7

]]></Node>
<StgValue><ssdm name="zext_ln3399_14"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:114 %icmp_ln3411_7 = icmp_ult  i32 %c_21, i32 %zext_ln3399_13

]]></Node>
<StgValue><ssdm name="icmp_ln3411_7"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:115 %xor_ln3411_7 = xor i1 %icmp_ln3411_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_7"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:116 %c_22 = sub i30 %or_ln3399_7, i30 %zext_ln3399_14

]]></Node>
<StgValue><ssdm name="c_22"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:117 %a_49 = or i9 %a_48, i9 1

]]></Node>
<StgValue><ssdm name="a_49"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:118 %c_23 = select i1 %xor_ln3411_7, i30 %c_22, i30 %or_ln3399_7

]]></Node>
<StgValue><ssdm name="c_23"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:119 %a_50 = select i1 %xor_ln3411_7, i9 %a_49, i9 %a_48

]]></Node>
<StgValue><ssdm name="a_50"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="30">
<![CDATA[
entry:120 %trunc_ln3406_6 = trunc i30 %c_23

]]></Node>
<StgValue><ssdm name="trunc_ln3406_6"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:122 %c_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_23, i2 %r_V_8

]]></Node>
<StgValue><ssdm name="c_24"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:123 %or_ln3399_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_6, i2 %r_V_8

]]></Node>
<StgValue><ssdm name="or_ln3399_8"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:124 %a_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %a_50, i1 0

]]></Node>
<StgValue><ssdm name="a_51"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:125 %shl_ln3410_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %a_50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_8"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:126 %b_8 = or i11 %shl_ln3410_8, i11 1

]]></Node>
<StgValue><ssdm name="b_8"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="11">
<![CDATA[
entry:127 %zext_ln3399_15 = zext i11 %b_8

]]></Node>
<StgValue><ssdm name="zext_ln3399_15"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="11">
<![CDATA[
entry:128 %zext_ln3399_16 = zext i11 %b_8

]]></Node>
<StgValue><ssdm name="zext_ln3399_16"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %icmp_ln3411_8 = icmp_ult  i32 %c_24, i32 %zext_ln3399_15

]]></Node>
<StgValue><ssdm name="icmp_ln3411_8"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:130 %xor_ln3411_8 = xor i1 %icmp_ln3411_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_8"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:131 %c_25 = sub i30 %or_ln3399_8, i30 %zext_ln3399_16

]]></Node>
<StgValue><ssdm name="c_25"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:132 %a_52 = or i10 %a_51, i10 1

]]></Node>
<StgValue><ssdm name="a_52"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:133 %c_26 = select i1 %xor_ln3411_8, i30 %c_25, i30 %or_ln3399_8

]]></Node>
<StgValue><ssdm name="c_26"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:134 %a_53 = select i1 %xor_ln3411_8, i10 %a_52, i10 %a_51

]]></Node>
<StgValue><ssdm name="a_53"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="28" op_0_bw="30">
<![CDATA[
entry:135 %trunc_ln3406_7 = trunc i30 %c_26

]]></Node>
<StgValue><ssdm name="trunc_ln3406_7"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:137 %c_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_26, i2 %r_V_9

]]></Node>
<StgValue><ssdm name="c_27"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:138 %or_ln3399_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_7, i2 %r_V_9

]]></Node>
<StgValue><ssdm name="or_ln3399_9"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
entry:139 %a_54 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %a_53, i1 0

]]></Node>
<StgValue><ssdm name="a_54"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
entry:140 %shl_ln3410_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %a_53, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_9"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:141 %b_9 = or i12 %shl_ln3410_9, i12 1

]]></Node>
<StgValue><ssdm name="b_9"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="12">
<![CDATA[
entry:142 %zext_ln3399_17 = zext i12 %b_9

]]></Node>
<StgValue><ssdm name="zext_ln3399_17"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="12">
<![CDATA[
entry:143 %zext_ln3399_18 = zext i12 %b_9

]]></Node>
<StgValue><ssdm name="zext_ln3399_18"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:144 %icmp_ln3411_9 = icmp_ult  i32 %c_27, i32 %zext_ln3399_17

]]></Node>
<StgValue><ssdm name="icmp_ln3411_9"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:145 %xor_ln3411_9 = xor i1 %icmp_ln3411_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_9"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:146 %c_28 = sub i30 %or_ln3399_9, i30 %zext_ln3399_18

]]></Node>
<StgValue><ssdm name="c_28"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:147 %a_55 = or i11 %a_54, i11 1

]]></Node>
<StgValue><ssdm name="a_55"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:148 %c_29 = select i1 %xor_ln3411_9, i30 %c_28, i30 %or_ln3399_9

]]></Node>
<StgValue><ssdm name="c_29"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:149 %a_56 = select i1 %xor_ln3411_9, i11 %a_55, i11 %a_54

]]></Node>
<StgValue><ssdm name="a_56"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="30">
<![CDATA[
entry:150 %trunc_ln3406_8 = trunc i30 %c_29

]]></Node>
<StgValue><ssdm name="trunc_ln3406_8"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:152 %c_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_29, i2 %r_V_10

]]></Node>
<StgValue><ssdm name="c_30"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
entry:155 %shl_ln3410_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %a_56, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_s"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:156 %b_10 = or i13 %shl_ln3410_s, i13 1

]]></Node>
<StgValue><ssdm name="b_10"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="13">
<![CDATA[
entry:157 %zext_ln3399_19 = zext i13 %b_10

]]></Node>
<StgValue><ssdm name="zext_ln3399_19"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:159 %icmp_ln3411_10 = icmp_ult  i32 %c_30, i32 %zext_ln3399_19

]]></Node>
<StgValue><ssdm name="icmp_ln3411_10"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:160 %xor_ln3411_10 = xor i1 %icmp_ln3411_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="31">
<![CDATA[
entry:1 %r_V_14 = trunc i31 %value_read

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:153 %or_ln3399_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_8, i2 %r_V_10

]]></Node>
<StgValue><ssdm name="or_ln3399_s"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:154 %a_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %a_56, i1 0

]]></Node>
<StgValue><ssdm name="a_57"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln3411_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="30" op_0_bw="13">
<![CDATA[
entry:158 %zext_ln3399_20 = zext i13 %b_10

]]></Node>
<StgValue><ssdm name="zext_ln3399_20"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln3411_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:161 %c_31 = sub i30 %or_ln3399_s, i30 %zext_ln3399_20

]]></Node>
<StgValue><ssdm name="c_31"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln3411_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:162 %a_58 = or i12 %a_57, i12 1

]]></Node>
<StgValue><ssdm name="a_58"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:163 %c_32 = select i1 %xor_ln3411_10, i30 %c_31, i30 %or_ln3399_s

]]></Node>
<StgValue><ssdm name="c_32"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:164 %a_59 = select i1 %xor_ln3411_10, i12 %a_58, i12 %a_57

]]></Node>
<StgValue><ssdm name="a_59"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="30">
<![CDATA[
entry:165 %trunc_ln3406_9 = trunc i30 %c_32

]]></Node>
<StgValue><ssdm name="trunc_ln3406_9"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:167 %c_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_32, i2 %r_V_11

]]></Node>
<StgValue><ssdm name="c_33"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:168 %or_ln3399_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_9, i2 %r_V_11

]]></Node>
<StgValue><ssdm name="or_ln3399_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
entry:169 %a_60 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %a_59, i1 0

]]></Node>
<StgValue><ssdm name="a_60"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
entry:170 %shl_ln3410_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %a_59, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_10"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:171 %b_11 = or i14 %shl_ln3410_10, i14 1

]]></Node>
<StgValue><ssdm name="b_11"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="14">
<![CDATA[
entry:172 %zext_ln3399_21 = zext i14 %b_11

]]></Node>
<StgValue><ssdm name="zext_ln3399_21"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="30" op_0_bw="14">
<![CDATA[
entry:173 %zext_ln3399_22 = zext i14 %b_11

]]></Node>
<StgValue><ssdm name="zext_ln3399_22"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174 %icmp_ln3411_11 = icmp_ult  i32 %c_33, i32 %zext_ln3399_21

]]></Node>
<StgValue><ssdm name="icmp_ln3411_11"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:175 %xor_ln3411_11 = xor i1 %icmp_ln3411_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_11"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:176 %c_34 = sub i30 %or_ln3399_1, i30 %zext_ln3399_22

]]></Node>
<StgValue><ssdm name="c_34"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:177 %a_61 = or i13 %a_60, i13 1

]]></Node>
<StgValue><ssdm name="a_61"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:178 %c_35 = select i1 %xor_ln3411_11, i30 %c_34, i30 %or_ln3399_1

]]></Node>
<StgValue><ssdm name="c_35"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry:179 %a_62 = select i1 %xor_ln3411_11, i13 %a_61, i13 %a_60

]]></Node>
<StgValue><ssdm name="a_62"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="30">
<![CDATA[
entry:180 %trunc_ln3406_10 = trunc i30 %c_35

]]></Node>
<StgValue><ssdm name="trunc_ln3406_10"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:182 %c_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_35, i2 %r_V_12

]]></Node>
<StgValue><ssdm name="c_36"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:183 %or_ln3399_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_10, i2 %r_V_12

]]></Node>
<StgValue><ssdm name="or_ln3399_10"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry:184 %a_63 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %a_62, i1 0

]]></Node>
<StgValue><ssdm name="a_63"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:185 %shl_ln3410_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %a_62, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_11"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:186 %b_12 = or i15 %shl_ln3410_11, i15 1

]]></Node>
<StgValue><ssdm name="b_12"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="15">
<![CDATA[
entry:187 %zext_ln3399_23 = zext i15 %b_12

]]></Node>
<StgValue><ssdm name="zext_ln3399_23"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="30" op_0_bw="15">
<![CDATA[
entry:188 %zext_ln3399_24 = zext i15 %b_12

]]></Node>
<StgValue><ssdm name="zext_ln3399_24"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:189 %icmp_ln3411_12 = icmp_ult  i32 %c_36, i32 %zext_ln3399_23

]]></Node>
<StgValue><ssdm name="icmp_ln3411_12"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:190 %xor_ln3411_12 = xor i1 %icmp_ln3411_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_12"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:191 %c_37 = sub i30 %or_ln3399_10, i30 %zext_ln3399_24

]]></Node>
<StgValue><ssdm name="c_37"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:192 %a_64 = or i14 %a_63, i14 1

]]></Node>
<StgValue><ssdm name="a_64"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:193 %c_38 = select i1 %xor_ln3411_12, i30 %c_37, i30 %or_ln3399_10

]]></Node>
<StgValue><ssdm name="c_38"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:194 %a_65 = select i1 %xor_ln3411_12, i14 %a_64, i14 %a_63

]]></Node>
<StgValue><ssdm name="a_65"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="28" op_0_bw="30">
<![CDATA[
entry:195 %trunc_ln3406_11 = trunc i30 %c_38

]]></Node>
<StgValue><ssdm name="trunc_ln3406_11"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:197 %c_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_38, i2 %r_V_13

]]></Node>
<StgValue><ssdm name="c_39"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:198 %or_ln3399_11 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_11, i2 %r_V_13

]]></Node>
<StgValue><ssdm name="or_ln3399_11"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
entry:199 %a_66 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %a_65, i1 0

]]></Node>
<StgValue><ssdm name="a_66"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
entry:200 %shl_ln3410_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %a_65, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_12"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:201 %b_13 = or i16 %shl_ln3410_12, i16 1

]]></Node>
<StgValue><ssdm name="b_13"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="16">
<![CDATA[
entry:202 %zext_ln3399_25 = zext i16 %b_13

]]></Node>
<StgValue><ssdm name="zext_ln3399_25"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="16">
<![CDATA[
entry:203 %zext_ln3399_26 = zext i16 %b_13

]]></Node>
<StgValue><ssdm name="zext_ln3399_26"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:204 %icmp_ln3411_13 = icmp_ult  i32 %c_39, i32 %zext_ln3399_25

]]></Node>
<StgValue><ssdm name="icmp_ln3411_13"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:205 %xor_ln3411_13 = xor i1 %icmp_ln3411_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_13"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:206 %c_40 = sub i30 %or_ln3399_11, i30 %zext_ln3399_26

]]></Node>
<StgValue><ssdm name="c_40"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:207 %a_67 = or i15 %a_66, i15 1

]]></Node>
<StgValue><ssdm name="a_67"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:208 %c_41 = select i1 %xor_ln3411_13, i30 %c_40, i30 %or_ln3399_11

]]></Node>
<StgValue><ssdm name="c_41"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:209 %a_68 = select i1 %xor_ln3411_13, i15 %a_67, i15 %a_66

]]></Node>
<StgValue><ssdm name="a_68"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:210 %c_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_41, i2 %r_V_14

]]></Node>
<StgValue><ssdm name="c_42"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
entry:211 %a_69 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %a_68, i1 0

]]></Node>
<StgValue><ssdm name="a_69"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
entry:212 %shl_ln3410_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %a_68, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3410_13"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:213 %b_14 = or i17 %shl_ln3410_13, i17 1

]]></Node>
<StgValue><ssdm name="b_14"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="17">
<![CDATA[
entry:214 %zext_ln3399_27 = zext i17 %b_14

]]></Node>
<StgValue><ssdm name="zext_ln3399_27"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:215 %icmp_ln3411_14 = icmp_ult  i32 %c_42, i32 %zext_ln3399_27

]]></Node>
<StgValue><ssdm name="icmp_ln3411_14"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:216 %xor_ln3411_14 = xor i1 %icmp_ln3411_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3411_14"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:217 %or_ln3414 = or i16 %a_69, i16 1

]]></Node>
<StgValue><ssdm name="or_ln3414"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:218 %a_70 = select i1 %xor_ln3411_14, i16 %or_ln3414, i16 %a_69

]]></Node>
<StgValue><ssdm name="a_70"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16">
<![CDATA[
entry:219 %ret_ln3417 = ret i16 %a_70

]]></Node>
<StgValue><ssdm name="ret_ln3417"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
