-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layers_test_pool_layer_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_VITIS_LOOP_37_6_VITIS_LOOP_4_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pool1_to_pool2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pool1_to_pool2_full_n : IN STD_LOGIC;
    pool1_to_pool2_write : OUT STD_LOGIC;
    pool1_to_pool2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_to_pool2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    IN_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    IN_2_ce0 : OUT STD_LOGIC;
    IN_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    IN_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    IN_2_ce1 : OUT STD_LOGIC;
    IN_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of layers_test_pool_layer_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_VITIS_LOOP_37_6_VITIS_LOOP_4_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1880 : STD_LOGIC_VECTOR (12 downto 0) := "1100010000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv8_C4 : STD_LOGIC_VECTOR (7 downto 0) := "11000100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln41_2_reg_931 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_931_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_1_reg_935 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_1_reg_935_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op149_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln35_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal pool1_to_pool2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal icmp_ln35_reg_840 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln35_reg_840_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_844 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_844_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_844_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_reg_855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal xor_ln35_reg_855_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_reg_861 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_1_fu_265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_1_reg_866 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_1_reg_866_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_38_fu_271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_38_reg_873 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_38_reg_873_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten38_mid295_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten38_mid295_reg_879 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten23_mid260_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten23_mid260_reg_884 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_40_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_40_reg_892 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln38_fu_561_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln38_reg_897 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln38_fu_567_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln38_reg_902 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_571_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_reg_907 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln41_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_reg_912 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_reg_912_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_fu_605_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln46_reg_916 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln46_fu_611_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln46_reg_921 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln44_fu_619_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln44_reg_926 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln41_2_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_931_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_1_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_1_reg_935_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal IN_2_load_reg_949 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal zext_ln38_4_fu_701_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_3_fu_739_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_col_fu_86 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal add_ln41_fu_625_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal k_row_fu_90 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln40_fu_515_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten21_fu_94 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal select_ln40_1_fu_341_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ocol_fu_98 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal select_ln37_fu_470_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten36_fu_102 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln37_1_fu_282_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal orow_fu_106 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal select_ln36_fu_429_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten61_fu_110 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln36_1_fu_233_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_indvar_flatten61_load : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal och_fu_114 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln35_1_fu_399_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten96_fu_118 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln35_1_fu_215_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten96_load : STD_LOGIC_VECTOR (12 downto 0);
    signal max_1_fu_122 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal max_3_fu_757_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal IN_2_ce1_local : STD_LOGIC;
    signal IN_2_ce0_local : STD_LOGIC;
    signal add_ln36_1_fu_227_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln37_1_fu_276_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_flatten38_not_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_2_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_39_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_1_fu_335_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal first_iter_3138_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln35_fu_369_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln35_fu_375_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln35_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln36_fu_406_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ocol_mid243_fu_412_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal first_iter_3_mid254_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_mid256_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten23_mid260_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln37_fu_436_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_row_mid228_fu_442_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_41_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_mid235_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_42_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_fu_477_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal first_iter_3_mid1_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3_mid233_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_531_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_fu_523_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln38_fu_539_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_549_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln38_fu_543_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln38_1_fu_557_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_col_mid2_fu_493_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal first_iter_3_mid2_fu_507_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln40_fu_591_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_595_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln46_fu_601_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_fu_615_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_668_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_fu_675_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln38_2_fu_682_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln38_1_fu_686_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln38_3_fu_692_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln38_1_fu_695_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_706_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_5_fu_713_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln46_1_fu_720_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln41_fu_724_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln46_2_fu_730_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln46_1_fu_733_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln46_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component layers_test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component layers_test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten21_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    indvar_flatten21_fu_94 <= ap_const_lv4_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln35_reg_840_pp0_iter1_reg = ap_const_lv1_0))) then 
                    indvar_flatten21_fu_94 <= select_ln40_1_fu_341_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten36_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten36_fu_102 <= ap_const_lv6_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln35_reg_840 = ap_const_lv1_0))) then 
                    indvar_flatten36_fu_102 <= select_ln37_1_fu_282_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten61_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln35_fu_209_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten61_fu_110 <= select_ln36_1_fu_233_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten61_fu_110 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten96_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln35_fu_209_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten96_fu_118 <= add_ln35_1_fu_215_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten96_fu_118 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    k_col_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    k_col_fu_86 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    k_col_fu_86 <= add_ln41_fu_625_p2;
                end if;
            end if; 
        end if;
    end process;

    k_row_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    k_row_fu_90 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    k_row_fu_90 <= select_ln40_fu_515_p3;
                end if;
            end if; 
        end if;
    end process;

    max_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_lv1_1 = and_ln41_reg_912_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    max_1_fu_122 <= IN_2_q1;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    max_1_fu_122 <= max_3_fu_757_p3;
                end if;
            end if; 
        end if;
    end process;

    och_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    och_fu_114 <= ap_const_lv6_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    och_fu_114 <= select_ln35_1_fu_399_p3;
                end if;
            end if; 
        end if;
    end process;

    ocol_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ocol_fu_98 <= ap_const_lv3_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    ocol_fu_98 <= select_ln37_fu_470_p3;
                end if;
            end if; 
        end if;
    end process;

    orow_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    orow_fu_106 <= ap_const_lv3_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    orow_fu_106 <= select_ln36_fu_429_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                IN_2_load_reg_949 <= IN_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                    add_ln38_reg_897(9 downto 1) <= add_ln38_fu_561_p2(9 downto 1);
                add_ln44_reg_926 <= add_ln44_fu_619_p2;
                add_ln46_reg_916 <= add_ln46_fu_605_p2;
                and_ln35_1_reg_866_pp0_iter2_reg <= and_ln35_1_reg_866;
                and_ln41_reg_912 <= and_ln41_fu_585_p2;
                and_ln41_reg_912_pp0_iter4_reg <= and_ln41_reg_912;
                empty_38_reg_873_pp0_iter2_reg <= empty_38_reg_873;
                empty_40_reg_892 <= empty_40_fu_330_p2;
                exitcond_flatten23_mid260_reg_884 <= exitcond_flatten23_mid260_fu_319_p2;
                icmp_ln40_1_reg_935 <= icmp_ln40_1_fu_637_p2;
                icmp_ln40_1_reg_935_pp0_iter4_reg <= icmp_ln40_1_reg_935;
                icmp_ln40_1_reg_935_pp0_iter5_reg <= icmp_ln40_1_reg_935_pp0_iter4_reg;
                icmp_ln41_2_reg_931 <= icmp_ln41_2_fu_631_p2;
                icmp_ln41_2_reg_931_pp0_iter4_reg <= icmp_ln41_2_reg_931;
                icmp_ln41_2_reg_931_pp0_iter5_reg <= icmp_ln41_2_reg_931_pp0_iter4_reg;
                not_exitcond_flatten38_mid295_reg_879 <= not_exitcond_flatten38_mid295_fu_309_p2;
                    shl_ln_reg_907(3 downto 1) <= shl_ln_fu_571_p3(3 downto 1);
                    trunc_ln38_reg_902(8 downto 1) <= trunc_ln38_fu_567_p1(8 downto 1);
                trunc_ln46_reg_921 <= trunc_ln46_fu_611_p1;
                xor_ln35_reg_855_pp0_iter2_reg <= xor_ln35_reg_855;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln35_1_reg_866 <= and_ln35_1_fu_265_p2;
                empty_38_reg_873 <= empty_38_fu_271_p2;
                icmp_ln37_reg_861 <= icmp_ln37_fu_259_p2;
                xor_ln35_reg_855 <= xor_ln35_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln35_reg_840 <= icmp_ln35_fu_209_p2;
                icmp_ln35_reg_840_pp0_iter1_reg <= icmp_ln35_reg_840;
                icmp_ln36_reg_844 <= icmp_ln36_fu_221_p2;
                icmp_ln36_reg_844_pp0_iter1_reg <= icmp_ln36_reg_844;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln36_reg_844_pp0_iter2_reg <= icmp_ln36_reg_844_pp0_iter1_reg;
            end if;
        end if;
    end process;
    add_ln38_reg_897(0) <= '0';
    trunc_ln38_reg_902(0) <= '0';
    shl_ln_reg_907(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    IN_2_address0 <= zext_ln46_3_fu_739_p1(13 - 1 downto 0);
    IN_2_address1 <= zext_ln38_4_fu_701_p1(13 - 1 downto 0);
    IN_2_ce0 <= IN_2_ce0_local;

    IN_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            IN_2_ce0_local <= ap_const_logic_1;
        else 
            IN_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    IN_2_ce1 <= IN_2_ce1_local;

    IN_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            IN_2_ce1_local <= ap_const_logic_1;
        else 
            IN_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln35_1_fu_215_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten96_load) + unsigned(ap_const_lv13_1));
    add_ln35_fu_369_p2 <= std_logic_vector(unsigned(och_fu_114) + unsigned(ap_const_lv6_1));
    add_ln36_1_fu_227_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten61_load) + unsigned(ap_const_lv8_1));
    add_ln36_fu_406_p2 <= std_logic_vector(unsigned(select_ln35_fu_375_p3) + unsigned(ap_const_lv3_1));
    add_ln37_1_fu_276_p2 <= std_logic_vector(unsigned(indvar_flatten36_fu_102) + unsigned(ap_const_lv6_1));
    add_ln37_fu_436_p2 <= std_logic_vector(unsigned(ocol_mid243_fu_412_p3) + unsigned(ap_const_lv3_1));
    add_ln38_1_fu_695_p2 <= std_logic_vector(unsigned(sub_ln38_1_fu_686_p2) + unsigned(zext_ln38_3_fu_692_p1));
    add_ln38_fu_561_p2 <= std_logic_vector(unsigned(sub_ln38_fu_543_p2) + unsigned(zext_ln38_1_fu_557_p1));
    add_ln40_1_fu_335_p2 <= std_logic_vector(unsigned(indvar_flatten21_fu_94) + unsigned(ap_const_lv4_1));
    add_ln40_fu_477_p2 <= std_logic_vector(unsigned(k_row_mid228_fu_442_p3) + unsigned(ap_const_lv2_1));
    add_ln41_fu_625_p2 <= std_logic_vector(unsigned(k_col_mid2_fu_493_p3) + unsigned(ap_const_lv2_1));
    add_ln44_fu_619_p2 <= std_logic_vector(unsigned(shl_ln_fu_571_p3) + unsigned(zext_ln41_fu_615_p1));
    add_ln46_1_fu_733_p2 <= std_logic_vector(unsigned(sub_ln41_fu_724_p2) + unsigned(zext_ln46_2_fu_730_p1));
    add_ln46_fu_605_p2 <= std_logic_vector(unsigned(sub_ln38_fu_543_p2) + unsigned(zext_ln46_fu_601_p1));
    and_ln35_1_fu_265_p2 <= (xor_ln35_fu_254_p2 and icmp_ln37_fu_259_p2);
    and_ln35_2_fu_314_p2 <= (xor_ln35_reg_855 and icmp_ln40_fu_298_p2);
    and_ln35_fu_424_p2 <= (xor_ln35_reg_855_pp0_iter2_reg and icmp_ln41_fu_393_p2);
    and_ln41_fu_585_p2 <= (icmp_ln41_1_fu_579_p2 and first_iter_3_mid2_fu_507_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state7_pp0_stage0_iter6_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6_grp1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state7_pp0_stage0_iter6_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6_grp1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state7_pp0_stage0_iter6_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state7_pp0_stage0_iter6_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6_grp1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter6_grp1_assign_proc : process(pool1_to_pool2_full_n, ap_predicate_op149_write_state7)
    begin
                ap_block_state7_pp0_stage0_iter6_grp1 <= ((ap_predicate_op149_write_state7 = ap_const_boolean_1) and (pool1_to_pool2_full_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln35_fu_209_p2)
    begin
        if (((icmp_ln35_fu_209_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln35_reg_840_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln35_reg_840_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op149_write_state7_assign_proc : process(icmp_ln41_2_reg_931_pp0_iter5_reg, icmp_ln40_1_reg_935_pp0_iter5_reg)
    begin
                ap_predicate_op149_write_state7 <= ((icmp_ln40_1_reg_935_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln41_2_reg_931_pp0_iter5_reg = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten61_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten61_fu_110, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten61_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten61_load <= indvar_flatten61_fu_110;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten96_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten96_fu_118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten96_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten96_load <= indvar_flatten96_fu_118;
        end if; 
    end process;

    empty_38_fu_271_p2 <= (icmp_ln36_reg_844 or and_ln35_1_fu_265_p2);
    empty_39_fu_325_p2 <= (exitcond_flatten23_mid260_fu_319_p2 or and_ln35_1_reg_866);
    empty_40_fu_330_p2 <= (icmp_ln36_reg_844_pp0_iter1_reg or empty_39_fu_325_p2);
    empty_41_fu_483_p2 <= (exitcond_flatten23_mid260_reg_884 or empty_38_reg_873_pp0_iter2_reg);
    empty_42_fu_487_p2 <= (icmp_ln41_mid235_fu_464_p2 or empty_41_fu_483_p2);
    empty_fu_595_p2 <= std_logic_vector(unsigned(tmp_fu_549_p3) + unsigned(zext_ln40_fu_591_p1));
    exitcond_flatten23_mid260_fu_319_p2 <= (not_exitcond_flatten38_mid295_fu_309_p2 and and_ln35_2_fu_314_p2);
    exitcond_flatten38_not_fu_304_p2 <= (icmp_ln37_reg_861 xor ap_const_lv1_1);
    first_iter_3138_fu_382_p2 <= "1" when (k_row_fu_90 = ap_const_lv2_0) else "0";
    first_iter_3_mid1_fu_501_p2 <= "1" when (add_ln40_fu_477_p2 = ap_const_lv2_0) else "0";
    first_iter_3_mid233_fu_449_p2 <= (first_iter_3_mid254_fu_419_p2 or exitcond_flatten23_mid260_reg_884);
    first_iter_3_mid254_fu_419_p2 <= (or_ln35_fu_388_p2 or and_ln35_1_reg_866_pp0_iter2_reg);
    first_iter_3_mid2_fu_507_p3 <= 
        first_iter_3_mid1_fu_501_p2 when (icmp_ln41_mid235_fu_464_p2(0) = '1') else 
        first_iter_3_mid233_fu_449_p2;
    icmp_ln35_fu_209_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten96_load = ap_const_lv13_1880) else "0";
    icmp_ln36_fu_221_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten61_load = ap_const_lv8_C4) else "0";
    icmp_ln37_fu_259_p2 <= "1" when (indvar_flatten36_fu_102 = ap_const_lv6_1C) else "0";
    icmp_ln40_1_fu_637_p2 <= "1" when (select_ln40_fu_515_p3 = ap_const_lv2_1) else "0";
    icmp_ln40_fu_298_p2 <= "1" when (indvar_flatten21_fu_94 = ap_const_lv4_4) else "0";
    icmp_ln41_1_fu_579_p2 <= "1" when (k_col_mid2_fu_493_p3 = ap_const_lv2_0) else "0";
    icmp_ln41_2_fu_631_p2 <= "1" when (add_ln41_fu_625_p2 = ap_const_lv2_2) else "0";
    icmp_ln41_fu_393_p2 <= "1" when (k_col_fu_86 = ap_const_lv2_2) else "0";
    icmp_ln41_mid235_fu_464_p2 <= (not_exitcond_flatten23_mid260_fu_454_p2 and icmp_ln41_mid256_fu_459_p2);
    icmp_ln41_mid256_fu_459_p2 <= (not_exitcond_flatten38_mid295_reg_879 and and_ln35_fu_424_p2);
    icmp_ln46_fu_752_p2 <= "1" when (signed(max_1_fu_122) < signed(IN_2_load_reg_949)) else "0";
    k_col_mid2_fu_493_p3 <= 
        ap_const_lv2_0 when (empty_42_fu_487_p2(0) = '1') else 
        k_col_fu_86;
    k_row_mid228_fu_442_p3 <= 
        ap_const_lv2_0 when (empty_40_reg_892(0) = '1') else 
        k_row_fu_90;
    max_3_fu_757_p3 <= 
        IN_2_load_reg_949 when (icmp_ln46_fu_752_p2(0) = '1') else 
        max_1_fu_122;
    not_exitcond_flatten23_mid260_fu_454_p2 <= (exitcond_flatten23_mid260_reg_884 xor ap_const_lv1_1);
    not_exitcond_flatten38_mid295_fu_309_p2 <= (icmp_ln36_reg_844_pp0_iter1_reg or exitcond_flatten38_not_fu_304_p2);
    ocol_mid243_fu_412_p3 <= 
        ap_const_lv3_0 when (empty_38_reg_873_pp0_iter2_reg(0) = '1') else 
        ocol_fu_98;
    or_ln35_fu_388_p2 <= (icmp_ln36_reg_844_pp0_iter2_reg or first_iter_3138_fu_382_p2);
    p_shl_fu_523_p3 <= (select_ln35_1_fu_399_p3 & ap_const_lv4_0);

    pool1_to_pool2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter6, pool1_to_pool2_full_n, ap_predicate_op149_write_state7, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_predicate_op149_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            pool1_to_pool2_blk_n <= pool1_to_pool2_full_n;
        else 
            pool1_to_pool2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    pool1_to_pool2_din <= 
        IN_2_load_reg_949 when (icmp_ln46_fu_752_p2(0) = '1') else 
        max_1_fu_122;

    pool1_to_pool2_write_assign_proc : process(ap_enable_reg_pp0_iter6, ap_predicate_op149_write_state7, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_predicate_op149_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            pool1_to_pool2_write <= ap_const_logic_1;
        else 
            pool1_to_pool2_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln35_1_fu_399_p3 <= 
        add_ln35_fu_369_p2 when (icmp_ln36_reg_844_pp0_iter2_reg(0) = '1') else 
        och_fu_114;
    select_ln35_fu_375_p3 <= 
        ap_const_lv3_0 when (icmp_ln36_reg_844_pp0_iter2_reg(0) = '1') else 
        orow_fu_106;
    select_ln36_1_fu_233_p3 <= 
        ap_const_lv8_1 when (icmp_ln36_fu_221_p2(0) = '1') else 
        add_ln36_1_fu_227_p2;
    select_ln36_fu_429_p3 <= 
        add_ln36_fu_406_p2 when (and_ln35_1_reg_866_pp0_iter2_reg(0) = '1') else 
        select_ln35_fu_375_p3;
    select_ln37_1_fu_282_p3 <= 
        ap_const_lv6_1 when (empty_38_fu_271_p2(0) = '1') else 
        add_ln37_1_fu_276_p2;
    select_ln37_fu_470_p3 <= 
        add_ln37_fu_436_p2 when (exitcond_flatten23_mid260_reg_884(0) = '1') else 
        ocol_mid243_fu_412_p3;
    select_ln40_1_fu_341_p3 <= 
        ap_const_lv4_1 when (empty_40_fu_330_p2(0) = '1') else 
        add_ln40_1_fu_335_p2;
    select_ln40_fu_515_p3 <= 
        add_ln40_fu_477_p2 when (icmp_ln41_mid235_fu_464_p2(0) = '1') else 
        k_row_mid228_fu_442_p3;
    shl_ln_fu_571_p3 <= (select_ln37_fu_470_p3 & ap_const_lv1_0);
    sub_ln38_1_fu_686_p2 <= std_logic_vector(unsigned(tmp_3_fu_675_p3) - unsigned(zext_ln38_2_fu_682_p1));
    sub_ln38_fu_543_p2 <= std_logic_vector(unsigned(p_shl_fu_523_p3) - unsigned(zext_ln38_fu_539_p1));
    sub_ln41_fu_724_p2 <= std_logic_vector(unsigned(tmp_5_fu_713_p3) - unsigned(zext_ln46_1_fu_720_p1));
    tmp_1_fu_531_p3 <= (select_ln35_1_fu_399_p3 & ap_const_lv1_0);
    tmp_2_fu_668_p3 <= (add_ln38_reg_897 & ap_const_lv1_0);
    tmp_3_fu_675_p3 <= (trunc_ln38_reg_902 & ap_const_lv4_0);
    tmp_4_fu_706_p3 <= (add_ln46_reg_916 & ap_const_lv1_0);
    tmp_5_fu_713_p3 <= (trunc_ln46_reg_921 & ap_const_lv4_0);
    tmp_fu_549_p3 <= (select_ln36_fu_429_p3 & ap_const_lv1_0);
    trunc_ln38_fu_567_p1 <= add_ln38_fu_561_p2(9 - 1 downto 0);
    trunc_ln46_fu_611_p1 <= add_ln46_fu_605_p2(9 - 1 downto 0);
    xor_ln35_fu_254_p2 <= (icmp_ln36_reg_844 xor ap_const_lv1_1);
    zext_ln38_1_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_549_p3),10));
    zext_ln38_2_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_668_p3),13));
    zext_ln38_3_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_907),13));
    zext_ln38_4_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln38_1_fu_695_p2),64));
    zext_ln38_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_531_p3),10));
    zext_ln40_fu_591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_fu_515_p3),4));
    zext_ln41_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_col_mid2_fu_493_p3),4));
    zext_ln46_1_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_706_p3),13));
    zext_ln46_2_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln44_reg_926),13));
    zext_ln46_3_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_1_fu_733_p2),64));
    zext_ln46_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_595_p2),10));
end behav;
