module program_counter (
    input  wire        clk,
    input  wire        reset,
    input  wire        enable,
    input  wire [7:0]  next_pc,
    output reg  [7:0]  pc
);

    always @(posedge clk or posedge reset) begin
        if (reset)
            pc <= 8'b0;
        else if (enable)
            pc <= next_pc;
    end

endmodule