INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/28220/Desktop/MCULEARN/Xilinx/Xilinx_project/vivado_project_i9/USART_MAX/USART_MAX.srcs/sources_1/new/USART_MAX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/28220/Desktop/MCULEARN/Xilinx/Xilinx_project/vivado_project_i9/USART_MAX/USART_MAX.srcs/sources_1/new/uart_tx_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/28220/Desktop/MCULEARN/Xilinx/Xilinx_project/vivado_project_i9/USART_MAX/USART_MAX.srcs/sim_1/new/USART_MAX_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USART_MAX_tb
