

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Thu Nov 21 01:37:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16034|  16034|  16034|  16034|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |- sizeLoop  |  16032|  16032|        49|         16|          4|  1000|    yes   |
        +------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    306|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     557|   1271|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    731|
|Register         |        0|      -|    2689|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|    3246|   2404|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       3|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fcmp_32ns_32ns_1_1_1_U4            |myFuncAccel_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|  239|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U3   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                            |        0|      8|  557| 1271|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_544_p2                       |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage10_00001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_00001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage10_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage11_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage12_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage13_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage14_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage15_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage2_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_pp0_stage13_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1175                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1178                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1182                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1185                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1190                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_177                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_225                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_285                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_484                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_615                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_770                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_774                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_778                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op100_read_state9      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op177_read_state19     |    and   |      0|  0|   2|           1|           1|
    |tmp_14_fu_585_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_19_fu_625_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_24_fu_672_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_29_fu_712_p2                    |    and   |      0|  0|   2|           1|           1|
    |notlhs5_fu_607_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |notlhs7_fu_654_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |notlhs9_fu_694_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_567_p2                    |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_700_p2                   |   icmp   |      0|  0|  18|          23|           1|
    |notrhs6_fu_613_p2                   |   icmp   |      0|  0|  18|          23|           1|
    |notrhs8_fu_660_p2                   |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_573_p2                    |   icmp   |      0|  0|  18|          23|           1|
    |tmp_1_fu_513_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |tmp_fu_507_p2                       |   icmp   |      0|  0|  13|          10|           6|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_00001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage7_iter0    |    or    |      0|  0|   2|           1|           1|
    |tmp_12_fu_579_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_619_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_666_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_27_fu_706_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_30_fu_631_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_31_fu_718_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_32_fu_724_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_728_p3                     |  select  |      0|  0|  30|           1|          30|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 306|         215|         111|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter3                             |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_164_p4                          |   9|          2|   10|         20|
    |ap_phi_mux_tempArrData0_load_0_1_phi_fu_223_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_0_4_phi_fu_188_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_0_5_phi_fu_200_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_0_6_phi_fu_212_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_0_s_phi_fu_176_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_1_1_phi_fu_267_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_1_phi_fu_278_p4        |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_2_1_phi_fu_311_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_2_phi_fu_322_p4        |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_3_1_phi_fu_356_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_3_phi_fu_368_p4        |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_phi_fu_234_p4          |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364    |   9|          2|   32|         64|
    |data0_address                                       |  27|          5|   32|        160|
    |data2_dataout                                       |  27|          5|   32|        160|
    |grp_fu_400_p0                                       |  44|          9|   32|        288|
    |grp_fu_400_p1                                       |  50|         11|   32|        352|
    |grp_fu_404_p0                                       |  50|         11|   32|        352|
    |grp_fu_404_p1                                       |  27|          5|   32|        160|
    |grp_fu_409_p0                                       |  50|         11|   32|        352|
    |grp_fu_409_p1                                       |  27|          5|   32|        160|
    |grp_fu_428_p0                                       |  27|          5|   32|        160|
    |i_reg_160                                           |   9|          2|   10|         20|
    |tempArrData0_load_0_1_reg_220                       |   9|          2|   32|         64|
    |tempArrData0_load_1_1_reg_264                       |   9|          2|   32|         64|
    |tempArrData0_load_1_reg_275                         |   9|          2|   32|         64|
    |tempArrData0_load_2_1_reg_308                       |   9|          2|   32|         64|
    |tempArrData0_load_2_reg_319                         |   9|          2|   32|         64|
    |tempArrData0_load_3_1_reg_352                       |   9|          2|   32|         64|
    |tempArrData0_load_3_reg_364                         |   9|          2|   32|         64|
    |tempArrData0_load_reg_231                           |   9|          2|   32|         64|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 731|        154| 1270|       4189|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_1_reg_220  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_1_reg_264  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_reg_275    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_2_1_reg_308  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_2_2_reg_341  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_2_3_reg_330  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_2_reg_319    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_reg_231      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364    |  32|   0|   32|          0|
    |data0_addr_1_read_1_reg_850                         |  32|   0|   32|          0|
    |data0_addr_1_read_2_reg_855                         |  32|   0|   32|          0|
    |data0_addr_1_read_3_reg_860                         |  32|   0|   32|          0|
    |data0_addr_1_read_reg_845                           |  32|   0|   32|          0|
    |data0_addr_2_read_1_reg_875                         |  32|   0|   32|          0|
    |data0_addr_2_read_2_reg_880                         |  32|   0|   32|          0|
    |data0_addr_2_read_3_reg_885                         |  32|   0|   32|          0|
    |data0_addr_2_read_reg_870                           |  32|   0|   32|          0|
    |data0_addr_read_1_reg_825                           |  32|   0|   32|          0|
    |data0_addr_read_2_reg_830                           |  32|   0|   32|          0|
    |data0_addr_read_3_reg_835                           |  32|   0|   32|          0|
    |data0_addr_read_reg_820                             |  32|   0|   32|          0|
    |data0_read_1_reg_780                                |  32|   0|   32|          0|
    |data0_read_2_reg_795                                |  32|   0|   32|          0|
    |data0_read_3_reg_805                                |  32|   0|   32|          0|
    |data0_read_reg_775                                  |  32|   0|   32|          0|
    |data1_addr_read_1_reg_800                           |  32|   0|   32|          0|
    |data1_addr_read_2_reg_810                           |  32|   0|   32|          0|
    |data1_addr_read_3_reg_815                           |  32|   0|   32|          0|
    |data1_addr_read_reg_785                             |  32|   0|   32|          0|
    |data2_addr_reg_770                                  |  10|   0|   32|         22|
    |i_1_reg_790                                         |  10|   0|   10|          0|
    |i_reg_160                                           |  10|   0|   10|          0|
    |reg_433                                             |  32|   0|   32|          0|
    |reg_439                                             |  32|   0|   32|          0|
    |reg_444                                             |  32|   0|   32|          0|
    |reg_450                                             |  32|   0|   32|          0|
    |reg_457                                             |  32|   0|   32|          0|
    |reg_463                                             |  32|   0|   32|          0|
    |reg_468                                             |  32|   0|   32|          0|
    |reg_474                                             |  32|   0|   32|          0|
    |reg_479                                             |  32|   0|   32|          0|
    |reg_484                                             |  32|   0|   32|          0|
    |tempArrData0_load_0_1_reg_220                       |  32|   0|   32|          0|
    |tempArrData0_load_0_2_reg_253                       |  32|   0|   32|          0|
    |tempArrData0_load_0_3_reg_242                       |  32|   0|   32|          0|
    |tempArrData0_load_0_4_reg_184                       |  32|   0|   32|          0|
    |tempArrData0_load_0_5_reg_196                       |  32|   0|   32|          0|
    |tempArrData0_load_0_6_reg_208                       |  32|   0|   32|          0|
    |tempArrData0_load_0_s_reg_172                       |  32|   0|   32|          0|
    |tempArrData0_load_1_1_reg_264                       |  32|   0|   32|          0|
    |tempArrData0_load_1_2_reg_297                       |  32|   0|   32|          0|
    |tempArrData0_load_1_3_reg_286                       |  32|   0|   32|          0|
    |tempArrData0_load_1_reg_275                         |  32|   0|   32|          0|
    |tempArrData0_load_2_1_reg_308                       |  32|   0|   32|          0|
    |tempArrData0_load_2_reg_319                         |  32|   0|   32|          0|
    |tempArrData0_load_3_1_reg_352                       |  32|   0|   32|          0|
    |tempArrData0_load_3_2_reg_388                       |  32|   0|   32|          0|
    |tempArrData0_load_3_3_reg_376                       |  32|   0|   32|          0|
    |tempArrData0_load_3_reg_364                         |  32|   0|   32|          0|
    |tempArrData0_load_reg_231                           |  32|   0|   32|          0|
    |tmp_13_reg_907                                      |   1|   0|    1|          0|
    |tmp_17_1_reg_912                                    |  32|   0|   32|          0|
    |tmp_17_2_reg_924                                    |  32|   0|   32|          0|
    |tmp_17_3_reg_936                                    |  32|   0|   32|          0|
    |tmp_1_reg_760                                       |   1|   0|    1|          0|
    |tmp_23_reg_931                                      |   1|   0|    1|          0|
    |tmp_29_2_reg_954                                    |  32|   0|   32|          0|
    |tmp_29_3_reg_959                                    |  32|   0|   32|          0|
    |tmp_30_reg_919                                      |   1|   0|    1|          0|
    |tmp_31_reg_943                                      |   1|   0|    1|          0|
    |tmp_34_0_3_reg_840                                  |  32|   0|   32|          0|
    |tmp_34_1_3_reg_865                                  |  32|   0|   32|          0|
    |tmp_34_2_3_reg_890                                  |  32|   0|   32|          0|
    |tmp_34_3_3_reg_895                                  |  32|   0|   32|          0|
    |tmp_7_reg_948                                       |   7|   0|   32|         25|
    |tmp_9_reg_900                                       |  32|   0|   32|          0|
    |tmp_reg_756                                         |   1|   0|    1|          0|
    |data2_addr_reg_770                                  |  64|  32|   32|         22|
    |tmp_1_reg_760                                       |  64|  32|    1|          0|
    |tmp_reg_756                                         |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |2689|  96| 2578|         69|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_done            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|size               |  in |   32|   ap_none  |     size     |    scalar    |
|dim                |  in |   32|   ap_none  |      dim     |    scalar    |
|threshold          |  in |   32|   ap_none  |   threshold  |    scalar    |
|data0_req_din      | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_full_n   |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_write    | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_empty_n  |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_read     | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_address      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_datain       |  in |   32|   ap_bus   |     data0    |    pointer   |
|data0_dataout      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_size         | out |   32|   ap_bus   |     data0    |    pointer   |
|data1_req_din      | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_full_n   |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_write    | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_empty_n  |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_read     | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_address      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_datain       |  in |   32|   ap_bus   |     data1    |    pointer   |
|data1_dataout      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_size         | out |   32|   ap_bus   |     data1    |    pointer   |
|data2_req_din      | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_full_n   |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_write    | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_empty_n  |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_read     | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_address      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_datain       |  in |   32|   ap_bus   |     data2    |    pointer   |
|data2_dataout      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_size         | out |   32|   ap_bus   |     data2    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 16, D = 49, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	51  / (tmp)
	8  / (!tmp)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	2  / true
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr inbounds float* %data0, i64 4" [../myAccel.c:53]   --->   Operation 62 'getelementptr' 'data0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data0_addr_1 = getelementptr inbounds float* %data0, i64 8" [../myAccel.c:53]   --->   Operation 63 'getelementptr' 'data0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data0_addr_2 = getelementptr inbounds float* %data0, i64 12" [../myAccel.c:53]   --->   Operation 64 'getelementptr' 'data0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:27]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %.preheader2.preheader.3 ]"   --->   Operation 66 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.77ns)   --->   "%tmp = icmp eq i10 %i, -24" [../myAccel.c:27]   --->   Operation 67 'icmp' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.77ns)   --->   "%tmp_1 = icmp eq i10 %i, 0" [../myAccel.c:52]   --->   Operation 68 'icmp' 'tmp_1' <Predicate = (!tmp)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 69 [2/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 69 'readreq' 'data0_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:62]   --->   Operation 70 'bitconcatenate' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 71 'readreq' 'data0_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_4 = zext i12 %tmp_2 to i64" [../myAccel.c:62]   --->   Operation 72 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_4" [../myAccel.c:62]   --->   Operation 73 'getelementptr' 'data1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:62]   --->   Operation 74 'readreq' 'data1_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_4" [../myAccel.c:103]   --->   Operation 75 'getelementptr' 'data2_addr' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 76 [1/1] (8.75ns)   --->   "%data0_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 76 'read' 'data0_read' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 77 [1/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:62]   --->   Operation 77 'readreq' 'data1_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 78 [1/1] (8.75ns)   --->   "%data0_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 78 'read' 'data0_read_1' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 79 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:62]   --->   Operation 79 'read' 'data1_addr_read' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_s = phi float [ undef, %0 ], [ %tempArrData0_load_3_3, %.preheader2.preheader.3 ]" [../myAccel.c:53]   --->   Operation 80 'phi' 'tempArrData0_load_0_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_4 = phi float [ undef, %0 ], [ %tempArrData0_load_3_2, %.preheader2.preheader.3 ]" [../myAccel.c:53]   --->   Operation 81 'phi' 'tempArrData0_load_0_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_5 = phi float [ undef, %0 ], [ %tempArrData0_load_3_1, %.preheader2.preheader.3 ]" [../myAccel.c:53]   --->   Operation 82 'phi' 'tempArrData0_load_0_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_6 = phi float [ undef, %0 ], [ %tempArrData0_load_3, %.preheader2.preheader.3 ]" [../myAccel.c:69]   --->   Operation 83 'phi' 'tempArrData0_load_0_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:27]   --->   Operation 85 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [../myAccel.c:27]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (8.75ns)   --->   "%data0_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 87 'read' 'data0_read_2' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 88 [1/1] (8.75ns)   --->   "%data1_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:62]   --->   Operation 88 'read' 'data1_addr_read_1' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 89 [2/2] (8.75ns)   --->   "%data0_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 89 'readreq' 'data0_addr_3_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 90 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %._crit_edge.0.0, label %.preheader2.preheader.0" [../myAccel.c:52]   --->   Operation 90 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_8 : Operation 91 [1/1] (8.75ns)   --->   "%data0_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 91 'read' 'data0_read_3' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_8 : Operation 92 [1/1] (8.75ns)   --->   "%data1_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:62]   --->   Operation 92 'read' 'data1_addr_read_2' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_8 : Operation 93 [1/2] (8.75ns)   --->   "%data0_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 93 'readreq' 'data0_addr_3_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 94 [1/1] (1.76ns)   --->   "br label %.preheader2.preheader.0" [../myAccel.c:54]   --->   Operation 94 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_1 = phi float [ %data0_read_1, %._crit_edge.0.0 ], [ %tempArrData0_load_0_5, %2 ]" [../myAccel.c:53]   --->   Operation 95 'phi' 'tempArrData0_load_0_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tempArrData0_load = phi float [ %data0_read, %._crit_edge.0.0 ], [ %tempArrData0_load_0_6, %2 ]" [../myAccel.c:53]   --->   Operation 96 'phi' 'tempArrData0_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 97 [4/4] (6.76ns)   --->   "%tmp_6 = fmul float %tempArrData0_load, %data1_addr_read" [../myAccel.c:69]   --->   Operation 97 'fmul' 'tmp_6' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [4/4] (6.76ns)   --->   "%tmp_34_0_1 = fmul float %tempArrData0_load_0_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 98 'fmul' 'tmp_34_0_1' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (8.75ns)   --->   "%data1_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:62]   --->   Operation 99 'read' 'data1_addr_read_3' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_9 : Operation 100 [1/1] (8.75ns)   --->   "%data0_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:53]   --->   Operation 100 'read' 'data0_addr_read' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_3 = phi float [ %data0_read_3, %._crit_edge.0.0 ], [ %tempArrData0_load_0_s, %2 ]" [../myAccel.c:53]   --->   Operation 101 'phi' 'tempArrData0_load_0_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_2 = phi float [ %data0_read_2, %._crit_edge.0.0 ], [ %tempArrData0_load_0_4, %2 ]" [../myAccel.c:53]   --->   Operation 102 'phi' 'tempArrData0_load_0_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 103 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %tempArrData0_load, %data1_addr_read" [../myAccel.c:69]   --->   Operation 103 'fmul' 'tmp_6' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [3/4] (5.70ns)   --->   "%tmp_34_0_1 = fmul float %tempArrData0_load_0_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 104 'fmul' 'tmp_34_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [4/4] (6.76ns)   --->   "%tmp_34_0_2 = fmul float %tempArrData0_load_0_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 105 'fmul' 'tmp_34_0_2' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [4/4] (6.76ns)   --->   "%tmp_34_0_3 = fmul float %tempArrData0_load_0_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 106 'fmul' 'tmp_34_0_3' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (8.75ns)   --->   "%data0_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:53]   --->   Operation 107 'read' 'data0_addr_read_1' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 108 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %tempArrData0_load, %data1_addr_read" [../myAccel.c:69]   --->   Operation 108 'fmul' 'tmp_6' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [2/4] (5.70ns)   --->   "%tmp_34_0_1 = fmul float %tempArrData0_load_0_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 109 'fmul' 'tmp_34_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [3/4] (5.70ns)   --->   "%tmp_34_0_2 = fmul float %tempArrData0_load_0_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 110 'fmul' 'tmp_34_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [3/4] (5.70ns)   --->   "%tmp_34_0_3 = fmul float %tempArrData0_load_0_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 111 'fmul' 'tmp_34_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (8.75ns)   --->   "%data0_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:53]   --->   Operation 112 'read' 'data0_addr_read_2' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_11 : Operation 113 [2/2] (8.75ns)   --->   "%data0_addr_7_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_1, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 113 'readreq' 'data0_addr_7_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 114 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %tempArrData0_load, %data1_addr_read" [../myAccel.c:69]   --->   Operation 114 'fmul' 'tmp_6' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/4] (5.70ns)   --->   "%tmp_34_0_1 = fmul float %tempArrData0_load_0_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 115 'fmul' 'tmp_34_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [2/4] (5.70ns)   --->   "%tmp_34_0_2 = fmul float %tempArrData0_load_0_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 116 'fmul' 'tmp_34_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [2/4] (5.70ns)   --->   "%tmp_34_0_3 = fmul float %tempArrData0_load_0_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 117 'fmul' 'tmp_34_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %._crit_edge.1.0, label %.preheader2.preheader.1" [../myAccel.c:52]   --->   Operation 118 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_12 : Operation 119 [1/1] (8.75ns)   --->   "%data0_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:53]   --->   Operation 119 'read' 'data0_addr_read_3' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_12 : Operation 120 [1/2] (8.75ns)   --->   "%data0_addr_7_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_1, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 120 'readreq' 'data0_addr_7_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 121 [1/4] (5.70ns)   --->   "%tmp_34_0_2 = fmul float %tempArrData0_load_0_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 121 'fmul' 'tmp_34_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/4] (5.70ns)   --->   "%tmp_34_0_3 = fmul float %tempArrData0_load_0_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 122 'fmul' 'tmp_34_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (1.76ns)   --->   "br label %.preheader2.preheader.1" [../myAccel.c:54]   --->   Operation 123 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tempArrData0_load_1_1 = phi float [ %data0_addr_read_1, %._crit_edge.1.0 ], [ %tempArrData0_load_0_1, %.preheader2.preheader.0 ]" [../myAccel.c:53]   --->   Operation 124 'phi' 'tempArrData0_load_1_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tempArrData0_load_1 = phi float [ %data0_addr_read, %._crit_edge.1.0 ], [ %tempArrData0_load, %.preheader2.preheader.0 ]" [../myAccel.c:53]   --->   Operation 125 'phi' 'tempArrData0_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 126 [4/4] (6.76ns)   --->   "%tmp_34_1 = fmul float %tempArrData0_load_1, %data1_addr_read" [../myAccel.c:69]   --->   Operation 126 'fmul' 'tmp_34_1' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [4/4] (6.76ns)   --->   "%tmp_34_1_1 = fmul float %tempArrData0_load_1_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 127 'fmul' 'tmp_34_1_1' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (8.75ns)   --->   "%data0_addr_1_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:53]   --->   Operation 128 'read' 'data0_addr_1_read' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_13 : Operation 129 [5/5] (8.37ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 129 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tempArrData0_load_1_3 = phi float [ %data0_addr_read_3, %._crit_edge.1.0 ], [ %tempArrData0_load_0_3, %.preheader2.preheader.0 ]" [../myAccel.c:53]   --->   Operation 130 'phi' 'tempArrData0_load_1_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%tempArrData0_load_1_2 = phi float [ %data0_addr_read_2, %._crit_edge.1.0 ], [ %tempArrData0_load_0_2, %.preheader2.preheader.0 ]" [../myAccel.c:53]   --->   Operation 131 'phi' 'tempArrData0_load_1_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 132 [3/4] (5.70ns)   --->   "%tmp_34_1 = fmul float %tempArrData0_load_1, %data1_addr_read" [../myAccel.c:69]   --->   Operation 132 'fmul' 'tmp_34_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [3/4] (5.70ns)   --->   "%tmp_34_1_1 = fmul float %tempArrData0_load_1_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 133 'fmul' 'tmp_34_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [4/4] (6.76ns)   --->   "%tmp_34_1_2 = fmul float %tempArrData0_load_1_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 134 'fmul' 'tmp_34_1_2' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [4/4] (6.76ns)   --->   "%tmp_34_1_3 = fmul float %tempArrData0_load_1_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 135 'fmul' 'tmp_34_1_3' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (8.75ns)   --->   "%data0_addr_1_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:53]   --->   Operation 136 'read' 'data0_addr_1_read_1' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_14 : Operation 137 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 137 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 138 [2/4] (5.70ns)   --->   "%tmp_34_1 = fmul float %tempArrData0_load_1, %data1_addr_read" [../myAccel.c:69]   --->   Operation 138 'fmul' 'tmp_34_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [2/4] (5.70ns)   --->   "%tmp_34_1_1 = fmul float %tempArrData0_load_1_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 139 'fmul' 'tmp_34_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [3/4] (5.70ns)   --->   "%tmp_34_1_2 = fmul float %tempArrData0_load_1_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 140 'fmul' 'tmp_34_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [3/4] (5.70ns)   --->   "%tmp_34_1_3 = fmul float %tempArrData0_load_1_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 141 'fmul' 'tmp_34_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (8.75ns)   --->   "%data0_addr_1_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:53]   --->   Operation 142 'read' 'data0_addr_1_read_2' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_15 : Operation 143 [2/2] (8.75ns)   --->   "%data0_addr_11_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_2, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 143 'readreq' 'data0_addr_11_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_15 : Operation 144 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 144 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 145 [1/4] (5.70ns)   --->   "%tmp_34_1 = fmul float %tempArrData0_load_1, %data1_addr_read" [../myAccel.c:69]   --->   Operation 145 'fmul' 'tmp_34_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_34_1_1 = fmul float %tempArrData0_load_1_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 146 'fmul' 'tmp_34_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [2/4] (5.70ns)   --->   "%tmp_34_1_2 = fmul float %tempArrData0_load_1_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 147 'fmul' 'tmp_34_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [2/4] (5.70ns)   --->   "%tmp_34_1_3 = fmul float %tempArrData0_load_1_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 148 'fmul' 'tmp_34_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %._crit_edge.2.0, label %.preheader2.preheader.2" [../myAccel.c:52]   --->   Operation 149 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_16 : Operation 150 [1/1] (8.75ns)   --->   "%data0_addr_1_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:53]   --->   Operation 150 'read' 'data0_addr_1_read_3' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 151 [1/2] (8.75ns)   --->   "%data0_addr_11_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_2, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 151 'readreq' 'data0_addr_11_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 152 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 152 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 153 [1/4] (5.70ns)   --->   "%tmp_34_1_2 = fmul float %tempArrData0_load_1_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 153 'fmul' 'tmp_34_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/4] (5.70ns)   --->   "%tmp_34_1_3 = fmul float %tempArrData0_load_1_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 154 'fmul' 'tmp_34_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (1.76ns)   --->   "br label %.preheader2.preheader.2" [../myAccel.c:54]   --->   Operation 155 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%tempArrData0_load_2_1 = phi float [ %data0_addr_1_read_1, %._crit_edge.2.0 ], [ %tempArrData0_load_1_1, %.preheader2.preheader.1 ]" [../myAccel.c:53]   --->   Operation 156 'phi' 'tempArrData0_load_2_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%tempArrData0_load_2 = phi float [ %data0_addr_1_read, %._crit_edge.2.0 ], [ %tempArrData0_load_1, %.preheader2.preheader.1 ]" [../myAccel.c:53]   --->   Operation 157 'phi' 'tempArrData0_load_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 158 [4/4] (6.76ns)   --->   "%tmp_34_2 = fmul float %tempArrData0_load_2, %data1_addr_read" [../myAccel.c:69]   --->   Operation 158 'fmul' 'tmp_34_2' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [4/4] (6.76ns)   --->   "%tmp_34_2_1 = fmul float %tempArrData0_load_2_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 159 'fmul' 'tmp_34_2_1' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (8.75ns)   --->   "%data0_addr_2_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_2) nounwind" [../myAccel.c:53]   --->   Operation 160 'read' 'data0_addr_2_read' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_17 : Operation 161 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 161 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [5/5] (8.37ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 162 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%tempArrData0_load_2_3 = phi float [ %data0_addr_1_read_3, %._crit_edge.2.0 ], [ %tempArrData0_load_1_3, %.preheader2.preheader.1 ]" [../myAccel.c:53]   --->   Operation 163 'phi' 'tempArrData0_load_2_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%tempArrData0_load_2_2 = phi float [ %data0_addr_1_read_2, %._crit_edge.2.0 ], [ %tempArrData0_load_1_2, %.preheader2.preheader.1 ]" [../myAccel.c:53]   --->   Operation 164 'phi' 'tempArrData0_load_2_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 165 [3/4] (5.70ns)   --->   "%tmp_34_2 = fmul float %tempArrData0_load_2, %data1_addr_read" [../myAccel.c:69]   --->   Operation 165 'fmul' 'tmp_34_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [3/4] (5.70ns)   --->   "%tmp_34_2_1 = fmul float %tempArrData0_load_2_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 166 'fmul' 'tmp_34_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [4/4] (6.76ns)   --->   "%tmp_34_2_2 = fmul float %tempArrData0_load_2_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 167 'fmul' 'tmp_34_2_2' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [4/4] (6.76ns)   --->   "%tmp_34_2_3 = fmul float %tempArrData0_load_2_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 168 'fmul' 'tmp_34_2_3' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %._crit_edge.3.0, label %.preheader2.preheader.3" [../myAccel.c:52]   --->   Operation 169 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_18 : Operation 170 [1/1] (8.75ns)   --->   "%data0_addr_2_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_2) nounwind" [../myAccel.c:53]   --->   Operation 170 'read' 'data0_addr_2_read_1' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_18 : Operation 171 [5/5] (8.37ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 171 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [4/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 172 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 173 [2/4] (5.70ns)   --->   "%tmp_34_2 = fmul float %tempArrData0_load_2, %data1_addr_read" [../myAccel.c:69]   --->   Operation 173 'fmul' 'tmp_34_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [2/4] (5.70ns)   --->   "%tmp_34_2_1 = fmul float %tempArrData0_load_2_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 174 'fmul' 'tmp_34_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [3/4] (5.70ns)   --->   "%tmp_34_2_2 = fmul float %tempArrData0_load_2_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 175 'fmul' 'tmp_34_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [3/4] (5.70ns)   --->   "%tmp_34_2_3 = fmul float %tempArrData0_load_2_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 176 'fmul' 'tmp_34_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (8.75ns)   --->   "%data0_addr_2_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_2) nounwind" [../myAccel.c:53]   --->   Operation 177 'read' 'data0_addr_2_read_2' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_19 : Operation 178 [4/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 178 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [3/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 179 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 180 [1/4] (5.70ns)   --->   "%tmp_34_2 = fmul float %tempArrData0_load_2, %data1_addr_read" [../myAccel.c:69]   --->   Operation 180 'fmul' 'tmp_34_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/4] (5.70ns)   --->   "%tmp_34_2_1 = fmul float %tempArrData0_load_2_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 181 'fmul' 'tmp_34_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [2/4] (5.70ns)   --->   "%tmp_34_2_2 = fmul float %tempArrData0_load_2_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 182 'fmul' 'tmp_34_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [2/4] (5.70ns)   --->   "%tmp_34_2_3 = fmul float %tempArrData0_load_2_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 183 'fmul' 'tmp_34_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (8.75ns)   --->   "%data0_addr_2_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_2) nounwind" [../myAccel.c:53]   --->   Operation 184 'read' 'data0_addr_2_read_3' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_20 : Operation 185 [3/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 185 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [2/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 186 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.53>
ST_21 : Operation 187 [1/4] (5.70ns)   --->   "%tmp_34_2_2 = fmul float %tempArrData0_load_2_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 187 'fmul' 'tmp_34_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/4] (5.70ns)   --->   "%tmp_34_2_3 = fmul float %tempArrData0_load_2_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 188 'fmul' 'tmp_34_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (1.76ns)   --->   "br label %.preheader2.preheader.3" [../myAccel.c:54]   --->   Operation 189 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%tempArrData0_load_3_1 = phi float [ %data0_addr_2_read_1, %._crit_edge.3.0 ], [ %tempArrData0_load_2_1, %.preheader2.preheader.2 ]" [../myAccel.c:53]   --->   Operation 190 'phi' 'tempArrData0_load_3_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%tempArrData0_load_3 = phi float [ %data0_addr_2_read, %._crit_edge.3.0 ], [ %tempArrData0_load_2, %.preheader2.preheader.2 ]" [../myAccel.c:69]   --->   Operation 191 'phi' 'tempArrData0_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 192 [4/4] (6.76ns)   --->   "%tmp_34_3 = fmul float %tempArrData0_load_3, %data1_addr_read" [../myAccel.c:69]   --->   Operation 192 'fmul' 'tmp_34_3' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [4/4] (6.76ns)   --->   "%tmp_34_3_1 = fmul float %tempArrData0_load_3_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 193 'fmul' 'tmp_34_3_1' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [2/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 194 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 195 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [5/5] (8.37ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 196 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.37>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%tempArrData0_load_3_3 = phi float [ %data0_addr_2_read_3, %._crit_edge.3.0 ], [ %tempArrData0_load_2_3, %.preheader2.preheader.2 ]" [../myAccel.c:53]   --->   Operation 197 'phi' 'tempArrData0_load_3_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%tempArrData0_load_3_2 = phi float [ %data0_addr_2_read_2, %._crit_edge.3.0 ], [ %tempArrData0_load_2_2, %.preheader2.preheader.2 ]" [../myAccel.c:53]   --->   Operation 198 'phi' 'tempArrData0_load_3_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 199 [3/4] (5.70ns)   --->   "%tmp_34_3 = fmul float %tempArrData0_load_3, %data1_addr_read" [../myAccel.c:69]   --->   Operation 199 'fmul' 'tmp_34_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 200 [3/4] (5.70ns)   --->   "%tmp_34_3_1 = fmul float %tempArrData0_load_3_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 200 'fmul' 'tmp_34_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [4/4] (6.76ns)   --->   "%tmp_34_3_2 = fmul float %tempArrData0_load_3_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 201 'fmul' 'tmp_34_3_2' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 202 [4/4] (6.76ns)   --->   "%tmp_34_3_3 = fmul float %tempArrData0_load_3_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 202 'fmul' 'tmp_34_3_3' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 203 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [5/5] (8.37ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 204 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [4/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 205 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.37>
ST_23 : Operation 206 [2/4] (5.70ns)   --->   "%tmp_34_3 = fmul float %tempArrData0_load_3, %data1_addr_read" [../myAccel.c:69]   --->   Operation 206 'fmul' 'tmp_34_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [2/4] (5.70ns)   --->   "%tmp_34_3_1 = fmul float %tempArrData0_load_3_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 207 'fmul' 'tmp_34_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [3/4] (5.70ns)   --->   "%tmp_34_3_2 = fmul float %tempArrData0_load_3_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 208 'fmul' 'tmp_34_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [3/4] (5.70ns)   --->   "%tmp_34_3_3 = fmul float %tempArrData0_load_3_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 209 'fmul' 'tmp_34_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [5/5] (8.37ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 210 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [4/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 211 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 212 [3/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 212 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 213 [1/4] (5.70ns)   --->   "%tmp_34_3 = fmul float %tempArrData0_load_3, %data1_addr_read" [../myAccel.c:69]   --->   Operation 213 'fmul' 'tmp_34_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 214 [1/4] (5.70ns)   --->   "%tmp_34_3_1 = fmul float %tempArrData0_load_3_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 214 'fmul' 'tmp_34_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 215 [2/4] (5.70ns)   --->   "%tmp_34_3_2 = fmul float %tempArrData0_load_3_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 215 'fmul' 'tmp_34_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [2/4] (5.70ns)   --->   "%tmp_34_3_3 = fmul float %tempArrData0_load_3_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 216 'fmul' 'tmp_34_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 217 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 217 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [3/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 218 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 219 [2/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 219 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.37>
ST_25 : Operation 220 [1/4] (5.70ns)   --->   "%tmp_34_3_2 = fmul float %tempArrData0_load_3_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 220 'fmul' 'tmp_34_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/4] (5.70ns)   --->   "%tmp_34_3_3 = fmul float %tempArrData0_load_3_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 221 'fmul' 'tmp_34_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 222 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [2/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 223 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [1/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 224 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [5/5] (8.37ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 225 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.37>
ST_26 : Operation 226 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 226 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 227 [1/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 227 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 228 [5/5] (8.37ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 228 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [4/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 229 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.37>
ST_27 : Operation 230 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 230 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [5/5] (8.37ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 231 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 232 [4/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 232 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 233 [3/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 233 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 234 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ole float %tmp_9, 1.000000e+02" [../myAccel.c:104]   --->   Operation 234 'fcmp' 'tmp_13' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 235 [4/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 235 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 236 [3/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 236 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 237 [2/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 237 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 238 [3/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 238 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [2/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 239 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 240 [1/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 240 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.37>
ST_30 : Operation 241 [2/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 241 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 242 [1/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 242 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 243 [5/5] (8.37ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 243 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.37>
ST_31 : Operation 244 [1/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 244 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 245 [5/5] (8.37ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 245 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 246 [4/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 246 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.76>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9_to_int = bitcast float %tmp_9 to i32" [../myAccel.c:104]   --->   Operation 247 'bitcast' 'tmp_9_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_9_to_int, i32 23, i32 30)" [../myAccel.c:104]   --->   Operation 248 'partselect' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %tmp_9_to_int to i23" [../myAccel.c:104]   --->   Operation 249 'trunc' 'tmp_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 250 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_5, -1" [../myAccel.c:104]   --->   Operation 250 'icmp' 'notlhs' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 251 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_10, 0" [../myAccel.c:104]   --->   Operation 251 'icmp' 'notrhs' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_12 = or i1 %notrhs, %notlhs" [../myAccel.c:104]   --->   Operation 252 'or' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_14 = and i1 %tmp_12, %tmp_13" [../myAccel.c:104]   --->   Operation 253 'and' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_17_1_to_int = bitcast float %tmp_17_1 to i32" [../myAccel.c:104]   --->   Operation 254 'bitcast' 'tmp_17_1_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_17_1_to_int, i32 23, i32 30)" [../myAccel.c:104]   --->   Operation 255 'partselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %tmp_17_1_to_int to i23" [../myAccel.c:104]   --->   Operation 256 'trunc' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 257 [1/1] (1.55ns)   --->   "%notlhs5 = icmp ne i8 %tmp_15, -1" [../myAccel.c:104]   --->   Operation 257 'icmp' 'notlhs5' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 258 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_16, 0" [../myAccel.c:104]   --->   Operation 258 'icmp' 'notrhs6' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_17 = or i1 %notrhs6, %notlhs5" [../myAccel.c:104]   --->   Operation 259 'or' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 260 [1/1] (6.78ns)   --->   "%tmp_18 = fcmp ole float %tmp_17_1, 1.000000e+02" [../myAccel.c:104]   --->   Operation 260 'fcmp' 'tmp_18' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_19 = and i1 %tmp_17, %tmp_18" [../myAccel.c:104]   --->   Operation 261 'and' 'tmp_19' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [4/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 262 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 263 [3/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 263 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_30 = or i1 %tmp_19, %tmp_14" [../myAccel.c:132]   --->   Operation 264 'or' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 265 [3/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 265 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 266 [2/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 266 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 267 [2/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 267 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 268 [1/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 268 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.37>
ST_35 : Operation 269 [1/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 269 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 270 [5/5] (8.37ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 270 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 8.37> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 271 [1/1] (6.78ns)   --->   "%tmp_23 = fcmp ole float %tmp_17_2, 1.000000e+02" [../myAccel.c:104]   --->   Operation 271 'fcmp' 'tmp_23' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 272 [4/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 272 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 273 [3/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 273 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 274 [2/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 274 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 275 [1/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 275 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.76>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_17_2_to_int = bitcast float %tmp_17_2 to i32" [../myAccel.c:104]   --->   Operation 276 'bitcast' 'tmp_17_2_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_17_2_to_int, i32 23, i32 30)" [../myAccel.c:104]   --->   Operation 277 'partselect' 'tmp_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %tmp_17_2_to_int to i23" [../myAccel.c:104]   --->   Operation 278 'trunc' 'tmp_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 279 [1/1] (1.55ns)   --->   "%notlhs7 = icmp ne i8 %tmp_20, -1" [../myAccel.c:104]   --->   Operation 279 'icmp' 'notlhs7' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 280 [1/1] (2.44ns)   --->   "%notrhs8 = icmp eq i23 %tmp_21, 0" [../myAccel.c:104]   --->   Operation 280 'icmp' 'notrhs8' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_22 = or i1 %notrhs8, %notlhs7" [../myAccel.c:104]   --->   Operation 281 'or' 'tmp_22' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_24 = and i1 %tmp_22, %tmp_23" [../myAccel.c:104]   --->   Operation 282 'and' 'tmp_24' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_17_3_to_int = bitcast float %tmp_17_3 to i32" [../myAccel.c:104]   --->   Operation 283 'bitcast' 'tmp_17_3_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_17_3_to_int, i32 23, i32 30)" [../myAccel.c:104]   --->   Operation 284 'partselect' 'tmp_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i32 %tmp_17_3_to_int to i23" [../myAccel.c:104]   --->   Operation 285 'trunc' 'tmp_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 286 [1/1] (1.55ns)   --->   "%notlhs9 = icmp ne i8 %tmp_25, -1" [../myAccel.c:104]   --->   Operation 286 'icmp' 'notlhs9' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 287 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_26, 0" [../myAccel.c:104]   --->   Operation 287 'icmp' 'notrhs1' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_27 = or i1 %notrhs1, %notlhs9" [../myAccel.c:104]   --->   Operation 288 'or' 'tmp_27' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 289 [1/1] (6.78ns)   --->   "%tmp_28 = fcmp ole float %tmp_17_3, 1.000000e+02" [../myAccel.c:104]   --->   Operation 289 'fcmp' 'tmp_28' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_29 = and i1 %tmp_27, %tmp_28" [../myAccel.c:104]   --->   Operation 290 'and' 'tmp_29' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_31 = or i1 %tmp_29, %tmp_24" [../myAccel.c:132]   --->   Operation 291 'or' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.00>

State 43 <SV = 42> <Delay = 7.74>
ST_43 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_32 = or i1 %tmp_31, %tmp_30" [../myAccel.c:132]   --->   Operation 292 'or' 'tmp_32' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_7 = select i1 %tmp_32, float 1.000000e+00, float 0.000000e+00" [../myAccel.c:132]   --->   Operation 293 'select' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 294 [4/4] (6.76ns)   --->   "%tmp_11 = fmul float %tmp_9, %tmp_7" [../myAccel.c:132]   --->   Operation 294 'fmul' 'tmp_11' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 295 [4/4] (6.76ns)   --->   "%tmp_29_1 = fmul float %tmp_17_1, %tmp_7" [../myAccel.c:132]   --->   Operation 295 'fmul' 'tmp_29_1' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.76>
ST_44 : Operation 296 [3/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_9, %tmp_7" [../myAccel.c:132]   --->   Operation 296 'fmul' 'tmp_11' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 297 [3/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %tmp_17_1, %tmp_7" [../myAccel.c:132]   --->   Operation 297 'fmul' 'tmp_29_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 298 [4/4] (6.76ns)   --->   "%tmp_29_2 = fmul float %tmp_17_2, %tmp_7" [../myAccel.c:132]   --->   Operation 298 'fmul' 'tmp_29_2' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 299 [4/4] (6.76ns)   --->   "%tmp_29_3 = fmul float %tmp_17_3, %tmp_7" [../myAccel.c:132]   --->   Operation 299 'fmul' 'tmp_29_3' <Predicate = (!tmp)> <Delay = 6.76> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 300 [2/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_9, %tmp_7" [../myAccel.c:132]   --->   Operation 300 'fmul' 'tmp_11' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 301 [2/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %tmp_17_1, %tmp_7" [../myAccel.c:132]   --->   Operation 301 'fmul' 'tmp_29_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 302 [3/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %tmp_17_2, %tmp_7" [../myAccel.c:132]   --->   Operation 302 'fmul' 'tmp_29_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 303 [3/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %tmp_17_3, %tmp_7" [../myAccel.c:132]   --->   Operation 303 'fmul' 'tmp_29_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 304 [1/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_9, %tmp_7" [../myAccel.c:132]   --->   Operation 304 'fmul' 'tmp_11' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 305 [1/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %tmp_17_1, %tmp_7" [../myAccel.c:132]   --->   Operation 305 'fmul' 'tmp_29_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 306 [2/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %tmp_17_2, %tmp_7" [../myAccel.c:132]   --->   Operation 306 'fmul' 'tmp_29_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 307 [2/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %tmp_17_3, %tmp_7" [../myAccel.c:132]   --->   Operation 307 'fmul' 'tmp_29_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 308 [1/1] (8.75ns)   --->   "%data2_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:132]   --->   Operation 308 'writereq' 'data2_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_47 : Operation 309 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_11) nounwind" [../myAccel.c:132]   --->   Operation 309 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_47 : Operation 310 [1/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %tmp_17_2, %tmp_7" [../myAccel.c:132]   --->   Operation 310 'fmul' 'tmp_29_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 311 [1/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %tmp_17_3, %tmp_7" [../myAccel.c:132]   --->   Operation 311 'fmul' 'tmp_29_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 312 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_29_1) nounwind" [../myAccel.c:132]   --->   Operation 312 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 313 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_29_2) nounwind" [../myAccel.c:132]   --->   Operation 313 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:28]   --->   Operation 314 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [../myAccel.c:28]   --->   Operation 315 'specregionbegin' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../myAccel.c:29]   --->   Operation 316 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 317 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_29_3) nounwind" [../myAccel.c:132]   --->   Operation 317 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_50 : Operation 318 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [../myAccel.c:136]   --->   Operation 318 'specregionend' 'empty_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 319 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:27]   --->   Operation 319 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 51 <SV = 7> <Delay = 0.00>
ST_51 : Operation 320 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:137]   --->   Operation 320 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_52           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_53           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_54           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_55           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_56           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_57           (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_58           (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_59           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_60           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_61           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
data0_addr            (getelementptr    ) [ 0011111111111111111111111111111111111111111111111110]
data0_addr_1          (getelementptr    ) [ 0011111111111111111111111111111111111111111111111110]
data0_addr_2          (getelementptr    ) [ 0011111111111111111111111111111111111111111111111110]
StgValue_65           (br               ) [ 0111111111111111111111111111111111111111111111111110]
i                     (phi              ) [ 0011111100000000000000000000000000000000000000000000]
tmp                   (icmp             ) [ 0011111111111111111111111111111111111111111111111110]
tmp_1                 (icmp             ) [ 0011111111111111111111111111111111111111111111111110]
tmp_2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
data0_req             (readreq          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_4                 (zext             ) [ 0000000000000000000000000000000000000000000000000000]
data1_addr            (getelementptr    ) [ 0000011111000000000000000000000000000000000000000000]
data2_addr            (getelementptr    ) [ 0011111111111111111111111111111111111111111111111110]
data0_read            (read             ) [ 0000001111000000000000000000000000000000000000000000]
data1_addr_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000]
data0_read_1          (read             ) [ 0000000111000000000000000000000000000000000000000000]
data1_addr_read       (read             ) [ 0011111111111111111111111000000000000000000000000000]
tempArrData0_load_0_s (phi              ) [ 0011111111100000000000000000000000000000000000000000]
tempArrData0_load_0_4 (phi              ) [ 0011111111100000000000000000000000000000000000000000]
tempArrData0_load_0_5 (phi              ) [ 0011111111000000000000000000000000000000000000000000]
tempArrData0_load_0_6 (phi              ) [ 0011111111000000000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
i_1                   (add              ) [ 0111111111111111111111111111111111111111111111111110]
StgValue_86           (br               ) [ 0000000000000000000000000000000000000000000000000000]
data0_read_2          (read             ) [ 0000000011100000000000000000000000000000000000000000]
data1_addr_read_1     (read             ) [ 0011111111111111111111111000000000000000000000000000]
StgValue_90           (br               ) [ 0011111111111111111111111111111111111111111111111110]
data0_read_3          (read             ) [ 0011111111111111111111111111111111111111111111111110]
data1_addr_read_2     (read             ) [ 0011111111111111111111111100000000000000000000000000]
data0_addr_3_req      (readreq          ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_94           (br               ) [ 0011111111111111111111111111111111111111111111111110]
tempArrData0_load_0_1 (phi              ) [ 0000000001111100000000000000000000000000000000000000]
tempArrData0_load     (phi              ) [ 0000000001111100000000000000000000000000000000000000]
data1_addr_read_3     (read             ) [ 0011111111111111111111111100000000000000000000000000]
data0_addr_read       (read             ) [ 0000000000111100000000000000000000000000000000000000]
tempArrData0_load_0_3 (phi              ) [ 0000000000111110000000000000000000000000000000000000]
tempArrData0_load_0_2 (phi              ) [ 0000000000111110000000000000000000000000000000000000]
data0_addr_read_1     (read             ) [ 0000000000011100000000000000000000000000000000000000]
data0_addr_read_2     (read             ) [ 0000000000001110000000000000000000000000000000000000]
tmp_6                 (fmul             ) [ 0000000000000111110000000000000000000000000000000000]
tmp_34_0_1            (fmul             ) [ 0000000000000111110000000000000000000000000000000000]
StgValue_118          (br               ) [ 0011111111111111111111111111111111111111111111111110]
data0_addr_read_3     (read             ) [ 0011111111111111111111111111111111111111111111111110]
data0_addr_7_req      (readreq          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_34_0_2            (fmul             ) [ 0011111000000011111111100000000000000000000000000000]
tmp_34_0_3            (fmul             ) [ 0011111111110011111111111111000000000000000000000000]
StgValue_123          (br               ) [ 0011111111111111111111111111111111111111111111111110]
tempArrData0_load_1_1 (phi              ) [ 0000000000000111110000000000000000000000000000000000]
tempArrData0_load_1   (phi              ) [ 0000000000000111110000000000000000000000000000000000]
data0_addr_1_read     (read             ) [ 0000000000000011110000000000000000000000000000000000]
tempArrData0_load_1_3 (phi              ) [ 0010000000000011111000000000000000000000000000000000]
tempArrData0_load_1_2 (phi              ) [ 0010000000000011111000000000000000000000000000000000]
data0_addr_1_read_1   (read             ) [ 0000000000000001110000000000000000000000000000000000]
data0_addr_1_read_2   (read             ) [ 0010000000000000111000000000000000000000000000000000]
tmp_34_1              (fmul             ) [ 0011110000000000011111000000000000000000000000000000]
tmp_34_1_1            (fmul             ) [ 0011110000000000011111000000000000000000000000000000]
StgValue_149          (br               ) [ 0011111111111111111111111111111111111111111111111110]
data0_addr_1_read_3   (read             ) [ 0011111111111111111111111111111111111111111111111110]
data0_addr_11_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_34_1_2            (fmul             ) [ 0011111111100000001111111110000000000000000000000000]
tmp_34_1_3            (fmul             ) [ 0011111111111111001111111111111100000000000000000000]
StgValue_155          (br               ) [ 0011111111111111111111111111111111111111111111111110]
tempArrData0_load_2_1 (phi              ) [ 0011110000000000011111000000000000000000000000000000]
tempArrData0_load_2   (phi              ) [ 0011110000000000011111000000000000000000000000000000]
data0_addr_2_read     (read             ) [ 0011110000000000001111000000000000000000000000000000]
tmp_s                 (fadd             ) [ 0011111000000000001111100000000000000000000000000000]
tempArrData0_load_2_3 (phi              ) [ 0011111000000000001111100000000000000000000000000000]
tempArrData0_load_2_2 (phi              ) [ 0011111000000000001111100000000000000000000000000000]
StgValue_169          (br               ) [ 0011111111111111111111111111111111111111111111111110]
data0_addr_2_read_1   (read             ) [ 0011111111111111111111111111111111111111111111111110]
data0_addr_2_read_2   (read             ) [ 0011111111111111111011111111111111111111111111111110]
tmp_34_2              (fmul             ) [ 0000011111000000000001111100000000000000000000000000]
tmp_34_2_1            (fmul             ) [ 0000011111000000000001111100000000000000000000000000]
data0_addr_2_read_3   (read             ) [ 0011111111111111111001111111111111111111111111111110]
tmp_34_2_2            (fmul             ) [ 0000001111111110000000111111111000000000000000000000]
tmp_34_2_3            (fmul             ) [ 0011001111111111110000111111111111110000000000000000]
StgValue_189          (br               ) [ 0011111111111111111111111111111111111111111111111110]
tempArrData0_load_3_1 (phi              ) [ 0111111111111111110111111111111111111111111111111110]
tempArrData0_load_3   (phi              ) [ 0111111111111111110111111111111111111111111111111110]
tmp_11_1              (fadd             ) [ 0000001111100000000000111110000000000000000000000000]
tempArrData0_load_3_3 (phi              ) [ 0111111111111111110000111111111111111111111111111110]
tempArrData0_load_3_2 (phi              ) [ 0111111111111111110000111111111111111111111111111110]
tmp_8                 (fadd             ) [ 0000000111110000000000011111000000000000000000000000]
tmp_34_3              (fmul             ) [ 0000000001111100000000000111110000000000000000000000]
tmp_34_3_1            (fmul             ) [ 0000000001111100000000000111110000000000000000000000]
tmp_34_3_2            (fmul             ) [ 0010000000111111110000000011111111100000000000000000]
tmp_34_3_3            (fmul             ) [ 0011111100111111110000000011111111111111000000000000]
tmp_11_2              (fadd             ) [ 0000000000111110000000000011111000000000000000000000]
tmp_14_1              (fadd             ) [ 0000000000011111000000000001111100000000000000000000]
tmp_9                 (fadd             ) [ 0011111111111111110000000000111111111111111111100000]
tmp_13                (fcmp             ) [ 0000000000000111100000000000011110000000000000000000]
tmp_11_3              (fadd             ) [ 0010000000000011110000000000001111100000000000000000]
tmp_14_2              (fadd             ) [ 0011000000000001110000000000000111110000000000000000]
tmp_17_1              (fadd             ) [ 0011111111111110110000000000000011111111111111100000]
tmp_9_to_int          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_5                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_10                (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
notlhs                (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
notrhs                (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_12                (or               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_14                (and              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_17_1_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_15                (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_16                (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
notlhs5               (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
notrhs6               (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_17                (or               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_18                (fcmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_19                (and              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_30                (or               ) [ 0011111111110000010000000000000001111111111100000000]
tmp_14_3              (fadd             ) [ 0001111100000000000000000000000000011111000000000000]
tmp_17_2              (fadd             ) [ 0000111111111111000000000000000000001111111111110000]
tmp_23                (fcmp             ) [ 0000011110000000000000000000000000000111100000000000]
tmp_17_3              (fadd             ) [ 0000000011111111000000000000000000000000111111110000]
tmp_17_2_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_20                (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_21                (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
notlhs7               (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
notrhs8               (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_22                (or               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_24                (and              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_17_3_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_25                (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_26                (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
notlhs9               (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
notrhs1               (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_27                (or               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_28                (fcmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_29                (and              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_31                (or               ) [ 0000000001110000000000000000000000000000011100000000]
tmp_32                (or               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_7                 (select           ) [ 0000000000001111000000000000000000000000000011110000]
tmp_11                (fmul             ) [ 0000000000000001000000000000000000000000000000010000]
tmp_29_1              (fmul             ) [ 0000000000000001100000000000000000000000000000011000]
data2_addr_req        (writereq         ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_309          (write            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_29_2              (fmul             ) [ 0000000000000000110000000000000000000000000000001100]
tmp_29_3              (fmul             ) [ 0010000000000000110000000000000000000000000000001110]
StgValue_312          (write            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_313          (write            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_314          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
tmp_3                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_316          (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_317          (write            ) [ 0000000000000000000000000000000000000000000000000000]
empty_4               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_319          (br               ) [ 0111111111111111111111111111111111111111111111111110]
StgValue_320          (ret              ) [ 0000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myFuncAccel_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data0_req/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data1_addr_req/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_read/5 data0_read_1/6 data0_read_2/7 data0_read_3/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_addr_read/6 data1_addr_read_1/7 data1_addr_read_2/8 data1_addr_read_3/9 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="6"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data0_addr_3_req/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="8"/>
<pin id="126" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_addr_read/9 data0_addr_read_1/10 data0_addr_read_2/11 data0_addr_read_3/12 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_readreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="10"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data0_addr_7_req/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="12"/>
<pin id="138" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_addr_1_read/13 data0_addr_1_read_1/14 data0_addr_1_read_2/15 data0_addr_1_read_3/16 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="14"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data0_addr_11_req/15 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="16"/>
<pin id="150" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_addr_2_read/17 data0_addr_2_read_1/18 data0_addr_2_read_2/19 data0_addr_2_read_3/20 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="43"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) " fcode="write"/>
<opset="data2_addr_req/47 StgValue_309/47 StgValue_312/48 StgValue_313/49 StgValue_317/50 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="1"/>
<pin id="162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="10" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tempArrData0_load_0_s_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="3"/>
<pin id="174" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tempArrData0_load_0_s (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="tempArrData0_load_0_s_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="6"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_0_s/7 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tempArrData0_load_0_4_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="3"/>
<pin id="186" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tempArrData0_load_0_4 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="tempArrData0_load_0_4_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="6"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_0_4/7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tempArrData0_load_0_5_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2"/>
<pin id="198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tempArrData0_load_0_5 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="tempArrData0_load_0_5_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="6"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_0_5/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="tempArrData0_load_0_6_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tempArrData0_load_0_6 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="tempArrData0_load_0_6_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="6"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_0_6/7 "/>
</bind>
</comp>

<comp id="220" class="1005" name="tempArrData0_load_0_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_0_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="tempArrData0_load_0_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="3"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="2"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_0_1/9 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tempArrData0_load_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="tempArrData0_load_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="4"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="32" slack="2"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load/9 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tempArrData0_load_0_3_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_0_3 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="tempArrData0_load_0_3_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="3"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_0_3/10 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tempArrData0_load_0_2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_0_2 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="tempArrData0_load_0_2_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="3"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="3"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_0_2/10 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tempArrData0_load_1_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_1_1 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="tempArrData0_load_1_1_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="3"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="32" slack="4"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_1_1/13 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tempArrData0_load_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_1 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="tempArrData0_load_1_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="4"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="4"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_1/13 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tempArrData0_load_1_3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_1_3 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="tempArrData0_load_1_3_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="4"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_1_3/14 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tempArrData0_load_1_2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_1_2 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="tempArrData0_load_1_2_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="3"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="4"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_1_2/14 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tempArrData0_load_2_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_2_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="tempArrData0_load_2_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="3"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="4"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_2_1/17 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tempArrData0_load_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_2 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="tempArrData0_load_2_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="4"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="4"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_2/17 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tempArrData0_load_2_3_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_2_3 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="tempArrData0_load_2_3_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="32" slack="4"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_2_3/18 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tempArrData0_load_2_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tempArrData0_load_2_2 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="tempArrData0_load_2_2_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="3"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="4"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_2_2/18 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tempArrData0_load_3_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempArrData0_load_3_1 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="tempArrData0_load_3_1_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="3"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="32" slack="4"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_3_1/21 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tempArrData0_load_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempArrData0_load_3 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="tempArrData0_load_3_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="4"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="4"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_3/21 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tempArrData0_load_3_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempArrData0_load_3_3 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="tempArrData0_load_3_3_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="32" slack="4"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_3_3/22 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tempArrData0_load_3_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempArrData0_load_3_2 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="tempArrData0_load_3_2_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="3"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="32" slack="4"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempArrData0_load_3_2/22 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/13 tmp_11_1/17 tmp_8/18 tmp_11_2/21 tmp_14_1/22 tmp_9/23 tmp_11_3/25 tmp_14_2/26 tmp_17_1/27 tmp_14_3/30 tmp_17_2/31 tmp_17_3/35 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/9 tmp_34_0_2/10 tmp_34_1/13 tmp_34_1_2/14 tmp_34_2/17 tmp_34_2_2/18 tmp_34_3/21 tmp_34_3_2/22 tmp_11/43 tmp_29_2/44 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_34_0_1/9 tmp_34_0_3/10 tmp_34_1_1/13 tmp_34_1_3/14 tmp_34_2_1/17 tmp_34_2_3/18 tmp_34_3_1/21 tmp_34_3_3/22 tmp_29_1/43 tmp_29_3/44 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/28 tmp_18/32 tmp_23/36 tmp_28/40 "/>
</bind>
</comp>

<comp id="433" class="1005" name="reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_34_1_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_0_1 tmp_34_2_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_0_2 tmp_34_3 "/>
</bind>
</comp>

<comp id="450" class="1005" name="reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_1 tmp_34_2_2 tmp_11 "/>
</bind>
</comp>

<comp id="457" class="1005" name="reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_1_1 tmp_34_3_1 tmp_29_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_8 "/>
</bind>
</comp>

<comp id="468" class="1005" name="reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_2 tmp_34_3_2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_1 tmp_14_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_2 tmp_14_2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_3 tmp_14_3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="data0_addr_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data0_addr/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="data0_addr_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data0_addr_1/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="data0_addr_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data0_addr_2/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="10" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="0" index="1" bw="10" slack="2"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_4_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="data1_addr_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="data2_addr_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="i_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="5"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_9_to_int_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="5"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_9_to_int/32 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="6" slack="0"/>
<pin id="557" dir="0" index="3" bw="6" slack="0"/>
<pin id="558" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/32 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_10_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/32 "/>
</bind>
</comp>

<comp id="567" class="1004" name="notlhs_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/32 "/>
</bind>
</comp>

<comp id="573" class="1004" name="notrhs_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="23" slack="0"/>
<pin id="575" dir="0" index="1" bw="23" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/32 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_12_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/32 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_14_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="4"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_14/32 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_17_1_to_int_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17_1_to_int/32 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_15_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="6" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/32 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_16_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/32 "/>
</bind>
</comp>

<comp id="607" class="1004" name="notlhs5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/32 "/>
</bind>
</comp>

<comp id="613" class="1004" name="notrhs6_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="23" slack="0"/>
<pin id="615" dir="0" index="1" bw="23" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/32 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_17_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/32 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_19_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19/32 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_30_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_30/32 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_17_2_to_int_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="5"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17_2_to_int/40 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_20_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="0" index="2" bw="6" slack="0"/>
<pin id="644" dir="0" index="3" bw="6" slack="0"/>
<pin id="645" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/40 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_21_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/40 "/>
</bind>
</comp>

<comp id="654" class="1004" name="notlhs7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs7/40 "/>
</bind>
</comp>

<comp id="660" class="1004" name="notrhs8_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="23" slack="0"/>
<pin id="662" dir="0" index="1" bw="23" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs8/40 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_22_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/40 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_24_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="4"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/40 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_17_3_to_int_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17_3_to_int/40 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_25_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="0"/>
<pin id="684" dir="0" index="3" bw="6" slack="0"/>
<pin id="685" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/40 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_26_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/40 "/>
</bind>
</comp>

<comp id="694" class="1004" name="notlhs9_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs9/40 "/>
</bind>
</comp>

<comp id="700" class="1004" name="notrhs1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="23" slack="0"/>
<pin id="702" dir="0" index="1" bw="23" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/40 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_27_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/40 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_29_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_29/40 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_31_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_31/40 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_32_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="3"/>
<pin id="726" dir="0" index="1" bw="1" slack="11"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/43 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_7_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/43 "/>
</bind>
</comp>

<comp id="738" class="1005" name="data0_addr_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="6"/>
<pin id="740" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="data0_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="data0_addr_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="10"/>
<pin id="746" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="data0_addr_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="data0_addr_2_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="14"/>
<pin id="752" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="data0_addr_2 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="data1_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="data2_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="43"/>
<pin id="772" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="data2_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="data0_read_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="4"/>
<pin id="777" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="data0_read "/>
</bind>
</comp>

<comp id="780" class="1005" name="data0_read_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="3"/>
<pin id="782" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_read_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="data1_addr_read_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="3"/>
<pin id="787" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data1_addr_read "/>
</bind>
</comp>

<comp id="790" class="1005" name="i_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="1"/>
<pin id="792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="795" class="1005" name="data0_read_2_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="3"/>
<pin id="797" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_read_2 "/>
</bind>
</comp>

<comp id="800" class="1005" name="data1_addr_read_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="2"/>
<pin id="802" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data1_addr_read_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="data0_read_3_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="2"/>
<pin id="807" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data0_read_3 "/>
</bind>
</comp>

<comp id="810" class="1005" name="data1_addr_read_2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="2"/>
<pin id="812" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data1_addr_read_2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="data1_addr_read_3_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr_read_3 "/>
</bind>
</comp>

<comp id="820" class="1005" name="data0_addr_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="4"/>
<pin id="822" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="data0_addr_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="data0_addr_read_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="3"/>
<pin id="827" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_addr_read_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="data0_addr_read_2_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="3"/>
<pin id="832" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_addr_read_2 "/>
</bind>
</comp>

<comp id="835" class="1005" name="data0_addr_read_3_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="2"/>
<pin id="837" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data0_addr_read_3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_34_0_3_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="10"/>
<pin id="842" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_34_0_3 "/>
</bind>
</comp>

<comp id="845" class="1005" name="data0_addr_1_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="4"/>
<pin id="847" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="data0_addr_1_read "/>
</bind>
</comp>

<comp id="850" class="1005" name="data0_addr_1_read_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="3"/>
<pin id="852" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_addr_1_read_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="data0_addr_1_read_2_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="3"/>
<pin id="857" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_addr_1_read_2 "/>
</bind>
</comp>

<comp id="860" class="1005" name="data0_addr_1_read_3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="2"/>
<pin id="862" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data0_addr_1_read_3 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_34_1_3_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="10"/>
<pin id="867" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_34_1_3 "/>
</bind>
</comp>

<comp id="870" class="1005" name="data0_addr_2_read_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="4"/>
<pin id="872" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="data0_addr_2_read "/>
</bind>
</comp>

<comp id="875" class="1005" name="data0_addr_2_read_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="3"/>
<pin id="877" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_addr_2_read_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="data0_addr_2_read_2_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="3"/>
<pin id="882" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data0_addr_2_read_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="data0_addr_2_read_3_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="2"/>
<pin id="887" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data0_addr_2_read_3 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_34_2_3_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="10"/>
<pin id="892" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_34_2_3 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_34_3_3_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="10"/>
<pin id="897" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_34_3_3 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_9_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_13_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="4"/>
<pin id="909" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_17_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_30_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="11"/>
<pin id="921" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_17_2_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_2 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_23_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="4"/>
<pin id="933" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_17_3_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_3 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp_31_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="3"/>
<pin id="945" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_7_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_29_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="2"/>
<pin id="956" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_29_2 "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_29_3_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="3"/>
<pin id="961" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_29_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="229"><net_src comp="196" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="240"><net_src comp="208" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="251"><net_src comp="172" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="262"><net_src comp="184" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="220" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="284"><net_src comp="231" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="295"><net_src comp="242" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="306"><net_src comp="253" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="317"><net_src comp="264" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="328"><net_src comp="275" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="339"><net_src comp="286" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="350"><net_src comp="297" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="362"><net_src comp="308" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="374"><net_src comp="319" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="386"><net_src comp="330" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="387"><net_src comp="380" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="398"><net_src comp="341" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="408"><net_src comp="234" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="223" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="256" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="245" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="278" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="417"><net_src comp="267" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="300" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="419"><net_src comp="289" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="322" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="421"><net_src comp="311" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="422"><net_src comp="344" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="423"><net_src comp="333" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="424"><net_src comp="368" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="425"><net_src comp="356" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="426"><net_src comp="392" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="427"><net_src comp="380" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="404" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="442"><net_src comp="409" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="447"><net_src comp="404" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="453"><net_src comp="404" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="460"><net_src comp="409" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="466"><net_src comp="400" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="471"><net_src comp="404" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="477"><net_src comp="400" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="482"><net_src comp="400" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="487"><net_src comp="400" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="493"><net_src comp="6" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="30" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="6" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="32" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="6" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="34" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="164" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="38" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="164" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="36" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="44" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="160" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="46" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="8" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="531" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="542"><net_src comp="10" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="527" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="160" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="62" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="64" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="566"><net_src comp="550" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="553" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="66" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="563" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="68" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="567" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="599"><net_src comp="60" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="62" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="64" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="606"><net_src comp="590" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="593" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="66" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="603" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="607" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="428" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="585" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="646"><net_src comp="60" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="637" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="62" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="64" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="653"><net_src comp="637" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="640" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="66" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="650" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="68" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="654" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="686"><net_src comp="60" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="62" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="64" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="693"><net_src comp="677" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="680" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="66" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="690" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="68" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="694" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="428" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="672" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="70" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="72" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="736"><net_src comp="728" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="737"><net_src comp="728" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="741"><net_src comp="489" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="747"><net_src comp="495" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="753"><net_src comp="501" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="759"><net_src comp="507" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="513" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="531" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="773"><net_src comp="538" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="778"><net_src comp="105" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="783"><net_src comp="105" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="788"><net_src comp="111" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="793"><net_src comp="544" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="798"><net_src comp="105" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="803"><net_src comp="111" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="808"><net_src comp="105" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="813"><net_src comp="111" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="818"><net_src comp="111" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="823"><net_src comp="123" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="828"><net_src comp="123" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="833"><net_src comp="123" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="838"><net_src comp="123" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="843"><net_src comp="409" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="848"><net_src comp="135" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="853"><net_src comp="135" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="858"><net_src comp="135" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="863"><net_src comp="135" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="868"><net_src comp="409" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="873"><net_src comp="147" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="878"><net_src comp="147" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="883"><net_src comp="147" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="888"><net_src comp="147" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="893"><net_src comp="409" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="898"><net_src comp="409" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="903"><net_src comp="400" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="910"><net_src comp="428" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="915"><net_src comp="400" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="922"><net_src comp="631" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="927"><net_src comp="400" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="934"><net_src comp="428" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="939"><net_src comp="400" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="946"><net_src comp="718" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="951"><net_src comp="728" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="957"><net_src comp="404" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="962"><net_src comp="409" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data2 | {47 48 49 50 }
 - Input state : 
	Port: myFuncAccel : data0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: myFuncAccel : data1 | {4 5 6 7 8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		tmp_1 : 1
	State 3
	State 4
		tmp_4 : 1
		data1_addr : 2
		data1_addr_req : 3
		data2_addr : 2
	State 5
	State 6
	State 7
	State 8
	State 9
		tempArrData0_load_0_1 : 1
		tempArrData0_load : 1
		tmp_6 : 2
		tmp_34_0_1 : 2
	State 10
		tmp_34_0_2 : 1
		tmp_34_0_3 : 1
	State 11
	State 12
	State 13
		tempArrData0_load_1_1 : 1
		tempArrData0_load_1 : 1
		tmp_34_1 : 2
		tmp_34_1_1 : 2
	State 14
		tmp_34_1_2 : 1
		tmp_34_1_3 : 1
	State 15
	State 16
	State 17
		tempArrData0_load_2_1 : 1
		tempArrData0_load_2 : 1
		tmp_34_2 : 2
		tmp_34_2_1 : 2
	State 18
		tmp_34_2_2 : 1
		tmp_34_2_3 : 1
	State 19
	State 20
	State 21
		tempArrData0_load_3_1 : 1
		tempArrData0_load_3 : 1
		tmp_34_3 : 2
		tmp_34_3_1 : 2
	State 22
		tmp_34_3_2 : 1
		tmp_34_3_3 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		tmp_5 : 1
		tmp_10 : 1
		notlhs : 2
		notrhs : 2
		tmp_12 : 3
		tmp_14 : 3
		tmp_15 : 1
		tmp_16 : 1
		notlhs5 : 2
		notrhs6 : 2
		tmp_17 : 3
		tmp_19 : 3
		tmp_30 : 3
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		tmp_20 : 1
		tmp_21 : 1
		notlhs7 : 2
		notrhs8 : 2
		tmp_22 : 3
		tmp_24 : 3
		tmp_25 : 1
		tmp_26 : 1
		notlhs9 : 2
		notrhs1 : 2
		tmp_27 : 3
		tmp_29 : 3
		tmp_31 : 3
	State 41
	State 42
	State 43
		tmp_11 : 1
		tmp_29_1 : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		empty_4 : 1
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_404     |    3    |   143   |   321   |
|          |     grp_fu_409     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_400     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_428     |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_507     |    0    |    0    |    13   |
|          |    tmp_1_fu_513    |    0    |    0    |    13   |
|          |    notlhs_fu_567   |    0    |    0    |    11   |
|          |    notrhs_fu_573   |    0    |    0    |    18   |
|   icmp   |   notlhs5_fu_607   |    0    |    0    |    11   |
|          |   notrhs6_fu_613   |    0    |    0    |    18   |
|          |   notlhs7_fu_654   |    0    |    0    |    11   |
|          |   notrhs8_fu_660   |    0    |    0    |    18   |
|          |   notlhs9_fu_694   |    0    |    0    |    11   |
|          |   notrhs1_fu_700   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  |    tmp_7_fu_728    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    add   |     i_1_fu_544     |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_12_fu_579   |    0    |    0    |    2    |
|          |    tmp_17_fu_619   |    0    |    0    |    2    |
|          |    tmp_30_fu_631   |    0    |    0    |    2    |
|    or    |    tmp_22_fu_666   |    0    |    0    |    2    |
|          |    tmp_27_fu_706   |    0    |    0    |    2    |
|          |    tmp_31_fu_718   |    0    |    0    |    2    |
|          |    tmp_32_fu_724   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_14_fu_585   |    0    |    0    |    2    |
|    and   |    tmp_19_fu_625   |    0    |    0    |    2    |
|          |    tmp_24_fu_672   |    0    |    0    |    2    |
|          |    tmp_29_fu_712   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  grp_readreq_fu_90 |    0    |    0    |    0    |
|          |  grp_readreq_fu_98 |    0    |    0    |    0    |
|  readreq | grp_readreq_fu_116 |    0    |    0    |    0    |
|          | grp_readreq_fu_128 |    0    |    0    |    0    |
|          | grp_readreq_fu_140 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   grp_read_fu_105  |    0    |    0    |    0    |
|          |   grp_read_fu_111  |    0    |    0    |    0    |
|   read   |   grp_read_fu_123  |    0    |    0    |    0    |
|          |   grp_read_fu_135  |    0    |    0    |    0    |
|          |   grp_read_fu_147  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  |  grp_write_fu_152  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_2_fu_519    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |    tmp_4_fu_527    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_5_fu_553    |    0    |    0    |    0    |
|partselect|    tmp_15_fu_593   |    0    |    0    |    0    |
|          |    tmp_20_fu_640   |    0    |    0    |    0    |
|          |    tmp_25_fu_680   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_10_fu_563   |    0    |    0    |    0    |
|   trunc  |    tmp_16_fu_603   |    0    |    0    |    0    |
|          |    tmp_21_fu_650   |    0    |    0    |    0    |
|          |    tmp_26_fu_690   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    8    |   557   |   1481  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| data0_addr_1_read_1_reg_850 |   32   |
| data0_addr_1_read_2_reg_855 |   32   |
| data0_addr_1_read_3_reg_860 |   32   |
|  data0_addr_1_read_reg_845  |   32   |
|     data0_addr_1_reg_744    |   32   |
| data0_addr_2_read_1_reg_875 |   32   |
| data0_addr_2_read_2_reg_880 |   32   |
| data0_addr_2_read_3_reg_885 |   32   |
|  data0_addr_2_read_reg_870  |   32   |
|     data0_addr_2_reg_750    |   32   |
|  data0_addr_read_1_reg_825  |   32   |
|  data0_addr_read_2_reg_830  |   32   |
|  data0_addr_read_3_reg_835  |   32   |
|   data0_addr_read_reg_820   |   32   |
|      data0_addr_reg_738     |   32   |
|     data0_read_1_reg_780    |   32   |
|     data0_read_2_reg_795    |   32   |
|     data0_read_3_reg_805    |   32   |
|      data0_read_reg_775     |   32   |
|  data1_addr_read_1_reg_800  |   32   |
|  data1_addr_read_2_reg_810  |   32   |
|  data1_addr_read_3_reg_815  |   32   |
|   data1_addr_read_reg_785   |   32   |
|      data1_addr_reg_764     |   32   |
|      data2_addr_reg_770     |   32   |
|         i_1_reg_790         |   10   |
|          i_reg_160          |   10   |
|           reg_433           |   32   |
|           reg_439           |   32   |
|           reg_444           |   32   |
|           reg_450           |   32   |
|           reg_457           |   32   |
|           reg_463           |   32   |
|           reg_468           |   32   |
|           reg_474           |   32   |
|           reg_479           |   32   |
|           reg_484           |   32   |
|tempArrData0_load_0_1_reg_220|   32   |
|tempArrData0_load_0_2_reg_253|   32   |
|tempArrData0_load_0_3_reg_242|   32   |
|tempArrData0_load_0_4_reg_184|   32   |
|tempArrData0_load_0_5_reg_196|   32   |
|tempArrData0_load_0_6_reg_208|   32   |
|tempArrData0_load_0_s_reg_172|   32   |
|tempArrData0_load_1_1_reg_264|   32   |
|tempArrData0_load_1_2_reg_297|   32   |
|tempArrData0_load_1_3_reg_286|   32   |
| tempArrData0_load_1_reg_275 |   32   |
|tempArrData0_load_2_1_reg_308|   32   |
|tempArrData0_load_2_2_reg_341|   32   |
|tempArrData0_load_2_3_reg_330|   32   |
| tempArrData0_load_2_reg_319 |   32   |
|tempArrData0_load_3_1_reg_352|   32   |
|tempArrData0_load_3_2_reg_388|   32   |
|tempArrData0_load_3_3_reg_376|   32   |
| tempArrData0_load_3_reg_364 |   32   |
|  tempArrData0_load_reg_231  |   32   |
|        tmp_13_reg_907       |    1   |
|       tmp_17_1_reg_912      |   32   |
|       tmp_17_2_reg_924      |   32   |
|       tmp_17_3_reg_936      |   32   |
|        tmp_1_reg_760        |    1   |
|        tmp_23_reg_931       |    1   |
|       tmp_29_2_reg_954      |   32   |
|       tmp_29_3_reg_959      |   32   |
|        tmp_30_reg_919       |    1   |
|        tmp_31_reg_943       |    1   |
|      tmp_34_0_3_reg_840     |   32   |
|      tmp_34_1_3_reg_865     |   32   |
|      tmp_34_2_3_reg_890     |   32   |
|      tmp_34_3_3_reg_895     |   32   |
|        tmp_7_reg_948        |   32   |
|        tmp_9_reg_900        |   32   |
|         tmp_reg_756         |    1   |
+-----------------------------+--------+
|            Total            |  2138  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_readreq_fu_98       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_write_fu_152       |  p0  |   2  |   1  |    2   |
|        grp_write_fu_152       |  p2  |   5  |  32  |   160  ||    27   |
|           i_reg_160           |  p0  |   2  |  10  |   20   ||    9    |
| tempArrData0_load_0_s_reg_172 |  p0  |   2  |  32  |   64   ||    9    |
| tempArrData0_load_0_4_reg_184 |  p0  |   2  |  32  |   64   ||    9    |
| tempArrData0_load_0_5_reg_196 |  p0  |   2  |  32  |   64   ||    9    |
| tempArrData0_load_0_6_reg_208 |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_400          |  p0  |   8  |  32  |   256  ||    41   |
|           grp_fu_400          |  p1  |  10  |  32  |   320  ||    47   |
|           grp_fu_404          |  p0  |  10  |  32  |   320  ||    47   |
|           grp_fu_404          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_409          |  p0  |  10  |  32  |   320  ||    47   |
|           grp_fu_409          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_428          |  p0  |   4  |  32  |   128  ||    21   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  2102  || 28.0245 ||   326   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   557  |  1481  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   326  |
|  Register |    -   |    -   |  2138  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   28   |  2695  |  1807  |
+-----------+--------+--------+--------+--------+
