TimeQuest Timing Analyzer report for system
Sun Jan 22 22:16:56 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_in'
 13. Slow Model Setup: 'FP_ADDR_LOAD'
 14. Slow Model Setup: 'FP_DEPOSIT'
 15. Slow Model Setup: 'FP_EXAMINE'
 16. Slow Model Hold: 'clk_in'
 17. Slow Model Hold: 'FP_DEPOSIT'
 18. Slow Model Hold: 'FP_EXAMINE'
 19. Slow Model Hold: 'FP_ADDR_LOAD'
 20. Slow Model Minimum Pulse Width: 'clk_in'
 21. Slow Model Minimum Pulse Width: 'FP_ADDR_LOAD'
 22. Slow Model Minimum Pulse Width: 'FP_DEPOSIT'
 23. Slow Model Minimum Pulse Width: 'FP_EXAMINE'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'clk_in'
 36. Fast Model Setup: 'FP_ADDR_LOAD'
 37. Fast Model Setup: 'FP_DEPOSIT'
 38. Fast Model Setup: 'FP_EXAMINE'
 39. Fast Model Hold: 'clk_in'
 40. Fast Model Hold: 'FP_DEPOSIT'
 41. Fast Model Hold: 'FP_EXAMINE'
 42. Fast Model Hold: 'FP_ADDR_LOAD'
 43. Fast Model Minimum Pulse Width: 'clk_in'
 44. Fast Model Minimum Pulse Width: 'FP_ADDR_LOAD'
 45. Fast Model Minimum Pulse Width: 'FP_DEPOSIT'
 46. Fast Model Minimum Pulse Width: 'FP_EXAMINE'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Propagation Delay
 52. Minimum Propagation Delay
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Progagation Delay
 59. Minimum Progagation Delay
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; system                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; system.sdc    ; OK     ; Sun Jan 22 22:16:55 2017 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; clk_in       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in }       ;
; FP_ADDR_LOAD ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_ADDR_LOAD } ;
; FP_DEPOSIT   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_DEPOSIT }   ;
; FP_EXAMINE   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_EXAMINE }   ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow Model Fmax Summary                            ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 51.94 MHz  ; 51.94 MHz       ; clk_in       ;      ;
; 141.8 MHz  ; 141.8 MHz       ; FP_DEPOSIT   ;      ;
; 153.3 MHz  ; 153.3 MHz       ; FP_ADDR_LOAD ;      ;
; 166.72 MHz ; 166.72 MHz      ; FP_EXAMINE   ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow Model Setup Summary               ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; clk_in       ; -18.252 ; -1798.531     ;
; FP_ADDR_LOAD ; -7.026  ; -7.026        ;
; FP_DEPOSIT   ; -6.930  ; -6.930        ;
; FP_EXAMINE   ; -6.612  ; -6.612        ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -0.404 ; -0.404        ;
; FP_DEPOSIT   ; 0.523  ; 0.000         ;
; FP_EXAMINE   ; 1.037  ; 0.000         ;
; FP_ADDR_LOAD ; 1.167  ; 0.000         ;
+--------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; clk_in       ; -2.000 ; -721.380       ;
; FP_ADDR_LOAD ; -1.222 ; -1.222         ;
; FP_DEPOSIT   ; -1.222 ; -1.222         ;
; FP_EXAMINE   ; -1.222 ; -1.222         ;
+--------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.252 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.018      ; 16.501     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.168 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 16.396     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -18.141 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 16.375     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.927 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.008     ; 16.150     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.694 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.012     ; 15.913     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.629 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.019      ; 15.879     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.283 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.014     ; 15.500     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
; -17.081 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 17.144     ;
+---------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -7.026 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -2.978     ; 3.348      ;
; -6.994 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.158     ; 5.136      ;
; -6.902 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -2.978     ; 3.224      ;
; -6.820 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.165     ; 4.955      ;
; -6.705 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.165     ; 4.840      ;
; -6.605 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.957     ; 4.948      ;
; -6.449 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.953     ; 4.796      ;
; -6.324 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.957     ; 4.667      ;
; -6.148 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 1.000        ; -0.280     ; 5.168      ;
; -6.138 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.603     ; 3.835      ;
; -6.028 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.847     ; 3.481      ;
; -5.523 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 0.000      ; 4.823      ;
; -5.412 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 1.000        ; -0.126     ; 4.586      ;
; -3.531 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.500        ; 2.501      ; 4.832      ;
; -3.339 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 0.258      ; 2.897      ;
; -3.031 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 2.501      ; 4.832      ;
; -2.367 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.500        ; 2.501      ; 3.668      ;
; -1.867 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 2.501      ; 3.668      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.930 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -2.698     ; 3.267      ;
; -6.898 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.878     ; 5.055      ;
; -6.806 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -2.698     ; 3.143      ;
; -6.724 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.885     ; 4.874      ;
; -6.609 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.885     ; 4.759      ;
; -6.509 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.677     ; 4.867      ;
; -6.353 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.673     ; 4.715      ;
; -6.228 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.677     ; 4.586      ;
; -6.052 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 0.000      ; 5.087      ;
; -6.042 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.323     ; 3.754      ;
; -5.932 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.567     ; 3.400      ;
; -5.427 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 1.000        ; 0.280      ; 4.742      ;
; -5.316 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 1.000        ; 0.154      ; 4.505      ;
; -3.435 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.500        ; 2.781      ; 4.751      ;
; -3.243 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 0.538      ; 2.816      ;
; -2.935 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 2.781      ; 4.751      ;
; -1.988 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.500        ; 2.781      ; 3.304      ;
; -1.488 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 2.781      ; 3.304      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.612 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -2.852     ; 3.342      ;
; -6.580 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.032     ; 5.130      ;
; -6.488 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -2.852     ; 3.218      ;
; -6.406 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.039     ; 4.949      ;
; -6.291 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.039     ; 4.834      ;
; -6.191 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.831     ; 4.942      ;
; -6.035 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.827     ; 4.790      ;
; -5.910 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.831     ; 4.661      ;
; -5.734 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 1.000        ; -0.154     ; 5.162      ;
; -5.724 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.477     ; 3.829      ;
; -5.614 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.721     ; 3.475      ;
; -5.109 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 1.000        ; 0.126      ; 4.817      ;
; -4.998 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 0.000      ; 4.580      ;
; -3.117 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.500        ; 2.627      ; 4.826      ;
; -2.925 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 0.384      ; 2.891      ;
; -2.617 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 2.627      ; 4.826      ;
; -2.020 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.500        ; 2.627      ; 3.729      ;
; -1.520 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 2.627      ; 3.729      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.404 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 5.479      ; 5.075      ;
; -0.096 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 3.236      ; 3.140      ;
; 0.043  ; clk_in                                                                                                                                                                                              ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.894      ; 4.937      ;
; 0.096  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; -0.500       ; 5.479      ; 5.075      ;
; 0.343  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.919      ; 5.262      ;
; 0.351  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.651      ; 3.002      ;
; 0.437  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.903      ; 5.340      ;
; 0.543  ; clk_in                                                                                                                                                                                              ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; -0.500       ; 4.894      ; 4.937      ;
; 0.552  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 4.348      ; 4.900      ;
; 0.581  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.107      ; 0.922      ;
; 0.582  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.088      ; 0.904      ;
; 0.588  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 0.927      ; 1.515      ;
; 0.595  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.094      ; 2.923      ;
; 0.620  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg8                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.096      ; 0.950      ;
; 0.637  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.947      ;
; 0.651  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.676      ; 3.327      ;
; 0.745  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.660      ; 3.405      ;
; 0.791  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.798      ; 5.589      ;
; 0.805  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.104      ; 4.909      ;
; 0.843  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 4.919      ; 5.262      ;
; 0.847  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.092      ; 1.173      ;
; 0.860  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.092      ; 1.186      ;
; 0.860  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 2.105      ; 2.965      ;
; 0.866  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.785      ; 5.651      ;
; 0.869  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.098      ; 1.201      ;
; 0.870  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.093      ; 1.197      ;
; 0.879  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.852      ; 3.731      ;
; 0.887  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.202      ;
; 0.897  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 4.797      ; 5.694      ;
; 0.899  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.214      ;
; 0.902  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.110      ; 3.246      ;
; 0.907  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.116      ; 3.257      ;
; 0.911  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.095      ; 3.240      ;
; 0.914  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.060      ; 1.208      ;
; 0.916  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.121      ; 3.271      ;
; 0.921  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.061      ; 1.216      ;
; 0.934  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; clk_in       ; clk_in      ; 0.000        ; 3.421      ; 4.355      ;
; 0.937  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 4.903      ; 5.340      ;
; 0.952  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.266      ;
; 0.953  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 3.666      ; 4.619      ;
; 0.954  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; clk_in       ; clk_in      ; 0.000        ; 0.077      ; 1.265      ;
; 0.954  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.092      ; 1.280      ;
; 0.960  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.098      ; 1.292      ;
; 0.962  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.103      ; 1.299      ;
; 0.972  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.065      ; 1.271      ;
; 0.975  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 0.975      ;
; 0.988  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 1.417      ; 2.639      ;
; 0.990  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_ADDR_LOAD ; clk_in      ; 0.000        ; 2.978      ; 3.968      ;
; 0.996  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg5                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.009     ; 1.221      ;
; 0.996  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 2.171      ; 3.167      ;
; 1.003  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.025     ; 1.212      ;
; 1.052  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; -0.500       ; 4.348      ; 4.900      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11                                                                            ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.248      ; 3.538      ;
; 1.056  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.249      ; 3.539      ;
; 1.089  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.089      ;
; 1.090  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.090      ;
; 1.098  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; clk_in       ; clk_in      ; 0.000        ; 2.243      ; 3.341      ;
; 1.099  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.555      ; 3.654      ;
; 1.104  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.071      ; 1.409      ;
; 1.104  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.104      ;
; 1.106  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.086      ; 1.426      ;
; 1.110  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.110      ;
; 1.113  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.113      ;
; 1.113  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.861      ; 2.974      ;
; 1.114  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 1.420      ;
; 1.114  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.114      ;
; 1.119  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk_in       ; clk_in      ; 0.000        ; 3.458      ; 4.577      ;
; 1.130  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.437      ;
; 1.130  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 1.421      ; 2.785      ;
; 1.133  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.097      ; 1.464      ;
; 1.135  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk_in       ; clk_in      ; 0.000        ; 3.454      ; 4.589      ;
; 1.135  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.101      ; 1.470      ;
; 1.137  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk_in       ; clk_in      ; 0.000        ; 3.458      ; 4.595      ;
; 1.144  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg8                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.092      ; 1.470      ;
; 1.145  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.101      ; 1.480      ;
; 1.150  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.086      ; 1.470      ;
; 1.153  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.460      ;
; 1.163  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.103      ; 1.500      ;
; 1.170  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.170      ;
; 1.174  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.542      ; 3.716      ;
; 1.175  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.820      ; 2.995      ;
; 1.176  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.087      ; 1.497      ;
; 1.177  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.071      ; 1.482      ;
; 1.180  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.092      ; 1.506      ;
; 1.185  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.499      ;
; 1.186  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.071      ; 1.491      ;
; 1.189  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.086      ; 1.509      ;
; 1.191  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.067      ; 1.492      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.523 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 2.781      ; 3.304      ;
; 1.023 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; -0.500       ; 2.781      ; 3.304      ;
; 1.057 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 0.000      ; 1.057      ;
; 1.071 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 2.781      ; 3.852      ;
; 1.379 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 0.538      ; 1.917      ;
; 1.571 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; -0.500       ; 2.781      ; 3.852      ;
; 2.354 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 0.000        ; 0.154      ; 2.508      ;
; 2.465 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 0.000        ; 0.280      ; 2.745      ;
; 3.915 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.677     ; 3.238      ;
; 4.035 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.673     ; 3.362      ;
; 4.068 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.567     ; 2.501      ;
; 4.152 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.878     ; 3.274      ;
; 4.233 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.323     ; 2.910      ;
; 4.279 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.885     ; 3.394      ;
; 4.444 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.885     ; 3.559      ;
; 4.554 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.677     ; 3.877      ;
; 4.888 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -2.698     ; 2.190      ;
; 5.013 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -2.698     ; 2.315      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.037 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 2.627      ; 3.664      ;
; 1.102 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 2.627      ; 3.729      ;
; 1.345 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 0.384      ; 1.729      ;
; 1.537 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; -0.500       ; 2.627      ; 3.664      ;
; 1.602 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; -0.500       ; 2.627      ; 3.729      ;
; 1.750 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 0.000      ; 1.750      ;
; 2.431 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 0.000        ; 0.126      ; 2.557      ;
; 3.056 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 0.000        ; -0.154     ; 2.902      ;
; 3.934 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.831     ; 3.103      ;
; 4.034 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.721     ; 2.313      ;
; 4.054 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.827     ; 3.227      ;
; 4.171 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.032     ; 3.139      ;
; 4.252 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.477     ; 2.775      ;
; 4.298 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.039     ; 3.259      ;
; 4.463 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.039     ; 3.424      ;
; 4.573 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.831     ; 3.742      ;
; 4.907 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -2.852     ; 2.055      ;
; 5.032 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -2.852     ; 2.180      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.167 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 2.501      ; 3.668      ;
; 1.200 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 2.501      ; 3.701      ;
; 1.508 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 0.258      ; 1.766      ;
; 1.667 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.500       ; 2.501      ; 3.668      ;
; 1.700 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; -0.500       ; 2.501      ; 3.701      ;
; 2.265 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 0.000      ; 2.265      ;
; 2.483 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 0.000        ; -0.126     ; 2.357      ;
; 3.219 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 0.000        ; -0.280     ; 2.939      ;
; 4.099 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.957     ; 3.142      ;
; 4.197 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.847     ; 2.350      ;
; 4.219 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.953     ; 3.266      ;
; 4.336 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.158     ; 3.178      ;
; 4.417 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.603     ; 2.814      ;
; 4.463 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.165     ; 3.298      ;
; 4.628 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.165     ; 3.463      ;
; 4.738 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.957     ; 3.781      ;
; 5.072 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -2.978     ; 2.094      ;
; 5.197 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -2.978     ; 2.219      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_ADDR_LOAD'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD                                                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_DEPOSIT'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datab                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datab                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_EXAMINE'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_EXAMINE ; Rise       ; FP_EXAMINE                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 2.867  ; 2.867  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 4.031  ; 4.031  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 7.708  ; 7.708  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 2.488  ; 2.488  ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 3.935  ; 3.935  ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 7.783  ; 7.783  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 2.520  ; 2.520  ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 3.617  ; 3.617  ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 8.447  ; 8.447  ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 15.706 ; 15.706 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 9.816  ; 9.816  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 10.325 ; 10.325 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 11.203 ; 11.203 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 11.857 ; 11.857 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 12.094 ; 12.094 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 13.108 ; 13.108 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 13.006 ; 13.006 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 13.292 ; 13.292 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 13.803 ; 13.803 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 15.658 ; 15.658 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 15.596 ; 15.596 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 15.706 ; 15.706 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 6.000  ; 6.000  ; Rise       ; clk_in          ;
; START            ; clk_in       ; 4.164  ; 4.164  ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 4.138  ; 4.138  ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 6.231  ; 6.231  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 10.144 ; 10.144 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -1.167 ; -1.167 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -1.200 ; -1.200 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -6.008 ; -6.008 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -0.523 ; -0.523 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -1.071 ; -1.071 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -5.818 ; -5.818 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -1.102 ; -1.102 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -1.037 ; -1.037 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -7.029 ; -7.029 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -5.839 ; -5.839 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -5.839 ; -5.839 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -6.321 ; -6.321 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -6.390 ; -6.390 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -7.107 ; -7.107 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -6.808 ; -6.808 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -7.450 ; -7.450 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -6.676 ; -6.676 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -7.249 ; -7.249 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -7.404 ; -7.404 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -7.950 ; -7.950 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -7.749 ; -7.749 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -7.518 ; -7.518 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -5.154 ; -5.154 ; Rise       ; clk_in          ;
; START            ; clk_in       ; -3.281 ; -3.281 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -3.255 ; -3.255 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 0.404  ; 0.404  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; -2.084 ; -2.084 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 18.900 ; 18.900 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 18.388 ; 18.388 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 18.900 ; 18.900 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 18.666 ; 18.666 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 17.839 ; 17.839 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 16.898 ; 16.898 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 16.995 ; 16.995 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 16.666 ; 16.666 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 15.803 ; 15.803 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 15.388 ; 15.388 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 15.013 ; 15.013 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 15.187 ; 15.187 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 14.793 ; 14.793 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 8.235  ; 8.235  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 19.525 ; 19.525 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 19.013 ; 19.013 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 19.525 ; 19.525 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 19.291 ; 19.291 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 18.464 ; 18.464 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 17.523 ; 17.523 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 17.620 ; 17.620 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 17.291 ; 17.291 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 16.428 ; 16.428 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 16.013 ; 16.013 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 15.638 ; 15.638 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 15.812 ; 15.812 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 15.418 ; 15.418 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 8.860  ; 8.860  ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 18.789 ; 18.789 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 18.277 ; 18.277 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 18.789 ; 18.789 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 18.555 ; 18.555 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 17.728 ; 17.728 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 16.787 ; 16.787 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 16.884 ; 16.884 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 16.555 ; 16.555 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 15.692 ; 15.692 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 15.277 ; 15.277 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 14.902 ; 14.902 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 15.076 ; 15.076 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 14.682 ; 14.682 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 8.124  ; 8.124  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 24.373 ; 24.373 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 23.861 ; 23.861 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 24.373 ; 24.373 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 24.139 ; 24.139 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 23.312 ; 23.312 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 22.371 ; 22.371 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 22.468 ; 22.468 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 22.139 ; 22.139 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 21.244 ; 21.244 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 20.777 ; 20.777 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 20.486 ; 20.486 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 20.660 ; 20.660 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 20.266 ; 20.266 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 9.901  ; 9.901  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 9.420  ; 9.420  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 9.407  ; 9.407  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 9.407  ; 9.407  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.797  ; 9.797  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.332  ; 9.332  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 9.901  ; 9.901  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.479  ; 9.479  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 9.104  ; 9.104  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.645  ; 9.645  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 9.624  ; 9.624  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 9.010  ; 9.010  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 9.385  ; 9.385  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 9.192  ; 9.192  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 8.080  ; 8.080  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 9.838  ; 9.838  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 6.841  ; 6.841  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 10.909 ; 10.909 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 11.508 ; 11.508 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 12.320 ; 12.320 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 12.563 ; 12.563 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 11.707 ; 11.707 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 11.273 ; 11.273 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 11.749 ; 11.749 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 12.016 ; 12.016 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 10.991 ; 10.991 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 11.309 ; 11.309 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 11.186 ; 11.186 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 10.978 ; 10.978 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 10.909 ; 10.909 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 8.235  ; 8.235  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 11.534 ; 11.534 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 12.133 ; 12.133 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 12.945 ; 12.945 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 13.188 ; 13.188 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 12.332 ; 12.332 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 11.898 ; 11.898 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 12.374 ; 12.374 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 12.641 ; 12.641 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 11.616 ; 11.616 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 11.934 ; 11.934 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 11.811 ; 11.811 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 11.603 ; 11.603 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 11.534 ; 11.534 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 8.860  ; 8.860  ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 10.798 ; 10.798 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 11.397 ; 11.397 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 12.209 ; 12.209 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 12.452 ; 12.452 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 11.596 ; 11.596 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 11.162 ; 11.162 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 11.638 ; 11.638 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 11.905 ; 11.905 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 10.880 ; 10.880 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 11.198 ; 11.198 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 11.075 ; 11.075 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 10.867 ; 10.867 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 10.798 ; 10.798 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 8.124  ; 8.124  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 9.384  ; 9.384  ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 10.429 ; 10.429 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 10.855 ; 10.855 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 10.578 ; 10.578 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 10.485 ; 10.485 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 10.422 ; 10.422 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 9.803  ; 9.803  ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 10.875 ; 10.875 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 9.974  ; 9.974  ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 10.747 ; 10.747 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 10.582 ; 10.582 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 9.528  ; 9.528  ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 9.384  ; 9.384  ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 9.010  ; 9.010  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 9.420  ; 9.420  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 9.407  ; 9.407  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 9.407  ; 9.407  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.797  ; 9.797  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.332  ; 9.332  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 9.901  ; 9.901  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.479  ; 9.479  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 9.104  ; 9.104  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.645  ; 9.645  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 9.624  ; 9.624  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 9.010  ; 9.010  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 9.385  ; 9.385  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 9.192  ; 9.192  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 8.080  ; 8.080  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 6.841  ; 6.841  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 6.841  ; 6.841  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 12.341 ; 12.158 ; 12.158 ; 12.341 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 12.942 ; 12.722 ; 12.722 ; 12.942 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 11.816 ; 12.081 ; 12.081 ; 11.816 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 11.750 ; 11.456 ; 11.456 ; 11.750 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 11.707 ; 11.524 ; 11.524 ; 11.707 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 11.708 ; 11.526 ; 11.526 ; 11.708 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 12.705 ; 12.549 ; 12.549 ; 12.705 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 12.280 ; 12.178 ; 12.178 ; 12.280 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 12.822 ; 12.492 ; 12.492 ; 12.822 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 12.660 ; 12.330 ; 12.330 ; 12.660 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 12.390 ; 11.800 ; 11.800 ; 12.390 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 12.739 ; 12.136 ; 12.136 ; 12.739 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 12.268 ; 12.451 ; 12.451 ; 12.268 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 12.832 ; 13.052 ; 13.052 ; 12.832 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 12.191 ; 11.926 ; 11.926 ; 12.191 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 11.566 ; 11.860 ; 11.860 ; 11.566 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 11.634 ; 11.817 ; 11.817 ; 11.634 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 11.636 ; 11.818 ; 11.818 ; 11.636 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 12.659 ; 12.815 ; 12.815 ; 12.659 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 12.288 ; 12.390 ; 12.390 ; 12.288 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 12.602 ; 12.932 ; 12.932 ; 12.602 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 12.440 ; 12.770 ; 12.770 ; 12.440 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 11.910 ; 12.500 ; 12.500 ; 11.910 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 12.246 ; 12.849 ; 12.849 ; 12.246 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 11.927 ; 12.853 ; 12.853 ; 11.927 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 12.909 ; 13.454 ; 13.454 ; 12.909 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 11.872 ; 12.591 ; 12.591 ; 11.872 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 11.647 ; 12.262 ; 12.262 ; 11.647 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 11.298 ; 12.219 ; 12.219 ; 11.298 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 11.256 ; 12.220 ; 12.220 ; 11.256 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 11.832 ; 13.217 ; 13.217 ; 11.832 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 11.785 ; 12.792 ; 12.792 ; 11.785 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 12.533 ; 13.334 ; 13.334 ; 12.533 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 12.401 ; 13.172 ; 13.172 ; 12.401 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 11.966 ; 12.902 ; 12.902 ; 11.966 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 12.265 ; 13.251 ; 13.251 ; 12.265 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 15.627 ; 15.627 ; 15.627 ; 15.627 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 16.345 ; 16.345 ; 16.345 ; 16.345 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 16.311 ; 16.311 ; 16.311 ; 16.311 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 16.823 ; 16.823 ; 16.823 ; 16.823 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 16.235 ; 16.235 ; 16.235 ; 16.235 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 16.951 ; 16.951 ; 16.951 ; 16.951 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 17.463 ; 17.463 ; 17.463 ; 17.463 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 16.904 ; 16.904 ; 16.904 ; 16.904 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 16.383 ; 16.383 ; 16.383 ; 16.383 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 17.412 ; 17.412 ; 17.412 ; 17.412 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 17.924 ; 17.924 ; 17.924 ; 17.924 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 17.788 ; 17.788 ; 17.788 ; 17.788 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 16.961 ; 16.961 ; 16.961 ; 16.961 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 17.747 ; 17.747 ; 17.747 ; 17.747 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 18.259 ; 18.259 ; 18.259 ; 18.259 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 18.025 ; 18.025 ; 18.025 ; 18.025 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 17.198 ; 17.198 ; 17.198 ; 17.198 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 16.042 ; 16.042 ; 16.042 ; 16.042 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 15.764 ; 15.764 ; 15.764 ; 15.764 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 18.438 ; 18.438 ; 18.438 ; 18.438 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 18.950 ; 18.950 ; 18.950 ; 18.950 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 18.464 ; 18.464 ; 18.464 ; 18.464 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 17.651 ; 17.651 ; 17.651 ; 17.651 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 17.156 ; 17.156 ; 17.156 ; 17.156 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 17.253 ; 17.253 ; 17.253 ; 17.253 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 16.924 ; 16.924 ; 16.924 ; 16.924 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 18.336 ; 18.336 ; 18.336 ; 18.336 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 18.848 ; 18.848 ; 18.848 ; 18.848 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 18.477 ; 18.477 ; 18.477 ; 18.477 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 17.650 ; 17.650 ; 17.650 ; 17.650 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 17.054 ; 17.054 ; 17.054 ; 17.054 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 17.151 ; 17.151 ; 17.151 ; 17.151 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 16.822 ; 16.822 ; 16.822 ; 16.822 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 15.230 ; 15.230 ; 15.230 ; 15.230 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 18.830 ; 18.830 ; 18.830 ; 18.830 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 19.342 ; 19.342 ; 19.342 ; 19.342 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 19.108 ; 19.108 ; 19.108 ; 19.108 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 18.281 ; 18.281 ; 18.281 ; 18.281 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 17.340 ; 17.340 ; 17.340 ; 17.340 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 17.437 ; 17.437 ; 17.437 ; 17.437 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 17.108 ; 17.108 ; 17.108 ; 17.108 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 16.213 ; 16.213 ; 16.213 ; 16.213 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 15.755 ; 15.755 ; 15.755 ; 15.755 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 18.992 ; 18.992 ; 18.992 ; 18.992 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 19.504 ; 19.504 ; 19.504 ; 19.504 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 19.326 ; 19.326 ; 19.326 ; 19.326 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 18.499 ; 18.499 ; 18.499 ; 18.499 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 17.755 ; 17.755 ; 17.755 ; 17.755 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 17.787 ; 17.787 ; 17.787 ; 17.787 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 17.583 ; 17.583 ; 17.583 ; 17.583 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 16.914 ; 16.914 ; 16.914 ; 16.914 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 16.499 ; 16.499 ; 16.499 ; 16.499 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 15.973 ; 15.973 ; 15.973 ; 15.973 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 20.255 ; 20.255 ; 20.255 ; 20.255 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 20.767 ; 20.767 ; 20.767 ; 20.767 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 20.533 ; 20.533 ; 20.533 ; 20.533 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 19.706 ; 19.706 ; 19.706 ; 19.706 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 18.765 ; 18.765 ; 18.765 ; 18.765 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 18.862 ; 18.862 ; 18.862 ; 18.862 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 18.533 ; 18.533 ; 18.533 ; 18.533 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 17.687 ; 17.687 ; 17.687 ; 17.687 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 17.272 ; 17.272 ; 17.272 ; 17.272 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 16.892 ; 16.892 ; 16.892 ; 16.892 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 17.066 ; 17.066 ; 17.066 ; 17.066 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 20.205 ; 20.205 ; 20.205 ; 20.205 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 20.717 ; 20.717 ; 20.717 ; 20.717 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 20.483 ; 20.483 ; 20.483 ; 20.483 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 19.656 ; 19.656 ; 19.656 ; 19.656 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 18.715 ; 18.715 ; 18.715 ; 18.715 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 18.812 ; 18.812 ; 18.812 ; 18.812 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 18.483 ; 18.483 ; 18.483 ; 18.483 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 17.588 ; 17.588 ; 17.588 ; 17.588 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 17.096 ; 17.096 ; 17.096 ; 17.096 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 16.830 ; 16.830 ; 16.830 ; 16.830 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 17.004 ; 17.004 ; 17.004 ; 17.004 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 16.610 ; 16.610 ; 16.610 ; 16.610 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 20.094 ; 20.094 ; 20.094 ; 20.094 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 20.606 ; 20.606 ; 20.606 ; 20.606 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 20.372 ; 20.372 ; 20.372 ; 20.372 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 19.545 ; 19.545 ; 19.545 ; 19.545 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 18.604 ; 18.604 ; 18.604 ; 18.604 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 18.701 ; 18.701 ; 18.701 ; 18.701 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 18.372 ; 18.372 ; 18.372 ; 18.372 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 17.621 ; 17.621 ; 17.621 ; 17.621 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 17.206 ; 17.206 ; 17.206 ; 17.206 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 16.940 ; 16.940 ; 16.940 ; 16.940 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 17.114 ; 17.114 ; 17.114 ; 17.114 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 16.720 ; 16.720 ; 16.720 ; 16.720 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 12.341 ; 11.368 ; 11.368 ; 12.341 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 12.942 ; 12.350 ; 12.350 ; 12.942 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 11.816 ; 11.313 ; 11.313 ; 11.816 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 11.750 ; 11.088 ; 11.088 ; 11.750 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 11.707 ; 10.739 ; 10.739 ; 11.707 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 11.708 ; 10.697 ; 10.697 ; 11.708 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 12.705 ; 11.273 ; 11.273 ; 12.705 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 12.280 ; 11.226 ; 11.226 ; 12.280 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 12.822 ; 11.974 ; 11.974 ; 12.822 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 12.660 ; 11.842 ; 11.842 ; 12.660 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 12.390 ; 11.407 ; 11.407 ; 12.390 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 12.739 ; 11.706 ; 11.706 ; 12.739 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 12.268 ; 11.482 ; 11.482 ; 12.268 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 12.832 ; 12.464 ; 12.464 ; 12.832 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 12.191 ; 11.427 ; 11.427 ; 12.191 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 11.566 ; 11.202 ; 11.202 ; 11.566 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 11.634 ; 10.853 ; 10.853 ; 11.634 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 11.636 ; 10.811 ; 10.811 ; 11.636 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 12.659 ; 11.387 ; 11.387 ; 12.659 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 12.288 ; 11.340 ; 11.340 ; 12.288 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 12.602 ; 12.088 ; 12.088 ; 12.602 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 12.440 ; 11.956 ; 11.956 ; 12.440 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 11.910 ; 11.521 ; 11.521 ; 11.910 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 12.246 ; 11.820 ; 11.820 ; 12.246 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 11.927 ; 12.668 ; 12.668 ; 11.927 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 12.909 ; 13.232 ; 13.232 ; 12.909 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 11.872 ; 12.328 ; 12.328 ; 11.872 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 11.647 ; 11.966 ; 11.966 ; 11.647 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 11.298 ; 12.034 ; 12.034 ; 11.298 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 11.256 ; 12.036 ; 12.036 ; 11.256 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 11.832 ; 13.059 ; 13.059 ; 11.832 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 11.785 ; 12.688 ; 12.688 ; 11.785 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 12.533 ; 13.002 ; 13.002 ; 12.533 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 12.401 ; 12.840 ; 12.840 ; 12.401 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 11.966 ; 12.310 ; 12.310 ; 11.966 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 12.265 ; 12.646 ; 12.646 ; 12.265 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 14.641 ; 14.641 ; 14.641 ; 14.641 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 15.359 ; 15.359 ; 15.359 ; 15.359 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 15.123 ; 15.123 ; 15.123 ; 15.123 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 15.841 ; 15.841 ; 15.841 ; 15.841 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 15.695 ; 15.695 ; 15.695 ; 15.695 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 15.192 ; 15.192 ; 15.192 ; 15.192 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 15.920 ; 15.920 ; 15.920 ; 15.920 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 15.442 ; 15.442 ; 15.442 ; 15.442 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 16.405 ; 16.405 ; 16.405 ; 16.405 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 16.728 ; 16.728 ; 16.728 ; 16.728 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 16.583 ; 16.583 ; 16.583 ; 16.583 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 15.764 ; 15.764 ; 15.764 ; 15.764 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 15.093 ; 15.093 ; 15.093 ; 15.093 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 16.009 ; 16.009 ; 16.009 ; 16.009 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 16.223 ; 16.223 ; 16.223 ; 16.223 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 16.180 ; 16.180 ; 16.180 ; 16.180 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 15.514 ; 15.514 ; 15.514 ; 15.514 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 14.803 ; 14.803 ; 14.803 ; 14.803 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 15.042 ; 15.042 ; 15.042 ; 15.042 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 16.790 ; 16.790 ; 16.790 ; 16.790 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 17.004 ; 17.004 ; 17.004 ; 17.004 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 16.961 ; 16.961 ; 16.961 ; 16.961 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 16.429 ; 16.429 ; 16.429 ; 16.429 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 15.957 ; 15.957 ; 15.957 ; 15.957 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 15.812 ; 15.812 ; 15.812 ; 15.812 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 16.335 ; 16.335 ; 16.335 ; 16.335 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 16.549 ; 16.549 ; 16.549 ; 16.549 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 16.506 ; 16.506 ; 16.506 ; 16.506 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 15.617 ; 15.617 ; 15.617 ; 15.617 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 14.638 ; 14.638 ; 14.638 ; 14.638 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 15.145 ; 15.145 ; 15.145 ; 15.145 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 15.038 ; 15.038 ; 15.038 ; 15.038 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 14.480 ; 14.480 ; 14.480 ; 14.480 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 16.917 ; 16.917 ; 16.917 ; 16.917 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 17.131 ; 17.131 ; 17.131 ; 17.131 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 17.088 ; 17.088 ; 17.088 ; 17.088 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 16.271 ; 16.271 ; 16.271 ; 16.271 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 15.211 ; 15.211 ; 15.211 ; 15.211 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 15.799 ; 15.799 ; 15.799 ; 15.799 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 15.507 ; 15.507 ; 15.507 ; 15.507 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 14.435 ; 14.435 ; 14.435 ; 14.435 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 14.846 ; 14.846 ; 14.846 ; 14.846 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 17.789 ; 17.789 ; 17.789 ; 17.789 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 18.003 ; 18.003 ; 18.003 ; 18.003 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 17.960 ; 17.960 ; 17.960 ; 17.960 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 17.143 ; 17.143 ; 17.143 ; 17.143 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 16.083 ; 16.083 ; 16.083 ; 16.083 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 16.671 ; 16.671 ; 16.671 ; 16.671 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 16.185 ; 16.185 ; 16.185 ; 16.185 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 15.083 ; 15.083 ; 15.083 ; 15.083 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 15.514 ; 15.514 ; 15.514 ; 15.514 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 14.998 ; 14.998 ; 14.998 ; 14.998 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 18.335 ; 18.335 ; 18.335 ; 18.335 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 18.549 ; 18.549 ; 18.549 ; 18.549 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 18.506 ; 18.506 ; 18.506 ; 18.506 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 17.689 ; 17.689 ; 17.689 ; 17.689 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 16.629 ; 16.629 ; 16.629 ; 16.629 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 17.217 ; 17.217 ; 17.217 ; 17.217 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 16.731 ; 16.731 ; 16.731 ; 16.731 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 15.629 ; 15.629 ; 15.629 ; 15.629 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 15.927 ; 15.927 ; 15.927 ; 15.927 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 15.544 ; 15.544 ; 15.544 ; 15.544 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 15.978 ; 15.978 ; 15.978 ; 15.978 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 18.487 ; 18.487 ; 18.487 ; 18.487 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 18.701 ; 18.701 ; 18.701 ; 18.701 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 18.658 ; 18.658 ; 18.658 ; 18.658 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 17.841 ; 17.841 ; 17.841 ; 17.841 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 16.781 ; 16.781 ; 16.781 ; 16.781 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 17.369 ; 17.369 ; 17.369 ; 17.369 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 16.883 ; 16.883 ; 16.883 ; 16.883 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 15.780 ; 15.780 ; 15.780 ; 15.780 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 16.079 ; 16.079 ; 16.079 ; 16.079 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 15.575 ; 15.575 ; 15.575 ; 15.575 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 15.005 ; 15.005 ; 15.005 ; 15.005 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 15.736 ; 15.736 ; 15.736 ; 15.736 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 18.806 ; 18.806 ; 18.806 ; 18.806 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 19.020 ; 19.020 ; 19.020 ; 19.020 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 18.977 ; 18.977 ; 18.977 ; 18.977 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 18.160 ; 18.160 ; 18.160 ; 18.160 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 17.100 ; 17.100 ; 17.100 ; 17.100 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 17.688 ; 17.688 ; 17.688 ; 17.688 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 17.202 ; 17.202 ; 17.202 ; 17.202 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 16.099 ; 16.099 ; 16.099 ; 16.099 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 16.398 ; 16.398 ; 16.398 ; 16.398 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 15.889 ; 15.889 ; 15.889 ; 15.889 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 15.319 ; 15.319 ; 15.319 ; 15.319 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 16.050 ; 16.050 ; 16.050 ; 16.050 ;
+-------------------+--------------------+--------+--------+--------+--------+


+---------------------------------------+
; Fast Model Setup Summary              ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -8.165 ; -709.969      ;
; FP_ADDR_LOAD ; -2.746 ; -2.746        ;
; FP_DEPOSIT   ; -2.648 ; -2.648        ;
; FP_EXAMINE   ; -2.534 ; -2.534        ;
+--------------+--------+---------------+


+---------------------------------------+
; Fast Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -0.432 ; -0.780        ;
; FP_DEPOSIT   ; 0.213  ; 0.000         ;
; FP_EXAMINE   ; 0.425  ; 0.000         ;
; FP_ADDR_LOAD ; 0.508  ; 0.000         ;
+--------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; clk_in       ; -2.000 ; -721.380       ;
; FP_ADDR_LOAD ; -1.222 ; -1.222         ;
; FP_DEPOSIT   ; -1.222 ; -1.222         ;
; FP_EXAMINE   ; -1.222 ; -1.222         ;
+--------------+--------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.165 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.821      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.108 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.128     ; 7.750      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.105 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.134     ; 7.741      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -8.024 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 7.656      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.142     ; 7.570      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.888 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.113     ; 7.545      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.759 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.144     ; 7.385      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.139     ; 8.138      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.746 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.558     ; 1.463      ;
; -2.692 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.557     ; 1.410      ;
; -2.488 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.539     ; 2.224      ;
; -2.438 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.543     ; 2.170      ;
; -2.351 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.542     ; 2.084      ;
; -2.331 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.451     ; 2.155      ;
; -2.237 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.446     ; 2.066      ;
; -2.189 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.451     ; 2.013      ;
; -2.187 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 1.000        ; -0.172     ; 2.290      ;
; -2.143 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.731     ; 1.687      ;
; -2.107 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.839     ; 1.543      ;
; -1.853 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 0.000      ; 2.128      ;
; -1.833 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 1.000        ; -0.095     ; 2.013      ;
; -1.281 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.500        ; 1.265      ; 2.321      ;
; -0.916 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 0.086      ; 1.277      ;
; -0.781 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 1.265      ; 2.321      ;
; -0.733 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.500        ; 1.265      ; 1.773      ;
; -0.233 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 1.265      ; 1.773      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.648 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.386     ; 1.416      ;
; -2.594 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.385     ; 1.363      ;
; -2.390 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.367     ; 2.177      ;
; -2.340 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.371     ; 2.123      ;
; -2.253 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.370     ; 2.037      ;
; -2.233 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.279     ; 2.108      ;
; -2.139 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.274     ; 2.019      ;
; -2.091 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.279     ; 1.966      ;
; -2.089 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 0.000      ; 2.243      ;
; -2.045 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.559     ; 1.640      ;
; -2.009 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.667     ; 1.496      ;
; -1.755 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 1.000        ; 0.172      ; 2.081      ;
; -1.735 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 1.000        ; 0.077      ; 1.966      ;
; -1.183 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.500        ; 1.437      ; 2.274      ;
; -0.818 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 0.258      ; 1.230      ;
; -0.683 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 1.437      ; 2.274      ;
; -0.559 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.500        ; 1.437      ; 1.650      ;
; -0.059 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 1.437      ; 1.650      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.534 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.463     ; 1.458      ;
; -2.480 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.462     ; 1.405      ;
; -2.276 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.444     ; 2.219      ;
; -2.226 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.448     ; 2.165      ;
; -2.139 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.447     ; 2.079      ;
; -2.119 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.356     ; 2.150      ;
; -2.025 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.351     ; 2.061      ;
; -1.977 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.356     ; 2.008      ;
; -1.975 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 1.000        ; -0.077     ; 2.285      ;
; -1.931 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.636     ; 1.682      ;
; -1.895 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.744     ; 1.538      ;
; -1.641 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 1.000        ; 0.095      ; 2.123      ;
; -1.621 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 0.000      ; 2.008      ;
; -1.069 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.500        ; 1.360      ; 2.316      ;
; -0.704 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 0.181      ; 1.272      ;
; -0.575 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.500        ; 1.360      ; 1.822      ;
; -0.569 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 1.360      ; 2.316      ;
; -0.075 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 1.360      ; 1.822      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.432 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 2.822      ; 2.390      ;
; -0.297 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.643      ; 1.346      ;
; -0.208 ; clk_in                                                                                                                                                                                              ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.549      ; 2.341      ;
; -0.082 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.559      ; 2.477      ;
; -0.073 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.370      ; 1.297      ;
; -0.034 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.552      ; 2.518      ;
; -0.024 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.225      ; 1.339      ;
; 0.053  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.380      ; 1.433      ;
; 0.068  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; -0.500       ; 2.822      ; 2.390      ;
; 0.091  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.946      ; 1.175      ;
; 0.101  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.373      ; 1.474      ;
; 0.109  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.156      ; 0.403      ;
; 0.113  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.165      ; 0.416      ;
; 0.118  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.240      ; 1.496      ;
; 0.122  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.246      ; 1.506      ;
; 0.123  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.226      ; 1.487      ;
; 0.128  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.250      ; 1.516      ;
; 0.135  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.462      ; 1.597      ;
; 0.138  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg8                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.161      ; 0.437      ;
; 0.139  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.504      ; 2.643      ;
; 0.143  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.515      ; 2.658      ;
; 0.145  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.151      ; 0.434      ;
; 0.155  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_ADDR_LOAD ; clk_in      ; 0.000        ; 1.557      ; 1.712      ;
; 0.165  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 2.515      ; 2.680      ;
; 0.170  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.194      ; 1.364      ;
; 0.176  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.951      ; 1.265      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11                                                                            ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.657      ;
; 0.217  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.303      ; 1.658      ;
; 0.219  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 0.413      ; 0.632      ;
; 0.229  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 2.104      ; 2.333      ;
; 0.233  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.961      ; 1.332      ;
; 0.236  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.160      ; 0.534      ;
; 0.237  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.967      ; 1.342      ;
; 0.238  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; clk_in       ; clk_in      ; 0.000        ; 0.947      ; 1.323      ;
; 0.240  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.162      ; 0.540      ;
; 0.243  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.971      ; 1.352      ;
; 0.246  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.163      ; 0.547      ;
; 0.247  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.160      ; 0.545      ;
; 0.248  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.150      ; 0.536      ;
; 0.262  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.018      ; 1.280      ;
; 0.274  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.152      ; 0.564      ;
; 0.274  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.325      ; 1.599      ;
; 0.275  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.132      ; 0.545      ;
; 0.278  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.336      ; 1.614      ;
; 0.282  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.130      ; 0.550      ;
; 0.292  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; clk_in       ; clk_in      ; 0.000        ; 0.152      ; 0.582      ;
; 0.292  ; clk_in                                                                                                                                                                                              ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; -0.500       ; 2.549      ; 2.341      ;
; 0.293  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.166      ; 0.597      ;
; 0.298  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 0.608      ;
; 0.300  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.176      ; 0.614      ;
; 0.300  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 1.336      ; 1.636      ;
; 0.307  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.145      ; 0.590      ;
; 0.311  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg5                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.120      ; 0.569      ;
; 0.312  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.113      ; 0.563      ;
; 0.318  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.966      ; 1.422      ;
; 0.322  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.972      ; 1.432      ;
; 0.323  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; clk_in       ; clk_in      ; 0.000        ; 0.952      ; 1.413      ;
; 0.327  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.131      ; 0.596      ;
; 0.328  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.976      ; 1.442      ;
; 0.334  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.015      ; 1.349      ;
; 0.346  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.106      ; 1.452      ;
; 0.350  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.155      ; 0.643      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg11                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg9                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg8                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg6                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg5                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg3                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg2                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg1                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg0                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_datain_reg0                                                                               ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.301      ; 1.791      ;
; 0.352  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.302      ; 1.792      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
; 0.353  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.317      ; 1.808      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.213 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 1.437      ; 1.650      ;
; 0.435 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 1.437      ; 1.872      ;
; 0.456 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 0.000      ; 0.456      ;
; 0.570 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 0.258      ; 0.828      ;
; 0.713 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; -0.500       ; 1.437      ; 1.650      ;
; 0.935 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; -0.500       ; 1.437      ; 1.872      ;
; 1.002 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 0.000        ; 0.077      ; 1.079      ;
; 1.022 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 0.000        ; 0.172      ; 1.194      ;
; 1.660 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.279     ; 1.381      ;
; 1.710 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.274     ; 1.436      ;
; 1.761 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.667     ; 1.094      ;
; 1.793 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.367     ; 1.426      ;
; 1.819 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.559     ; 1.260      ;
; 1.842 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.370     ; 1.472      ;
; 1.923 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.371     ; 1.552      ;
; 1.935 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.279     ; 1.656      ;
; 2.307 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.386     ; 0.921      ;
; 2.376 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.385     ; 0.991      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.425 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 1.360      ; 1.785      ;
; 0.462 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 1.360      ; 1.822      ;
; 0.560 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 0.181      ; 0.741      ;
; 0.777 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 0.000      ; 0.777      ;
; 0.925 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; -0.500       ; 1.360      ; 1.785      ;
; 0.962 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; -0.500       ; 1.360      ; 1.822      ;
; 1.012 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 0.000        ; 0.095      ; 1.107      ;
; 1.346 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 0.000        ; -0.077     ; 1.269      ;
; 1.702 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.356     ; 1.346      ;
; 1.751 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.744     ; 1.007      ;
; 1.752 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.351     ; 1.401      ;
; 1.835 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.444     ; 1.391      ;
; 1.861 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.636     ; 1.225      ;
; 1.884 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.447     ; 1.437      ;
; 1.965 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.448     ; 1.517      ;
; 1.977 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.356     ; 1.621      ;
; 2.349 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.463     ; 0.886      ;
; 2.418 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.462     ; 0.956      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.508 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 1.265      ; 1.773      ;
; 0.528 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 1.265      ; 1.793      ;
; 0.663 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 0.086      ; 0.749      ;
; 0.997 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 0.000      ; 0.997      ;
; 1.008 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.500       ; 1.265      ; 1.773      ;
; 1.028 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; -0.500       ; 1.265      ; 1.793      ;
; 1.095 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 0.000        ; -0.095     ; 1.000      ;
; 1.449 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 0.000        ; -0.172     ; 1.277      ;
; 1.807 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.451     ; 1.356      ;
; 1.854 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.839     ; 1.015      ;
; 1.857 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.446     ; 1.411      ;
; 1.940 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.539     ; 1.401      ;
; 1.966 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.731     ; 1.235      ;
; 1.989 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.542     ; 1.447      ;
; 2.070 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.543     ; 1.527      ;
; 2.082 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.451     ; 1.631      ;
; 2.454 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.558     ; 0.896      ;
; 2.523 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.557     ; 0.966      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_ADDR_LOAD'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD                                                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_DEPOSIT'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datab                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datab                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_EXAMINE'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_EXAMINE ; Rise       ; FP_EXAMINE                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 1.233 ; 1.233 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 1.781 ; 1.781 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 4.079 ; 4.079 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 1.059 ; 1.059 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 1.683 ; 1.683 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 4.061 ; 4.061 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 1.075 ; 1.075 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 1.569 ; 1.569 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 4.385 ; 4.385 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 7.354 ; 7.354 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 4.773 ; 4.773 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 4.937 ; 4.937 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 5.437 ; 5.437 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 5.709 ; 5.709 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 5.797 ; 5.797 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 6.248 ; 6.248 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 6.154 ; 6.154 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 6.249 ; 6.249 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 6.439 ; 6.439 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 7.319 ; 7.319 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 7.326 ; 7.326 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 7.354 ; 7.354 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 3.244 ; 3.244 ; Rise       ; clk_in          ;
; START            ; clk_in       ; 2.440 ; 2.440 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 2.435 ; 2.435 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 2.542 ; 2.542 ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 4.905 ; 4.905 ; Rise       ; clk_in          ;
+------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -0.508 ; -0.508 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -0.528 ; -0.528 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -3.354 ; -3.354 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -0.213 ; -0.213 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -0.435 ; -0.435 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -3.215 ; -3.215 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -0.462 ; -0.462 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -0.425 ; -0.425 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -3.772 ; -3.772 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -3.010 ; -3.010 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -3.010 ; -3.010 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -3.189 ; -3.189 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -3.265 ; -3.265 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -3.610 ; -3.610 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -3.485 ; -3.485 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -3.735 ; -3.735 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -3.358 ; -3.358 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -3.611 ; -3.611 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -3.679 ; -3.679 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -3.936 ; -3.936 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -3.910 ; -3.910 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -3.773 ; -3.773 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -2.883 ; -2.883 ; Rise       ; clk_in          ;
; START            ; clk_in       ; -2.065 ; -2.065 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -2.060 ; -2.060 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 0.432  ; 0.432  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; -1.359 ; -1.359 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 8.731  ; 8.731  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 8.488  ; 8.488  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 8.731  ; 8.731  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 8.624  ; 8.624  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 8.242  ; 8.242  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 7.810  ; 7.810  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 7.810  ; 7.810  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 7.677  ; 7.677  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 7.303  ; 7.303  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 7.124  ; 7.124  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 6.959  ; 6.959  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 7.063  ; 7.063  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 6.886  ; 6.886  ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 4.150  ; 4.150  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 9.065  ; 9.065  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 8.822  ; 8.822  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 9.065  ; 9.065  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 8.958  ; 8.958  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 8.576  ; 8.576  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 8.144  ; 8.144  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 8.144  ; 8.144  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 8.011  ; 8.011  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 7.637  ; 7.637  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 7.458  ; 7.458  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 7.293  ; 7.293  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 7.397  ; 7.397  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 7.220  ; 7.220  ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 4.484  ; 4.484  ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 8.711  ; 8.711  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 8.468  ; 8.468  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 8.711  ; 8.711  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 8.604  ; 8.604  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 8.222  ; 8.222  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 7.790  ; 7.790  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 7.790  ; 7.790  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 7.657  ; 7.657  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 7.283  ; 7.283  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 7.104  ; 7.104  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 6.939  ; 6.939  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 7.043  ; 7.043  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 6.866  ; 6.866  ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 4.130  ; 4.130  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 12.161 ; 12.161 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 11.918 ; 11.918 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 12.161 ; 12.161 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 12.054 ; 12.054 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 11.672 ; 11.672 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 11.240 ; 11.240 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 11.240 ; 11.240 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 11.107 ; 11.107 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 10.733 ; 10.733 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 10.530 ; 10.530 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 10.389 ; 10.389 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 10.493 ; 10.493 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 10.316 ; 10.316 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 5.174  ; 5.174  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.911  ; 4.911  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.905  ; 4.905  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.905  ; 4.905  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 5.075  ; 5.075  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.888  ; 4.888  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 5.174  ; 5.174  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.890  ; 4.890  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 4.745  ; 4.745  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 4.987  ; 4.987  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 4.977  ; 4.977  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.697  ; 4.697  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 4.894  ; 4.894  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 4.809  ; 4.809  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 4.100  ; 4.100  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 4.889  ; 4.889  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.563  ; 3.563  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+--------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+--------------+-------+-------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 5.265 ; 5.265 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 5.580 ; 5.580 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 5.967 ; 5.967 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 6.087 ; 6.087 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 5.662 ; 5.662 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 5.453 ; 5.453 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 5.657 ; 5.657 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 5.789 ; 5.789 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 5.336 ; 5.336 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 5.432 ; 5.432 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 5.356 ; 5.356 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 5.293 ; 5.293 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 5.265 ; 5.265 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 4.150 ; 4.150 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 5.599 ; 5.599 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 5.914 ; 5.914 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 6.301 ; 6.301 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 6.421 ; 6.421 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 5.996 ; 5.996 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 5.787 ; 5.787 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 5.991 ; 5.991 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 6.123 ; 6.123 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 5.670 ; 5.670 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 5.766 ; 5.766 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 5.690 ; 5.690 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 5.627 ; 5.627 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 5.599 ; 5.599 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 4.484 ; 4.484 ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 5.245 ; 5.245 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 5.560 ; 5.560 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 5.947 ; 5.947 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 6.067 ; 6.067 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 5.642 ; 5.642 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 5.433 ; 5.433 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 5.637 ; 5.637 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 5.769 ; 5.769 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 5.316 ; 5.316 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 5.412 ; 5.412 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 5.336 ; 5.336 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 5.273 ; 5.273 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 5.245 ; 5.245 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 4.130 ; 4.130 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 4.816 ; 4.816 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 5.327 ; 5.327 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 5.546 ; 5.546 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 5.395 ; 5.395 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 5.296 ; 5.296 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 5.284 ; 5.284 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 4.982 ; 4.982 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 5.500 ; 5.500 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 5.060 ; 5.060 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 5.435 ; 5.435 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 5.357 ; 5.357 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 4.869 ; 4.869 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 4.816 ; 4.816 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 4.697 ; 4.697 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.911 ; 4.911 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.905 ; 4.905 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.905 ; 4.905 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 5.075 ; 5.075 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.888 ; 4.888 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 5.174 ; 5.174 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.890 ; 4.890 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 4.745 ; 4.745 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 4.987 ; 4.987 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 4.977 ; 4.977 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.697 ; 4.697 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 4.894 ; 4.894 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 4.809 ; 4.809 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 4.100 ; 4.100 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.563 ; 3.563 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.563 ; 3.563 ; Fall       ; clk_in          ;
+---------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 6.678  ; 6.599  ; 6.599  ; 6.678  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 6.969  ; 6.867  ; 6.867  ; 6.969  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 6.456  ; 6.574  ; 6.574  ; 6.456  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 6.368  ; 6.247  ; 6.247  ; 6.368  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 6.339  ; 6.258  ; 6.258  ; 6.339  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 6.331  ; 6.254  ; 6.254  ; 6.331  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 6.832  ; 6.758  ; 6.758  ; 6.832  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 6.604  ; 6.547  ; 6.547  ; 6.604  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 6.881  ; 6.728  ; 6.728  ; 6.881  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 6.796  ; 6.644  ; 6.644  ; 6.796  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 6.651  ; 6.389  ; 6.389  ; 6.651  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 6.828  ; 6.558  ; 6.558  ; 6.828  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 6.684  ; 6.737  ; 6.737  ; 6.684  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 6.952  ; 7.028  ; 7.028  ; 6.952  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 6.659  ; 6.515  ; 6.515  ; 6.659  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 6.332  ; 6.427  ; 6.427  ; 6.332  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 6.343  ; 6.398  ; 6.398  ; 6.343  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 6.339  ; 6.390  ; 6.390  ; 6.339  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 6.843  ; 6.891  ; 6.891  ; 6.843  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 6.632  ; 6.663  ; 6.663  ; 6.632  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 6.813  ; 6.940  ; 6.940  ; 6.813  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 6.729  ; 6.855  ; 6.855  ; 6.729  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 6.474  ; 6.710  ; 6.710  ; 6.474  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 6.643  ; 6.887  ; 6.887  ; 6.643  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 6.519  ; 6.922  ; 6.922  ; 6.519  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 6.973  ; 7.213  ; 7.213  ; 6.973  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 6.496  ; 6.822  ; 6.822  ; 6.496  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 6.340  ; 6.612  ; 6.612  ; 6.340  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 6.191  ; 6.583  ; 6.583  ; 6.191  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 6.161  ; 6.575  ; 6.575  ; 6.161  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 6.408  ; 7.076  ; 7.076  ; 6.408  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 6.390  ; 6.848  ; 6.848  ; 6.390  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 6.761  ; 7.125  ; 7.125  ; 6.761  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 6.685  ; 7.040  ; 7.040  ; 6.685  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 6.475  ; 6.895  ; 6.895  ; 6.475  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 6.619  ; 7.072  ; 7.072  ; 6.619  ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 8.059  ; 8.059  ; 8.059  ; 8.059  ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 8.405  ; 8.405  ; 8.405  ; 8.405  ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 8.322  ; 8.322  ; 8.322  ; 8.322  ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 8.567  ; 8.567  ; 8.567  ; 8.567  ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 8.303  ; 8.303  ; 8.303  ; 8.303  ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 8.704  ; 8.704  ; 8.704  ; 8.704  ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 8.947  ; 8.947  ; 8.947  ; 8.947  ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 8.678  ; 8.678  ; 8.678  ; 8.678  ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 8.424  ; 8.424  ; 8.424  ; 8.424  ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 8.857  ; 8.857  ; 8.857  ; 8.857  ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 9.100  ; 9.100  ; 9.100  ; 9.100  ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 9.075  ; 9.075  ; 9.075  ; 9.075  ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 8.693  ; 8.693  ; 8.693  ; 8.693  ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 8.147  ; 8.147  ; 8.147  ; 8.147  ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 9.027  ; 9.027  ; 9.027  ; 9.027  ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 9.270  ; 9.270  ; 9.270  ; 9.270  ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 9.163  ; 9.163  ; 9.163  ; 9.163  ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 8.781  ; 8.781  ; 8.781  ; 8.781  ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 8.235  ; 8.235  ; 8.235  ; 8.235  ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 8.090  ; 8.090  ; 8.090  ; 8.090  ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 9.360  ; 9.360  ; 9.360  ; 9.360  ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 9.603  ; 9.603  ; 9.603  ; 9.603  ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 9.362  ; 9.362  ; 9.362  ; 9.362  ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 8.987  ; 8.987  ; 8.987  ; 8.987  ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 8.747  ; 8.747  ; 8.747  ; 8.747  ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 8.747  ; 8.747  ; 8.747  ; 8.747  ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 8.614  ; 8.614  ; 8.614  ; 8.614  ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 9.266  ; 9.266  ; 9.266  ; 9.266  ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 9.509  ; 9.509  ; 9.509  ; 9.509  ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 9.319  ; 9.319  ; 9.319  ; 9.319  ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 8.937  ; 8.937  ; 8.937  ; 8.937  ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 8.653  ; 8.653  ; 8.653  ; 8.653  ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 8.653  ; 8.653  ; 8.653  ; 8.653  ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 8.520  ; 8.520  ; 8.520  ; 8.520  ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.819  ; 7.819  ; 7.819  ; 7.819  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 9.426  ; 9.426  ; 9.426  ; 9.426  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 9.669  ; 9.669  ; 9.669  ; 9.669  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 9.562  ; 9.562  ; 9.562  ; 9.562  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 9.180  ; 9.180  ; 9.180  ; 9.180  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 8.748  ; 8.748  ; 8.748  ; 8.748  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 8.748  ; 8.748  ; 8.748  ; 8.748  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 8.615  ; 8.615  ; 8.615  ; 8.615  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 8.241  ; 8.241  ; 8.241  ; 8.241  ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 8.049  ; 8.049  ; 8.049  ; 8.049  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 9.511  ; 9.511  ; 9.511  ; 9.511  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 9.754  ; 9.754  ; 9.754  ; 9.754  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 9.671  ; 9.671  ; 9.671  ; 9.671  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 9.289  ; 9.289  ; 9.289  ; 9.289  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 8.916  ; 8.916  ; 8.916  ; 8.916  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 8.907  ; 8.907  ; 8.907  ; 8.907  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 8.815  ; 8.815  ; 8.815  ; 8.815  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 8.517  ; 8.517  ; 8.517  ; 8.517  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 8.363  ; 8.363  ; 8.363  ; 8.363  ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 8.111  ; 8.111  ; 8.111  ; 8.111  ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 10.078 ; 10.078 ; 10.078 ; 10.078 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 10.321 ; 10.321 ; 10.321 ; 10.321 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 10.214 ; 10.214 ; 10.214 ; 10.214 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 9.832  ; 9.832  ; 9.832  ; 9.832  ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 9.400  ; 9.400  ; 9.400  ; 9.400  ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 9.400  ; 9.400  ; 9.400  ; 9.400  ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 9.267  ; 9.267  ; 9.267  ; 9.267  ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 8.893  ; 8.893  ; 8.893  ; 8.893  ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 8.727  ; 8.727  ; 8.727  ; 8.727  ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 8.543  ; 8.543  ; 8.543  ; 8.543  ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 8.647  ; 8.647  ; 8.647  ; 8.647  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 10.079 ; 10.079 ; 10.079 ; 10.079 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 10.322 ; 10.322 ; 10.322 ; 10.322 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 10.215 ; 10.215 ; 10.215 ; 10.215 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 9.833  ; 9.833  ; 9.833  ; 9.833  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 9.401  ; 9.401  ; 9.401  ; 9.401  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 9.401  ; 9.401  ; 9.401  ; 9.401  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 9.268  ; 9.268  ; 9.268  ; 9.268  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 8.894  ; 8.894  ; 8.894  ; 8.894  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 8.691  ; 8.691  ; 8.691  ; 8.691  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 8.550  ; 8.550  ; 8.550  ; 8.550  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 8.654  ; 8.654  ; 8.654  ; 8.654  ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 8.477  ; 8.477  ; 8.477  ; 8.477  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 10.014 ; 10.014 ; 10.014 ; 10.014 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 10.257 ; 10.257 ; 10.257 ; 10.257 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 10.150 ; 10.150 ; 10.150 ; 10.150 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 9.768  ; 9.768  ; 9.768  ; 9.768  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 9.336  ; 9.336  ; 9.336  ; 9.336  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 9.336  ; 9.336  ; 9.336  ; 9.336  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 9.203  ; 9.203  ; 9.203  ; 9.203  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 8.873  ; 8.873  ; 8.873  ; 8.873  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 8.719  ; 8.719  ; 8.719  ; 8.719  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 8.578  ; 8.578  ; 8.578  ; 8.578  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 8.682  ; 8.682  ; 8.682  ; 8.682  ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 8.505  ; 8.505  ; 8.505  ; 8.505  ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 6.678 ; 6.263 ; 6.263 ; 6.678 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 6.969 ; 6.717 ; 6.717 ; 6.969 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 6.456 ; 6.240 ; 6.240 ; 6.456 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 6.368 ; 6.084 ; 6.084 ; 6.368 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 6.339 ; 5.935 ; 5.935 ; 6.339 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 6.331 ; 5.905 ; 5.905 ; 6.331 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 6.832 ; 6.152 ; 6.152 ; 6.832 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 6.604 ; 6.134 ; 6.134 ; 6.604 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 6.881 ; 6.505 ; 6.505 ; 6.881 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 6.796 ; 6.429 ; 6.429 ; 6.796 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 6.651 ; 6.219 ; 6.219 ; 6.651 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 6.828 ; 6.363 ; 6.363 ; 6.828 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 6.684 ; 6.327 ; 6.327 ; 6.684 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 6.952 ; 6.781 ; 6.781 ; 6.952 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 6.659 ; 6.304 ; 6.304 ; 6.659 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 6.332 ; 6.148 ; 6.148 ; 6.332 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 6.343 ; 5.999 ; 5.999 ; 6.343 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 6.339 ; 5.969 ; 5.969 ; 6.339 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 6.843 ; 6.216 ; 6.216 ; 6.843 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 6.632 ; 6.198 ; 6.198 ; 6.632 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 6.813 ; 6.569 ; 6.569 ; 6.813 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 6.729 ; 6.493 ; 6.493 ; 6.729 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 6.474 ; 6.283 ; 6.283 ; 6.474 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 6.643 ; 6.427 ; 6.427 ; 6.643 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 6.519 ; 6.847 ; 6.847 ; 6.519 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 6.973 ; 7.115 ; 7.115 ; 6.973 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 6.496 ; 6.700 ; 6.700 ; 6.496 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 6.340 ; 6.495 ; 6.495 ; 6.340 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 6.191 ; 6.506 ; 6.506 ; 6.191 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 6.161 ; 6.502 ; 6.502 ; 6.161 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 6.408 ; 7.006 ; 7.006 ; 6.408 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 6.390 ; 6.795 ; 6.795 ; 6.390 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 6.761 ; 6.976 ; 6.976 ; 6.761 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 6.685 ; 6.892 ; 6.892 ; 6.685 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 6.475 ; 6.637 ; 6.637 ; 6.475 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 6.619 ; 6.806 ; 6.806 ; 6.619 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 7.637 ; 7.637 ; 7.637 ; 7.637 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 7.983 ; 7.983 ; 7.983 ; 7.983 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 7.816 ; 7.816 ; 7.816 ; 7.816 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 8.162 ; 8.162 ; 8.162 ; 8.162 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 8.102 ; 8.102 ; 8.102 ; 8.102 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 7.892 ; 7.892 ; 7.892 ; 7.892 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 8.239 ; 8.239 ; 8.239 ; 8.239 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 8.216 ; 8.216 ; 8.216 ; 8.216 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 7.998 ; 7.998 ; 7.998 ; 7.998 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 8.458 ; 8.458 ; 8.458 ; 8.458 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 8.607 ; 8.607 ; 8.607 ; 8.607 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 8.519 ; 8.519 ; 8.519 ; 8.519 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 8.138 ; 8.138 ; 8.138 ; 8.138 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 7.821 ; 7.821 ; 7.821 ; 7.821 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 8.283 ; 8.283 ; 8.283 ; 8.283 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 8.385 ; 8.385 ; 8.385 ; 8.385 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 8.362 ; 8.362 ; 8.362 ; 8.362 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 8.042 ; 8.042 ; 8.042 ; 8.042 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 7.710 ; 7.710 ; 7.710 ; 7.710 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 7.802 ; 7.802 ; 7.802 ; 7.802 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 8.610 ; 8.610 ; 8.610 ; 8.610 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 8.712 ; 8.712 ; 8.712 ; 8.712 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 8.689 ; 8.689 ; 8.689 ; 8.689 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 8.413 ; 8.413 ; 8.413 ; 8.413 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 7.946 ; 7.946 ; 7.946 ; 7.946 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 8.173 ; 8.173 ; 8.173 ; 8.173 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 8.112 ; 8.112 ; 8.112 ; 8.112 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 8.375 ; 8.375 ; 8.375 ; 8.375 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 8.477 ; 8.477 ; 8.477 ; 8.477 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 8.454 ; 8.454 ; 8.454 ; 8.454 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 8.028 ; 8.028 ; 8.028 ; 8.028 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 7.569 ; 7.569 ; 7.569 ; 7.569 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 7.788 ; 7.788 ; 7.788 ; 7.788 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 7.735 ; 7.735 ; 7.735 ; 7.735 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.490 ; 7.490 ; 7.490 ; 7.490 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 8.647 ; 8.647 ; 8.647 ; 8.647 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 8.749 ; 8.749 ; 8.749 ; 8.749 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 8.726 ; 8.726 ; 8.726 ; 8.726 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 8.304 ; 8.304 ; 8.304 ; 8.304 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 7.823 ; 7.823 ; 7.823 ; 7.823 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 8.064 ; 8.064 ; 8.064 ; 8.064 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 7.944 ; 7.944 ; 7.944 ; 7.944 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 7.478 ; 7.478 ; 7.478 ; 7.478 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 7.668 ; 7.668 ; 7.668 ; 7.668 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 9.036 ; 9.036 ; 9.036 ; 9.036 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 9.138 ; 9.138 ; 9.138 ; 9.138 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 9.115 ; 9.115 ; 9.115 ; 9.115 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 8.693 ; 8.693 ; 8.693 ; 8.693 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 8.212 ; 8.212 ; 8.212 ; 8.212 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 8.453 ; 8.453 ; 8.453 ; 8.453 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 8.248 ; 8.248 ; 8.248 ; 8.248 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 7.771 ; 7.771 ; 7.771 ; 7.771 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 7.959 ; 7.959 ; 7.959 ; 7.959 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 7.720 ; 7.720 ; 7.720 ; 7.720 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 9.289 ; 9.289 ; 9.289 ; 9.289 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 9.391 ; 9.391 ; 9.391 ; 9.391 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 9.368 ; 9.368 ; 9.368 ; 9.368 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 8.946 ; 8.946 ; 8.946 ; 8.946 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 8.465 ; 8.465 ; 8.465 ; 8.465 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 8.706 ; 8.706 ; 8.706 ; 8.706 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 8.501 ; 8.501 ; 8.501 ; 8.501 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 8.028 ; 8.028 ; 8.028 ; 8.028 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 8.165 ; 8.165 ; 8.165 ; 8.165 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 7.977 ; 7.977 ; 7.977 ; 7.977 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 8.193 ; 8.193 ; 8.193 ; 8.193 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 9.386 ; 9.386 ; 9.386 ; 9.386 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 9.488 ; 9.488 ; 9.488 ; 9.488 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 9.465 ; 9.465 ; 9.465 ; 9.465 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 9.043 ; 9.043 ; 9.043 ; 9.043 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 8.562 ; 8.562 ; 8.562 ; 8.562 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 8.803 ; 8.803 ; 8.803 ; 8.803 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 8.598 ; 8.598 ; 8.598 ; 8.598 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 8.120 ; 8.120 ; 8.120 ; 8.120 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 8.257 ; 8.257 ; 8.257 ; 8.257 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 8.009 ; 8.009 ; 8.009 ; 8.009 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 7.789 ; 7.789 ; 7.789 ; 7.789 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 8.108 ; 8.108 ; 8.108 ; 8.108 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 9.515 ; 9.515 ; 9.515 ; 9.515 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 9.617 ; 9.617 ; 9.617 ; 9.617 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 9.594 ; 9.594 ; 9.594 ; 9.594 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 9.172 ; 9.172 ; 9.172 ; 9.172 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 8.691 ; 8.691 ; 8.691 ; 8.691 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 8.932 ; 8.932 ; 8.932 ; 8.932 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 8.727 ; 8.727 ; 8.727 ; 8.727 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 8.249 ; 8.249 ; 8.249 ; 8.249 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 8.386 ; 8.386 ; 8.386 ; 8.386 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 8.137 ; 8.137 ; 8.137 ; 8.137 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 7.917 ; 7.917 ; 7.917 ; 7.917 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 8.236 ; 8.236 ; 8.236 ; 8.236 ;
+-------------------+--------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+--------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -18.252   ; -0.432 ; N/A      ; N/A     ; -2.000              ;
;  FP_ADDR_LOAD    ; -7.026    ; 0.508  ; N/A      ; N/A     ; -1.222              ;
;  FP_DEPOSIT      ; -6.930    ; 0.213  ; N/A      ; N/A     ; -1.222              ;
;  FP_EXAMINE      ; -6.612    ; 0.425  ; N/A      ; N/A     ; -1.222              ;
;  clk_in          ; -18.252   ; -0.432 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1819.099 ; -0.78  ; 0.0      ; 0.0     ; -725.046            ;
;  FP_ADDR_LOAD    ; -7.026    ; 0.000  ; N/A      ; N/A     ; -1.222              ;
;  FP_DEPOSIT      ; -6.930    ; 0.000  ; N/A      ; N/A     ; -1.222              ;
;  FP_EXAMINE      ; -6.612    ; 0.000  ; N/A      ; N/A     ; -1.222              ;
;  clk_in          ; -1798.531 ; -0.780 ; N/A      ; N/A     ; -721.380            ;
+------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 2.867  ; 2.867  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 4.031  ; 4.031  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 7.708  ; 7.708  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 2.488  ; 2.488  ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 3.935  ; 3.935  ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 7.783  ; 7.783  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 2.520  ; 2.520  ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 3.617  ; 3.617  ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 8.447  ; 8.447  ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 15.706 ; 15.706 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 9.816  ; 9.816  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 10.325 ; 10.325 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 11.203 ; 11.203 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 11.857 ; 11.857 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 12.094 ; 12.094 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 13.108 ; 13.108 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 13.006 ; 13.006 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 13.292 ; 13.292 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 13.803 ; 13.803 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 15.658 ; 15.658 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 15.596 ; 15.596 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 15.706 ; 15.706 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 6.000  ; 6.000  ; Rise       ; clk_in          ;
; START            ; clk_in       ; 4.164  ; 4.164  ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 4.138  ; 4.138  ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 6.231  ; 6.231  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 10.144 ; 10.144 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -0.508 ; -0.508 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -0.528 ; -0.528 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -3.354 ; -3.354 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -0.213 ; -0.213 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -0.435 ; -0.435 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -3.215 ; -3.215 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -0.462 ; -0.462 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -0.425 ; -0.425 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -3.772 ; -3.772 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -3.010 ; -3.010 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -3.010 ; -3.010 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -3.189 ; -3.189 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -3.265 ; -3.265 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -3.610 ; -3.610 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -3.485 ; -3.485 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -3.735 ; -3.735 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -3.358 ; -3.358 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -3.611 ; -3.611 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -3.679 ; -3.679 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -3.936 ; -3.936 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -3.910 ; -3.910 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -3.773 ; -3.773 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -2.883 ; -2.883 ; Rise       ; clk_in          ;
; START            ; clk_in       ; -2.065 ; -2.065 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -2.060 ; -2.060 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 0.432  ; 0.432  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; -1.359 ; -1.359 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 18.900 ; 18.900 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 18.388 ; 18.388 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 18.900 ; 18.900 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 18.666 ; 18.666 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 17.839 ; 17.839 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 16.898 ; 16.898 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 16.995 ; 16.995 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 16.666 ; 16.666 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 15.803 ; 15.803 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 15.388 ; 15.388 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 15.013 ; 15.013 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 15.187 ; 15.187 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 14.793 ; 14.793 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 8.235  ; 8.235  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 19.525 ; 19.525 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 19.013 ; 19.013 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 19.525 ; 19.525 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 19.291 ; 19.291 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 18.464 ; 18.464 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 17.523 ; 17.523 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 17.620 ; 17.620 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 17.291 ; 17.291 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 16.428 ; 16.428 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 16.013 ; 16.013 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 15.638 ; 15.638 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 15.812 ; 15.812 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 15.418 ; 15.418 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 8.860  ; 8.860  ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 18.789 ; 18.789 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 18.277 ; 18.277 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 18.789 ; 18.789 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 18.555 ; 18.555 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 17.728 ; 17.728 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 16.787 ; 16.787 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 16.884 ; 16.884 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 16.555 ; 16.555 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 15.692 ; 15.692 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 15.277 ; 15.277 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 14.902 ; 14.902 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 15.076 ; 15.076 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 14.682 ; 14.682 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 8.124  ; 8.124  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 24.373 ; 24.373 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 23.861 ; 23.861 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 24.373 ; 24.373 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 24.139 ; 24.139 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 23.312 ; 23.312 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 22.371 ; 22.371 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 22.468 ; 22.468 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 22.139 ; 22.139 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 21.244 ; 21.244 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 20.777 ; 20.777 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 20.486 ; 20.486 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 20.660 ; 20.660 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 20.266 ; 20.266 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 9.901  ; 9.901  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 9.420  ; 9.420  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 9.407  ; 9.407  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 9.407  ; 9.407  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.797  ; 9.797  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.332  ; 9.332  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 9.901  ; 9.901  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.479  ; 9.479  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 9.104  ; 9.104  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.645  ; 9.645  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 9.624  ; 9.624  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 9.010  ; 9.010  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 9.385  ; 9.385  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 9.192  ; 9.192  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 8.080  ; 8.080  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 9.838  ; 9.838  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 6.841  ; 6.841  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+--------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+--------------+-------+-------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 5.265 ; 5.265 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 5.580 ; 5.580 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 5.967 ; 5.967 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 6.087 ; 6.087 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 5.662 ; 5.662 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 5.453 ; 5.453 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 5.657 ; 5.657 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 5.789 ; 5.789 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 5.336 ; 5.336 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 5.432 ; 5.432 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 5.356 ; 5.356 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 5.293 ; 5.293 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 5.265 ; 5.265 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 4.150 ; 4.150 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 5.599 ; 5.599 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 5.914 ; 5.914 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 6.301 ; 6.301 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 6.421 ; 6.421 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 5.996 ; 5.996 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 5.787 ; 5.787 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 5.991 ; 5.991 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 6.123 ; 6.123 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 5.670 ; 5.670 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 5.766 ; 5.766 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 5.690 ; 5.690 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 5.627 ; 5.627 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 5.599 ; 5.599 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 4.484 ; 4.484 ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 5.245 ; 5.245 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 5.560 ; 5.560 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 5.947 ; 5.947 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 6.067 ; 6.067 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 5.642 ; 5.642 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 5.433 ; 5.433 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 5.637 ; 5.637 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 5.769 ; 5.769 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 5.316 ; 5.316 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 5.412 ; 5.412 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 5.336 ; 5.336 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 5.273 ; 5.273 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 5.245 ; 5.245 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 4.130 ; 4.130 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 4.816 ; 4.816 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 5.327 ; 5.327 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 5.546 ; 5.546 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 5.395 ; 5.395 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 5.296 ; 5.296 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 5.284 ; 5.284 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 4.982 ; 4.982 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 5.500 ; 5.500 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 5.060 ; 5.060 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 5.435 ; 5.435 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 5.357 ; 5.357 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 4.869 ; 4.869 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 4.816 ; 4.816 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 4.697 ; 4.697 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.911 ; 4.911 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.905 ; 4.905 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.905 ; 4.905 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 5.075 ; 5.075 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.888 ; 4.888 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 5.174 ; 5.174 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.890 ; 4.890 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 4.745 ; 4.745 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 4.987 ; 4.987 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 4.977 ; 4.977 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.697 ; 4.697 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 4.894 ; 4.894 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 4.809 ; 4.809 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 4.100 ; 4.100 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.563 ; 3.563 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.563 ; 3.563 ; Fall       ; clk_in          ;
+---------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 12.341 ; 12.158 ; 12.158 ; 12.341 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 12.942 ; 12.722 ; 12.722 ; 12.942 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 11.816 ; 12.081 ; 12.081 ; 11.816 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 11.750 ; 11.456 ; 11.456 ; 11.750 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 11.707 ; 11.524 ; 11.524 ; 11.707 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 11.708 ; 11.526 ; 11.526 ; 11.708 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 12.705 ; 12.549 ; 12.549 ; 12.705 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 12.280 ; 12.178 ; 12.178 ; 12.280 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 12.822 ; 12.492 ; 12.492 ; 12.822 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 12.660 ; 12.330 ; 12.330 ; 12.660 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 12.390 ; 11.800 ; 11.800 ; 12.390 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 12.739 ; 12.136 ; 12.136 ; 12.739 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 12.268 ; 12.451 ; 12.451 ; 12.268 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 12.832 ; 13.052 ; 13.052 ; 12.832 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 12.191 ; 11.926 ; 11.926 ; 12.191 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 11.566 ; 11.860 ; 11.860 ; 11.566 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 11.634 ; 11.817 ; 11.817 ; 11.634 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 11.636 ; 11.818 ; 11.818 ; 11.636 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 12.659 ; 12.815 ; 12.815 ; 12.659 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 12.288 ; 12.390 ; 12.390 ; 12.288 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 12.602 ; 12.932 ; 12.932 ; 12.602 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 12.440 ; 12.770 ; 12.770 ; 12.440 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 11.910 ; 12.500 ; 12.500 ; 11.910 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 12.246 ; 12.849 ; 12.849 ; 12.246 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 11.927 ; 12.853 ; 12.853 ; 11.927 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 12.909 ; 13.454 ; 13.454 ; 12.909 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 11.872 ; 12.591 ; 12.591 ; 11.872 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 11.647 ; 12.262 ; 12.262 ; 11.647 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 11.298 ; 12.219 ; 12.219 ; 11.298 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 11.256 ; 12.220 ; 12.220 ; 11.256 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 11.832 ; 13.217 ; 13.217 ; 11.832 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 11.785 ; 12.792 ; 12.792 ; 11.785 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 12.533 ; 13.334 ; 13.334 ; 12.533 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 12.401 ; 13.172 ; 13.172 ; 12.401 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 11.966 ; 12.902 ; 12.902 ; 11.966 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 12.265 ; 13.251 ; 13.251 ; 12.265 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 15.627 ; 15.627 ; 15.627 ; 15.627 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 16.345 ; 16.345 ; 16.345 ; 16.345 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 16.311 ; 16.311 ; 16.311 ; 16.311 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 16.823 ; 16.823 ; 16.823 ; 16.823 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 16.235 ; 16.235 ; 16.235 ; 16.235 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 16.951 ; 16.951 ; 16.951 ; 16.951 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 17.463 ; 17.463 ; 17.463 ; 17.463 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 16.904 ; 16.904 ; 16.904 ; 16.904 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 16.383 ; 16.383 ; 16.383 ; 16.383 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 17.412 ; 17.412 ; 17.412 ; 17.412 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 17.924 ; 17.924 ; 17.924 ; 17.924 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 17.788 ; 17.788 ; 17.788 ; 17.788 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 16.961 ; 16.961 ; 16.961 ; 16.961 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 17.747 ; 17.747 ; 17.747 ; 17.747 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 18.259 ; 18.259 ; 18.259 ; 18.259 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 18.025 ; 18.025 ; 18.025 ; 18.025 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 17.198 ; 17.198 ; 17.198 ; 17.198 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 16.042 ; 16.042 ; 16.042 ; 16.042 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 15.764 ; 15.764 ; 15.764 ; 15.764 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 18.438 ; 18.438 ; 18.438 ; 18.438 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 18.950 ; 18.950 ; 18.950 ; 18.950 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 18.464 ; 18.464 ; 18.464 ; 18.464 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 17.651 ; 17.651 ; 17.651 ; 17.651 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 17.156 ; 17.156 ; 17.156 ; 17.156 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 17.253 ; 17.253 ; 17.253 ; 17.253 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 16.924 ; 16.924 ; 16.924 ; 16.924 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 18.336 ; 18.336 ; 18.336 ; 18.336 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 18.848 ; 18.848 ; 18.848 ; 18.848 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 18.477 ; 18.477 ; 18.477 ; 18.477 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 17.650 ; 17.650 ; 17.650 ; 17.650 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 17.054 ; 17.054 ; 17.054 ; 17.054 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 17.151 ; 17.151 ; 17.151 ; 17.151 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 16.822 ; 16.822 ; 16.822 ; 16.822 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 15.230 ; 15.230 ; 15.230 ; 15.230 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 18.830 ; 18.830 ; 18.830 ; 18.830 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 19.342 ; 19.342 ; 19.342 ; 19.342 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 19.108 ; 19.108 ; 19.108 ; 19.108 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 18.281 ; 18.281 ; 18.281 ; 18.281 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 17.340 ; 17.340 ; 17.340 ; 17.340 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 17.437 ; 17.437 ; 17.437 ; 17.437 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 17.108 ; 17.108 ; 17.108 ; 17.108 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 16.213 ; 16.213 ; 16.213 ; 16.213 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 15.755 ; 15.755 ; 15.755 ; 15.755 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 18.992 ; 18.992 ; 18.992 ; 18.992 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 19.504 ; 19.504 ; 19.504 ; 19.504 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 19.326 ; 19.326 ; 19.326 ; 19.326 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 18.499 ; 18.499 ; 18.499 ; 18.499 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 17.755 ; 17.755 ; 17.755 ; 17.755 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 17.787 ; 17.787 ; 17.787 ; 17.787 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 17.583 ; 17.583 ; 17.583 ; 17.583 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 16.914 ; 16.914 ; 16.914 ; 16.914 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 16.499 ; 16.499 ; 16.499 ; 16.499 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 15.973 ; 15.973 ; 15.973 ; 15.973 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 20.255 ; 20.255 ; 20.255 ; 20.255 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 20.767 ; 20.767 ; 20.767 ; 20.767 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 20.533 ; 20.533 ; 20.533 ; 20.533 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 19.706 ; 19.706 ; 19.706 ; 19.706 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 18.765 ; 18.765 ; 18.765 ; 18.765 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 18.862 ; 18.862 ; 18.862 ; 18.862 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 18.533 ; 18.533 ; 18.533 ; 18.533 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 17.687 ; 17.687 ; 17.687 ; 17.687 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 17.272 ; 17.272 ; 17.272 ; 17.272 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 16.892 ; 16.892 ; 16.892 ; 16.892 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 17.066 ; 17.066 ; 17.066 ; 17.066 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 20.205 ; 20.205 ; 20.205 ; 20.205 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 20.717 ; 20.717 ; 20.717 ; 20.717 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 20.483 ; 20.483 ; 20.483 ; 20.483 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 19.656 ; 19.656 ; 19.656 ; 19.656 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 18.715 ; 18.715 ; 18.715 ; 18.715 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 18.812 ; 18.812 ; 18.812 ; 18.812 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 18.483 ; 18.483 ; 18.483 ; 18.483 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 17.588 ; 17.588 ; 17.588 ; 17.588 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 17.096 ; 17.096 ; 17.096 ; 17.096 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 16.830 ; 16.830 ; 16.830 ; 16.830 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 17.004 ; 17.004 ; 17.004 ; 17.004 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 16.610 ; 16.610 ; 16.610 ; 16.610 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 20.094 ; 20.094 ; 20.094 ; 20.094 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 20.606 ; 20.606 ; 20.606 ; 20.606 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 20.372 ; 20.372 ; 20.372 ; 20.372 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 19.545 ; 19.545 ; 19.545 ; 19.545 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 18.604 ; 18.604 ; 18.604 ; 18.604 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 18.701 ; 18.701 ; 18.701 ; 18.701 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 18.372 ; 18.372 ; 18.372 ; 18.372 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 17.621 ; 17.621 ; 17.621 ; 17.621 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 17.206 ; 17.206 ; 17.206 ; 17.206 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 16.940 ; 16.940 ; 16.940 ; 16.940 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 17.114 ; 17.114 ; 17.114 ; 17.114 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 16.720 ; 16.720 ; 16.720 ; 16.720 ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 6.678 ; 6.263 ; 6.263 ; 6.678 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 6.969 ; 6.717 ; 6.717 ; 6.969 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 6.456 ; 6.240 ; 6.240 ; 6.456 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 6.368 ; 6.084 ; 6.084 ; 6.368 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 6.339 ; 5.935 ; 5.935 ; 6.339 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 6.331 ; 5.905 ; 5.905 ; 6.331 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 6.832 ; 6.152 ; 6.152 ; 6.832 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 6.604 ; 6.134 ; 6.134 ; 6.604 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 6.881 ; 6.505 ; 6.505 ; 6.881 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 6.796 ; 6.429 ; 6.429 ; 6.796 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 6.651 ; 6.219 ; 6.219 ; 6.651 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 6.828 ; 6.363 ; 6.363 ; 6.828 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 6.684 ; 6.327 ; 6.327 ; 6.684 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 6.952 ; 6.781 ; 6.781 ; 6.952 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 6.659 ; 6.304 ; 6.304 ; 6.659 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 6.332 ; 6.148 ; 6.148 ; 6.332 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 6.343 ; 5.999 ; 5.999 ; 6.343 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 6.339 ; 5.969 ; 5.969 ; 6.339 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 6.843 ; 6.216 ; 6.216 ; 6.843 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 6.632 ; 6.198 ; 6.198 ; 6.632 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 6.813 ; 6.569 ; 6.569 ; 6.813 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 6.729 ; 6.493 ; 6.493 ; 6.729 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 6.474 ; 6.283 ; 6.283 ; 6.474 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 6.643 ; 6.427 ; 6.427 ; 6.643 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 6.519 ; 6.847 ; 6.847 ; 6.519 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 6.973 ; 7.115 ; 7.115 ; 6.973 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 6.496 ; 6.700 ; 6.700 ; 6.496 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 6.340 ; 6.495 ; 6.495 ; 6.340 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 6.191 ; 6.506 ; 6.506 ; 6.191 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 6.161 ; 6.502 ; 6.502 ; 6.161 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 6.408 ; 7.006 ; 7.006 ; 6.408 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 6.390 ; 6.795 ; 6.795 ; 6.390 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 6.761 ; 6.976 ; 6.976 ; 6.761 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 6.685 ; 6.892 ; 6.892 ; 6.685 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 6.475 ; 6.637 ; 6.637 ; 6.475 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 6.619 ; 6.806 ; 6.806 ; 6.619 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 7.637 ; 7.637 ; 7.637 ; 7.637 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 7.983 ; 7.983 ; 7.983 ; 7.983 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 7.816 ; 7.816 ; 7.816 ; 7.816 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 8.162 ; 8.162 ; 8.162 ; 8.162 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 8.102 ; 8.102 ; 8.102 ; 8.102 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 7.892 ; 7.892 ; 7.892 ; 7.892 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 8.239 ; 8.239 ; 8.239 ; 8.239 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 8.216 ; 8.216 ; 8.216 ; 8.216 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 7.998 ; 7.998 ; 7.998 ; 7.998 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 8.458 ; 8.458 ; 8.458 ; 8.458 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 8.607 ; 8.607 ; 8.607 ; 8.607 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 8.519 ; 8.519 ; 8.519 ; 8.519 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 8.138 ; 8.138 ; 8.138 ; 8.138 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 7.821 ; 7.821 ; 7.821 ; 7.821 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 8.283 ; 8.283 ; 8.283 ; 8.283 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 8.385 ; 8.385 ; 8.385 ; 8.385 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 8.362 ; 8.362 ; 8.362 ; 8.362 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 8.042 ; 8.042 ; 8.042 ; 8.042 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 7.710 ; 7.710 ; 7.710 ; 7.710 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 7.802 ; 7.802 ; 7.802 ; 7.802 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 8.610 ; 8.610 ; 8.610 ; 8.610 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 8.712 ; 8.712 ; 8.712 ; 8.712 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 8.689 ; 8.689 ; 8.689 ; 8.689 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 8.413 ; 8.413 ; 8.413 ; 8.413 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 7.946 ; 7.946 ; 7.946 ; 7.946 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 8.173 ; 8.173 ; 8.173 ; 8.173 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 8.112 ; 8.112 ; 8.112 ; 8.112 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 8.375 ; 8.375 ; 8.375 ; 8.375 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 8.477 ; 8.477 ; 8.477 ; 8.477 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 8.454 ; 8.454 ; 8.454 ; 8.454 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 8.028 ; 8.028 ; 8.028 ; 8.028 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 7.569 ; 7.569 ; 7.569 ; 7.569 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 7.788 ; 7.788 ; 7.788 ; 7.788 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 7.735 ; 7.735 ; 7.735 ; 7.735 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.490 ; 7.490 ; 7.490 ; 7.490 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 8.647 ; 8.647 ; 8.647 ; 8.647 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 8.749 ; 8.749 ; 8.749 ; 8.749 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 8.726 ; 8.726 ; 8.726 ; 8.726 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 8.304 ; 8.304 ; 8.304 ; 8.304 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 7.823 ; 7.823 ; 7.823 ; 7.823 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 8.064 ; 8.064 ; 8.064 ; 8.064 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 7.944 ; 7.944 ; 7.944 ; 7.944 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 7.478 ; 7.478 ; 7.478 ; 7.478 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 7.668 ; 7.668 ; 7.668 ; 7.668 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 9.036 ; 9.036 ; 9.036 ; 9.036 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 9.138 ; 9.138 ; 9.138 ; 9.138 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 9.115 ; 9.115 ; 9.115 ; 9.115 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 8.693 ; 8.693 ; 8.693 ; 8.693 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 8.212 ; 8.212 ; 8.212 ; 8.212 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 8.453 ; 8.453 ; 8.453 ; 8.453 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 8.248 ; 8.248 ; 8.248 ; 8.248 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 7.771 ; 7.771 ; 7.771 ; 7.771 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 7.959 ; 7.959 ; 7.959 ; 7.959 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 7.720 ; 7.720 ; 7.720 ; 7.720 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 9.289 ; 9.289 ; 9.289 ; 9.289 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 9.391 ; 9.391 ; 9.391 ; 9.391 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 9.368 ; 9.368 ; 9.368 ; 9.368 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 8.946 ; 8.946 ; 8.946 ; 8.946 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 8.465 ; 8.465 ; 8.465 ; 8.465 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 8.706 ; 8.706 ; 8.706 ; 8.706 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 8.501 ; 8.501 ; 8.501 ; 8.501 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 8.028 ; 8.028 ; 8.028 ; 8.028 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 8.165 ; 8.165 ; 8.165 ; 8.165 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 7.977 ; 7.977 ; 7.977 ; 7.977 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 8.193 ; 8.193 ; 8.193 ; 8.193 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 9.386 ; 9.386 ; 9.386 ; 9.386 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 9.488 ; 9.488 ; 9.488 ; 9.488 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 9.465 ; 9.465 ; 9.465 ; 9.465 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 9.043 ; 9.043 ; 9.043 ; 9.043 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 8.562 ; 8.562 ; 8.562 ; 8.562 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 8.803 ; 8.803 ; 8.803 ; 8.803 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 8.598 ; 8.598 ; 8.598 ; 8.598 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 8.120 ; 8.120 ; 8.120 ; 8.120 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 8.257 ; 8.257 ; 8.257 ; 8.257 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 8.009 ; 8.009 ; 8.009 ; 8.009 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 7.789 ; 7.789 ; 7.789 ; 7.789 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 8.108 ; 8.108 ; 8.108 ; 8.108 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 9.515 ; 9.515 ; 9.515 ; 9.515 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 9.617 ; 9.617 ; 9.617 ; 9.617 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 9.594 ; 9.594 ; 9.594 ; 9.594 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 9.172 ; 9.172 ; 9.172 ; 9.172 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 8.691 ; 8.691 ; 8.691 ; 8.691 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 8.932 ; 8.932 ; 8.932 ; 8.932 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 8.727 ; 8.727 ; 8.727 ; 8.727 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 8.249 ; 8.249 ; 8.249 ; 8.249 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 8.386 ; 8.386 ; 8.386 ; 8.386 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 8.137 ; 8.137 ; 8.137 ; 8.137 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 7.917 ; 7.917 ; 7.917 ; 7.917 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 8.236 ; 8.236 ; 8.236 ; 8.236 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; clk_in       ; clk_in       ; 2661897  ; 79       ; 0        ; 0        ;
; FP_ADDR_LOAD ; clk_in       ; 92811    ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; clk_in       ; 105068   ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; clk_in       ; 85060    ; 0        ; 0        ; 0        ;
; clk_in       ; FP_ADDR_LOAD ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 9        ; 1        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_ADDR_LOAD ; 6        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_ADDR_LOAD ; 6        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_DEPOSIT   ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_DEPOSIT   ; 6        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 9        ; 1        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_DEPOSIT   ; 6        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_EXAMINE   ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_EXAMINE   ; 6        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_EXAMINE   ; 6        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_EXAMINE   ; 9        ; 1        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; clk_in       ; clk_in       ; 2661897  ; 79       ; 0        ; 0        ;
; FP_ADDR_LOAD ; clk_in       ; 92811    ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; clk_in       ; 105068   ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; clk_in       ; 85060    ; 0        ; 0        ; 0        ;
; clk_in       ; FP_ADDR_LOAD ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 9        ; 1        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_ADDR_LOAD ; 6        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_ADDR_LOAD ; 6        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_DEPOSIT   ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_DEPOSIT   ; 6        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 9        ; 1        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_DEPOSIT   ; 6        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_EXAMINE   ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_EXAMINE   ; 6        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_EXAMINE   ; 6        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_EXAMINE   ; 9        ; 1        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 577   ; 577  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 1804  ; 1804 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 22 22:16:54 2017
Info: Command: quartus_sta system -c system
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 68 combinational loops as latches.
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(26): PIN_17 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "TEST_CLK" -period 200.000ns [get_ports {PIN_17}]
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_in clk_in
    Info (332105): create_clock -period 1.000 -name FP_ADDR_LOAD FP_ADDR_LOAD
    Info (332105): create_clock -period 1.000 -name FP_EXAMINE FP_EXAMINE
    Info (332105): create_clock -period 1.000 -name FP_DEPOSIT FP_DEPOSIT
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_3_3|output~0|dataa"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_3_3|output~0|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 15 nodes
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datab"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_3|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_3_3|output~0|datab"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_3_3|output~0|dataa"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~2|datab"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -18.252
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -18.252     -1798.531 clk_in 
    Info (332119):    -7.026        -7.026 FP_ADDR_LOAD 
    Info (332119):    -6.930        -6.930 FP_DEPOSIT 
    Info (332119):    -6.612        -6.612 FP_EXAMINE 
Info (332146): Worst-case hold slack is -0.404
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.404        -0.404 clk_in 
    Info (332119):     0.523         0.000 FP_DEPOSIT 
    Info (332119):     1.037         0.000 FP_EXAMINE 
    Info (332119):     1.167         0.000 FP_ADDR_LOAD 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -721.380 clk_in 
    Info (332119):    -1.222        -1.222 FP_ADDR_LOAD 
    Info (332119):    -1.222        -1.222 FP_DEPOSIT 
    Info (332119):    -1.222        -1.222 FP_EXAMINE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.165      -709.969 clk_in 
    Info (332119):    -2.746        -2.746 FP_ADDR_LOAD 
    Info (332119):    -2.648        -2.648 FP_DEPOSIT 
    Info (332119):    -2.534        -2.534 FP_EXAMINE 
Info (332146): Worst-case hold slack is -0.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.432        -0.780 clk_in 
    Info (332119):     0.213         0.000 FP_DEPOSIT 
    Info (332119):     0.425         0.000 FP_EXAMINE 
    Info (332119):     0.508         0.000 FP_ADDR_LOAD 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -721.380 clk_in 
    Info (332119):    -1.222        -1.222 FP_ADDR_LOAD 
    Info (332119):    -1.222        -1.222 FP_DEPOSIT 
    Info (332119):    -1.222        -1.222 FP_EXAMINE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 351 warnings
    Info: Peak virtual memory: 602 megabytes
    Info: Processing ended: Sun Jan 22 22:16:56 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


