\t (00:00:01) allegro 16.6-2015 S065 (v16-6-112FH) Windows 32
\t (00:00:01)     Journal start - Sat Apr 16 10:35:34 2016
\t (00:00:01)         Host=PSAI-PC User=psai Pid=5524 CPUs=4
\t (00:00:01) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:01) 
\t (00:00:03) Opening existing design...
\d (00:00:03) Design opened: E:/cadence lib/foorprint/CAP-8-10/cap-8-10.dra
\i (00:00:03) trapsize 2429
\i (00:00:03) trapsize 2358
\i (00:00:04) trapsize 2441
\i (00:00:04) trapsize 2534
\i (00:00:04) trapsize 2005
\i (00:00:04) trapsize 2005
\i (00:00:04) generaledit 
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in -3.6898 0.1203
\i (00:00:08) trapsize 1003
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in -3.6898 0.1204
\i (00:00:08) trapsize 501
\i (00:00:09) zoom out 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom out -3.6897 0.1204
\i (00:00:09) trapsize 1003
\i (00:00:11) zoom out 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom out -3.6899 0.1204
\i (00:00:11) trapsize 2005
\i (00:00:12) exit 
\t (00:00:12)     Journal end - Sat Apr 16 10:35:45 2016
