<visualdsp-extended-xml schema-version="1" name="ADSP-EDN-BF549-extended.xml">

<version file-version="1.48" />

<!-- ******************************************************************* -->
<!-- ADSP-BF54x register and bit definitions file                        -->
<!--                                                                     -->
<!-- The sections of this XML file appear in the same order as the       -->
<!-- ADSP-BF54x processor HWR and processor peripherals HWR chapters     -->
<!--                                                                     -->
<!-- When the def/cdef headers are auto-generated, they are sorted       -->
<!-- into an ascending sequence by MMR address.                          -->
<!-- ******************************************************************* -->

<!-- ******************************************************************* -->
<!-- Proc HWR, chap  4, SIC           ALL                                -->
<!-- Proc HWR, chap  5, DMA           ALL                                -->
<!-- Proc HWR, chap  6, EBIU          ALL                                -->
<!-- Proc HWR, chap  7, PIXC          ADSP-BF544, ADSP-BF548, ADSP-BF549 -->
<!--                                  (not in ADSP-BF542)                -->
<!-- Proc HWR, chap  8, HOST          ADSP-BF544, ADSP-BF548, ADSP-BF549 -->
<!--                                  (not in ADSP-BF542)                -->
<!-- Proc HWR, chap  9, PORTS-IRQS    ALL                                -->
<!-- Proc HWR, chap 10, TIMER         Group of 8 : TIMER0 - TIMER7       -->
<!--                                  Group of 3 : TIMER8 - TIMER10      -->
<!--                    Group of 8 :  ALL                                -->
<!--                    Group of 3 :  ADSP-BF544, ADSP-BF548, ADSP-BF549 -->
<!--                                  not in ADSP-BF542                  -->
<!-- Proc HWR, chap 11, CORE TIMER    ALL                                -->
<!-- Proc HWR, chap 12, WDOG TIMER    ALL                                -->
<!-- Proc HWR, chap 13, COUNTER       ALL                                -->
<!-- Proc HWR, chap 14, CLOCK         ALL                                -->
<!-- Proc HWR, chap 15, SECURE        ALL                                -->
<!-- Proc HWR, chap 17, PLL PWR MGMT  ALL                                -->
<!-- ******************************************************************* -->

<!-- ******************************************************************************************** -->
<!-- Proc Periph HWR, chap  2, MXVR        ADSP-BF549 only                                        -->
<!-- Proc Periph HWR, chap  3, KEYPAD      ADSP-BF542, ADSP-BF548, ADSP-BF549 (not in ADSP-BF544) -->
<!-- Proc Periph HWR, chap  4, SDIO (SDH)  ADSP-BF542, ADSP-BF548, ADSP-BF549 (not in ADSP-BF544) -->
<!-- Proc Periph HWR, chap  5, ATAPI       ADSP-BF542, ADSP-BF548, ADSP-BF549 (not in ADSP-BF544) -->
<!-- Proc Periph HWR, chap  6, NAND (NFC)  ALL                                                    -->
<!-- Proc Periph HWR, chap  7, EPPI (PPIx) PPI0        ADSP-BF544, ADSP-BF548, ADSP-BF549         -->
<!--                                                   (not in ADSP-BF542)                        -->
<!--                                       PPI1/PPI2   ALL                                        -->
<!-- Proc Periph HWR, chap  8, CAN         CAN0        ALL                                        -->
<!--                                       CAN1        ADSP-BF544, ADSP-BF548, ADSP-BF549         -->
<!--                                                   (not in ADSP-BF542)                        -->
<!-- Proc Periph HWR, chap  9, SPI         SPI0-SPI1   ALL                                        -->
<!--                                       SPI2        ADSP-BF548, ADSP-BF549                     -->
<!-- Proc Periph HWR, chap 10, TWI         TWI0        ALL                                        -->
<!--                                       TWI1        ADSP-BF544, ADSP-BF548, ADSP-BF549         -->
<!-- Proc Periph HWR, chap 11, SPORT       SPORT1/SPORT2/SPORT3  ALL                              -->
<!--                                       SPORT0                ADSP-BF548, ADSP-BF549           -->
<!-- Proc Periph HWR, chap 12, UART        UART0/UART1/UART3     ALL                              -->
<!--                                       UART2                 ADSP-BF548, ADSP-BF549           --> 
<!-- Proc Periph HWR, chap 13, USB-OTG     ADSP-BF542, ADSP-BF548, ADSP-BF549 (not in ADSP-BF544) -->
<!-- ******************************************************************************************** -->

<register-extended-definitions>


<!-- Proc HWR, chap  4, SIC Register Definitions  -->

<register name="SIC_IMASK0" group="SIC" mask="FFFFFFFF" description="System Interrupt Mask Register 0" bit-size="32" read-address="0xFFC0010C" write-address="0xFFC0010C" type="IO" target="EMU" def-comment="SIC Registers" />
	<register name="SIC_IMASK0_IRQ_PLL_WAKEUP" parent="SIC_IMASK0" bit-position="0"  bit-size="1" description="PLL Wakeup" />
	<register name="SIC_IMASK0_IRQ_DMAC0_ERR"  parent="SIC_IMASK0" bit-position="1"  bit-size="1" description="DMA Controller 0 Error (generic)" />
	<register name="SIC_IMASK0_IRQ_EPPI0_ERR"  parent="SIC_IMASK0" bit-position="2"  bit-size="1" description="EPPI0 Error" />
	<register name="SIC_IMASK0_IRQ_SPORT0_ERR" parent="SIC_IMASK0" bit-position="3"  bit-size="1" description="SPORT0 Error" />
	<register name="SIC_IMASK0_IRQ_SPORT1_ERR" parent="SIC_IMASK0" bit-position="4"  bit-size="1" description="SPORT1 Error" />
	<register name="SIC_IMASK0_IRQ_SPI0_STAT"  parent="SIC_IMASK0" bit-position="5"  bit-size="1" description="SPI0 Status" />
	<register name="SIC_IMASK0_IRQ_UART0_STAT" parent="SIC_IMASK0" bit-position="6"  bit-size="1" description="UART0 Status" />
	<register name="SIC_IMASK0_IRQ_RTC"        parent="SIC_IMASK0" bit-position="7"  bit-size="1" description="Real-Time Clock" />
	<register name="SIC_IMASK0_IRQ_DMA12"      parent="SIC_IMASK0" bit-position="8"  bit-size="1" description="DMA Channel 12 (EPPIO)" />
	<register name="SIC_IMASK0_IRQ_DMA0"       parent="SIC_IMASK0" bit-position="9"  bit-size="1" description="DMA Channel 0 (SPORT0 RX)" />
	<register name="SIC_IMASK0_IRQ_DMA1"       parent="SIC_IMASK0" bit-position="10" bit-size="1" description="DMA Channel 1 (SPORT0 TX)" />
	<register name="SIC_IMASK0_IRQ_DMA2"       parent="SIC_IMASK0" bit-position="11" bit-size="1" description="DMA Channel 2 (SPORT1 RX)" />
	<register name="SIC_IMASK0_IRQ_DMA3"       parent="SIC_IMASK0" bit-position="12" bit-size="1" description="DMA Channel 3 (SPORT1 TX)" />
	<register name="SIC_IMASK0_IRQ_DMA4"       parent="SIC_IMASK0" bit-position="13" bit-size="1" description="DMA Channel 4 (SPIO)" />
	<register name="SIC_IMASK0_IRQ_DMA6"       parent="SIC_IMASK0" bit-position="14" bit-size="1" description="DMA Channel 6 (UART0 RX)" />
	<register name="SIC_IMASK0_IRQ_DMA7"       parent="SIC_IMASK0" bit-position="15" bit-size="1" description="DMA Channel 7 (UART0 TX)" />
	<register name="SIC_IMASK0_IRQ_TIMER8"     parent="SIC_IMASK0" bit-position="16" bit-size="1" description="Timer 8" />
	<register name="SIC_IMASK0_IRQ_TIMER9"     parent="SIC_IMASK0" bit-position="17" bit-size="1" description="Timer 9" />
	<register name="SIC_IMASK0_IRQ_TIMER10"    parent="SIC_IMASK0" bit-position="18" bit-size="1" description="Timer 10" />
	<register name="SIC_IMASK0_IRQ_PINT0"      parent="SIC_IMASK0" bit-position="19" bit-size="1" description="Pin Interrupt 0" />
	<register name="SIC_IMASK0_IRQ_PINT1"      parent="SIC_IMASK0" bit-position="20" bit-size="1" description="Pin Interrupt 1" />
	<register name="SIC_IMASK0_IRQ_MDMA0"      parent="SIC_IMASK0" bit-position="21" bit-size="1" description="Memory DMA Stream 0" />
	<register name="SIC_IMASK0_IRQ_MDMA1"      parent="SIC_IMASK0" bit-position="22" bit-size="1" description="Memory DMA Stream 1" />
	<register name="SIC_IMASK0_IRQ_WDOG"       parent="SIC_IMASK0" bit-position="23" bit-size="1" description="Software Watchdog Timer" />
	<register name="SIC_IMASK0_IRQ_DMAC1_ERR"  parent="SIC_IMASK0" bit-position="24" bit-size="1" description="DMA Controller 1 Error (generic)" />
	<register name="SIC_IMASK0_IRQ_SPORT2_ERR" parent="SIC_IMASK0" bit-position="25" bit-size="1" description="SPORT2 Error" />
	<register name="SIC_IMASK0_IRQ_SPORT3_ERR" parent="SIC_IMASK0" bit-position="26" bit-size="1" description="SPORT3 Error" />
	<register name="SIC_IMASK0_IRQ_MXVR_SD"    parent="SIC_IMASK0" bit-position="27" bit-size="1" description="MXVR Synchronous Data" />
	<register name="SIC_IMASK0_IRQ_SPI1_STAT"  parent="SIC_IMASK0" bit-position="28" bit-size="1" description="SPI1 Status" />
	<register name="SIC_IMASK0_IRQ_SPI2_STAT"  parent="SIC_IMASK0" bit-position="29" bit-size="1" description="SPI2 Status" />
	<register name="SIC_IMASK0_IRQ_UART1_STAT" parent="SIC_IMASK0" bit-position="30" bit-size="1" description="UART1 Status" />
	<register name="SIC_IMASK0_IRQ_UART2_STAT" parent="SIC_IMASK0" bit-position="31" bit-size="1" description="UART2 Status" />

<register name="SIC_IMASK1" group="SIC" mask="FFFFFFFF" description="System Interrupt Mask Register 1" bit-size="32" read-address="0xFFC00110" write-address="0xFFC00110" type="IO" target="EMU" />
	<register name="SIC_IMASK1_IRQ_CAN0_STAT"  parent="SIC_IMASK1" bit-position="0"  bit-size="1" description="CAN0 Status" />
	<register name="SIC_IMASK1_IRQ_DMA18"      parent="SIC_IMASK1" bit-position="1"  bit-size="1" description="DMA Channel 18 (SPORT2 RX)" />
	<register name="SIC_IMASK1_IRQ_DMA19"      parent="SIC_IMASK1" bit-position="2"  bit-size="1" description="DMA Channel 19 (SPORT2 TX)" />
	<register name="SIC_IMASK1_IRQ_DMA20"      parent="SIC_IMASK1" bit-position="3"  bit-size="1" description="DMA Channel 20 (SPORT3 RX)" />
	<register name="SIC_IMASK1_IRQ_DMA21"      parent="SIC_IMASK1" bit-position="4"  bit-size="1" description="DMA Channel 21 (SPORT3 TX)" />
	<register name="SIC_IMASK1_IRQ_DMA13"      parent="SIC_IMASK1" bit-position="5"  bit-size="1" description="DMA Channel 13 (EPPI1)" />
	<register name="SIC_IMASK1_IRQ_DMA14"      parent="SIC_IMASK1" bit-position="6"  bit-size="1" description="DMA Channel 14 (EPPI2, HOST)" />
	<register name="SIC_IMASK1_IRQ_DMA5"       parent="SIC_IMASK1" bit-position="7"  bit-size="1" description="DMA Channel 5  (SPI1)" />
	<register name="SIC_IMASK1_IRQ_DMA23"      parent="SIC_IMASK1" bit-position="8"  bit-size="1" description="DMA Channel 23 (SPI2)" />
	<register name="SIC_IMASK1_IRQ_DMA8"       parent="SIC_IMASK1" bit-position="9"  bit-size="1" description="DMA Channel 8  (SPORT0 RX)" />
	<register name="SIC_IMASK1_IRQ_DMA9"       parent="SIC_IMASK1" bit-position="10" bit-size="1" description="DMA Channel 9  (SPORT0 TX)" />
	<register name="SIC_IMASK1_IRQ_DMA10"      parent="SIC_IMASK1" bit-position="11" bit-size="1" description="DMA Channel 10 (SPORT0 RX)" />
	<register name="SIC_IMASK1_IRQ_DMA11"      parent="SIC_IMASK1" bit-position="12" bit-size="1" description="DMA Channel 11 (ATAPI TX)" />
	<register name="SIC_IMASK1_IRQ_TWI0"       parent="SIC_IMASK1" bit-position="13" bit-size="1" description="TWI0" />
	<register name="SIC_IMASK1_IRQ_TWI1"       parent="SIC_IMASK1" bit-position="14" bit-size="1" description="TWI1" />
	<register name="SIC_IMASK1_IRQ_CAN0_RX"    parent="SIC_IMASK1" bit-position="15" bit-size="1" description="CAN0 Receive" />
	<register name="SIC_IMASK1_IRQ_CAN0_TX"    parent="SIC_IMASK1" bit-position="16" bit-size="1" description="CAN0 Transmit" />
	<register name="SIC_IMASK1_IRQ_MDMA2"      parent="SIC_IMASK1" bit-position="17" bit-size="1" description="MDMA Stream 2" />
	<register name="SIC_IMASK1_IRQ_MDMA3"      parent="SIC_IMASK1" bit-position="18" bit-size="1" description="MDMA Stream 3" />
	<register name="SIC_IMASK1_IRQ_MXVR_STAT"  parent="SIC_IMASK1" bit-position="19" bit-size="1" description="MXVR Status" />
	<register name="SIC_IMASK1_IRQ_MXVR_CM"    parent="SIC_IMASK1" bit-position="20" bit-size="1" description="MXVR Control Message" />
	<register name="SIC_IMASK1_IRQ_MXVR_AP"    parent="SIC_IMASK1" bit-position="21" bit-size="1" description="MXVR Asynchronous Packet" />
	<register name="SIC_IMASK1_IRQ_EPPI1_ERR"  parent="SIC_IMASK1" bit-position="22" bit-size="1" description="EPPI1 Error" />
	<register name="SIC_IMASK1_IRQ_EPPI2_ERR"  parent="SIC_IMASK1" bit-position="23" bit-size="1" description="EPPI2 Error" />
	<register name="SIC_IMASK1_IRQ_UART3_STAT" parent="SIC_IMASK1" bit-position="24" bit-size="1" description="UART3 Status" />
	<register name="SIC_IMASK1_IRQ_HOST_ERR"   parent="SIC_IMASK1" bit-position="25" bit-size="1" description="HOST Error" />
	<!-- bit 26 is unused -->
	<register name="SIC_IMASK1_IRQ_PIXC_ERR"   parent="SIC_IMASK1" bit-position="27" bit-size="1" description="PIXC Error" />
	<register name="SIC_IMASK1_IRQ_NFC_ERR"    parent="SIC_IMASK1" bit-position="28" bit-size="1" description="NFC Error" />
	<register name="SIC_IMASK1_IRQ_ATAPI_ERR"  parent="SIC_IMASK1" bit-position="29" bit-size="1" description="ATAPI Error" />
	<register name="SIC_IMASK1_IRQ_CAN1_STAT"  parent="SIC_IMASK1" bit-position="30" bit-size="1" description="CAN1 Status" />
	<register name="SIC_IMASK1_IRQ_DMA_BLK"    parent="SIC_IMASK1" bit-position="31" bit-size="1" description="DMA R0/R1 Block" />

<register name="SIC_IMASK2" group="SIC" mask="FFFFFFFF" description="System Interrupt Mask Register 2" bit-size="32" read-address="0xFFC00114" write-address="0xFFC00114" type="IO" target="EMU" />
	<register name="SIC_IMASK2_IRQ_DMA15"      parent="SIC_IMASK2" bit-position="0"  bit-size="1" description="DMA Channel 15 (PIXC Input 0)" />
	<register name="SIC_IMASK2_IRQ_DMA16"      parent="SIC_IMASK2" bit-position="1"  bit-size="1" description="DMA Channel 16 (PIXC Input 1)" />
	<register name="SIC_IMASK2_IRQ_DMA17"      parent="SIC_IMASK2" bit-position="2"  bit-size="1" description="DMA Channel 17 (PIXC Output)" />
	<register name="SIC_IMASK2_IRQ_DMA22"      parent="SIC_IMASK2" bit-position="3"  bit-size="1" description="DMA Channel 22 (SDH/NFC)" />
	<register name="SIC_IMASK2_IRQ_CNT"        parent="SIC_IMASK2" bit-position="4"  bit-size="1" description="Counter" />
	<register name="SIC_IMASK2_IRQ_KEY"        parent="SIC_IMASK2" bit-position="5"  bit-size="1" description="Keypad" />
	<register name="SIC_IMASK2_IRQ_CAN1_RX"    parent="SIC_IMASK2" bit-position="6"  bit-size="1" description="CAN1 Receive" />
	<register name="SIC_IMASK2_IRQ_CAN1_TX"    parent="SIC_IMASK2" bit-position="7"  bit-size="1" description="CAN1 Transmit" />
	<register name="SIC_IMASK2_IRQ_SDH_MASK0"  parent="SIC_IMASK2" bit-position="8"  bit-size="1" description="SDH Interrupt 0" />
	<register name="SIC_IMASK2_IRQ_SDH_MASK1"  parent="SIC_IMASK2" bit-position="9"  bit-size="1" description="SDH Interrupt 1" />
	<!-- bit 10 is unused -->
	<register name="SIC_IMASK2_IRQ_USB_INT0"   parent="SIC_IMASK2" bit-position="11" bit-size="1" description="USB0" />
	<register name="SIC_IMASK2_IRQ_USB_INT1"   parent="SIC_IMASK2" bit-position="12" bit-size="1" description="USB1" />
	<register name="SIC_IMASK2_IRQ_USB_INT2"   parent="SIC_IMASK2" bit-position="13" bit-size="1" description="USB2" />
	<register name="SIC_IMASK2_IRQ_USB_DMAINT" parent="SIC_IMASK2" bit-position="14" bit-size="1" description="USB DMA" />
	<register name="SIC_IMASK2_IRQ_OTPSEC"     parent="SIC_IMASK2" bit-position="15" bit-size="1" description="OTPSEC" />
	<!-- bits 16 - 21 are unused -->
	<register name="SIC_IMASK2_IRQ_TIMER0"     parent="SIC_IMASK2" bit-position="22" bit-size="1" description="Timer 0" />
	<register name="SIC_IMASK2_IRQ_TIMER1"     parent="SIC_IMASK2" bit-position="23" bit-size="1" description="Timer 1" />
	<register name="SIC_IMASK2_IRQ_TIMER2"     parent="SIC_IMASK2" bit-position="24" bit-size="1" description="Timer 2" />
	<register name="SIC_IMASK2_IRQ_TIMER3"     parent="SIC_IMASK2" bit-position="25" bit-size="1" description="Timer 3" />
	<register name="SIC_IMASK2_IRQ_TIMER4"     parent="SIC_IMASK2" bit-position="26" bit-size="1" description="Timer 4" />
	<register name="SIC_IMASK2_IRQ_TIMER5"     parent="SIC_IMASK2" bit-position="27" bit-size="1" description="Timer 5" />
	<register name="SIC_IMASK2_IRQ_TIMER6"     parent="SIC_IMASK2" bit-position="28" bit-size="1" description="Timer 6" />
	<register name="SIC_IMASK2_IRQ_TIMER7"     parent="SIC_IMASK2" bit-position="29" bit-size="1" description="Timer 7" />
	<register name="SIC_IMASK2_IRQ_PINT2"      parent="SIC_IMASK2" bit-position="30" bit-size="1" description="Pin Interrupt 2" />
	<register name="SIC_IMASK2_IRQ_PINT3"      parent="SIC_IMASK2" bit-position="31" bit-size="1" description="Pin Interrupt 3" />

<register name="SIC_ISR0" group="SIC" mask="FFFFFFFF" description="System Interrupt Status Register 0" bit-size="32" read-address="0xFFC00118" write-address="0xFFC00118" type="IO" target="EMU" />
	<register name="SIC_ISR0_IRQ_PLL_WAKEUP" parent="SIC_ISR0" bit-position="0"  bit-size="1" description="PLL Wakeup" />
	<register name="SIC_ISR0_IRQ_DMAC0_ERR"  parent="SIC_ISR0" bit-position="1"  bit-size="1" description="DMA Controller 0 Error (generic)" />
	<register name="SIC_ISR0_IRQ_EPPI0_ERR"  parent="SIC_ISR0" bit-position="2"  bit-size="1" description="EPPI0 Error" />
	<register name="SIC_ISR0_IRQ_SPORT0_ERR" parent="SIC_ISR0" bit-position="3"  bit-size="1" description="SPORT0 Error" />
	<register name="SIC_ISR0_IRQ_SPORT1_ERR" parent="SIC_ISR0" bit-position="4"  bit-size="1" description="SPORT1 Error" />
	<register name="SIC_ISR0_IRQ_SPI0_STAT"  parent="SIC_ISR0" bit-position="5"  bit-size="1" description="SPI0 Status" />
	<register name="SIC_ISR0_IRQ_UART0_STAT" parent="SIC_ISR0" bit-position="6"  bit-size="1" description="UART0 Status" />
	<register name="SIC_ISR0_IRQ_RTC"        parent="SIC_ISR0" bit-position="7"  bit-size="1" description="Real-Time Clock" />
	<register name="SIC_ISR0_IRQ_DMA12"      parent="SIC_ISR0" bit-position="8"  bit-size="1" description="DMA Channel 12 (EPPIO)" />
	<register name="SIC_ISR0_IRQ_DMA0"       parent="SIC_ISR0" bit-position="9"  bit-size="1" description="DMA Channel 0 (SPORT0 RX)" />
	<register name="SIC_ISR0_IRQ_DMA1"       parent="SIC_ISR0" bit-position="10" bit-size="1" description="DMA Channel 1 (SPORT0 TX)" />
	<register name="SIC_ISR0_IRQ_DMA2"       parent="SIC_ISR0" bit-position="11" bit-size="1" description="DMA Channel 2 (SPORT0 RX)" />
	<register name="SIC_ISR0_IRQ_DMA3"       parent="SIC_ISR0" bit-position="12" bit-size="1" description="DMA Channel 3 (SPORT1 TX)" />
	<register name="SIC_ISR0_IRQ_DMA4"       parent="SIC_ISR0" bit-position="13" bit-size="1" description="DMA Channel 4 (SPIO)" />
	<register name="SIC_ISR0_IRQ_DMA6"       parent="SIC_ISR0" bit-position="14" bit-size="1" description="DMA Channel 6 (UART0 RX)" />
	<register name="SIC_ISR0_IRQ_DMA7"       parent="SIC_ISR0" bit-position="15" bit-size="1" description="DMA Channel 7 (UART0 TX)" />
	<register name="SIC_ISR0_IRQ_TIMER8"     parent="SIC_ISR0" bit-position="16" bit-size="1" description="Timer 8" />
	<register name="SIC_ISR0_IRQ_TIMER9"     parent="SIC_ISR0" bit-position="17" bit-size="1" description="Timer 9" />
	<register name="SIC_ISR0_IRQ_TIMER10"    parent="SIC_ISR0" bit-position="18" bit-size="1" description="Timer 10" />
	<register name="SIC_ISR0_IRQ_PINT0"      parent="SIC_ISR0" bit-position="19" bit-size="1" description="Pin Interrupt 0" />
	<register name="SIC_ISR0_IRQ_PINT1"      parent="SIC_ISR0" bit-position="20" bit-size="1" description="Pin Interrupt 1" />
	<register name="SIC_ISR0_IRQ_MDMA0"      parent="SIC_ISR0" bit-position="21" bit-size="1" description="Memory DMA Stream 0" />
	<register name="SIC_ISR0_IRQ_MDMA1"      parent="SIC_ISR0" bit-position="22" bit-size="1" description="Memory DMA Stream 1" />
	<register name="SIC_ISR0_IRQ_WDOG"       parent="SIC_ISR0" bit-position="23" bit-size="1" description="Software Watchdog Timer" />
	<register name="SIC_ISR0_IRQ_DMAC1_ERR"  parent="SIC_ISR0" bit-position="24" bit-size="1" description="DMA Controller 1 Error (generic)" />
	<register name="SIC_ISR0_IRQ_SPORT2_ERR" parent="SIC_ISR0" bit-position="25" bit-size="1" description="SPORT2 Error" />
	<register name="SIC_ISR0_IRQ_SPORT3_ERR" parent="SIC_ISR0" bit-position="26" bit-size="1" description="SPORT3 Error" />
	<register name="SIC_ISR0_IRQ_MXVR_SD"    parent="SIC_ISR0" bit-position="27" bit-size="1" description="MXVR Synchronous Data" />
	<register name="SIC_ISR0_IRQ_SPI1_STAT"  parent="SIC_ISR0" bit-position="28" bit-size="1" description="SPI1 Status" />
	<register name="SIC_ISR0_IRQ_SPI2_STAT"  parent="SIC_ISR0" bit-position="29" bit-size="1" description="SPI2 Status" />
	<register name="SIC_ISR0_IRQ_UART1_STAT" parent="SIC_ISR0" bit-position="30" bit-size="1" description="UART1 Status" />
	<register name="SIC_ISR0_IRQ_UART2_STAT" parent="SIC_ISR0" bit-position="31" bit-size="1" description="UART2 Status" />

<register name="SIC_ISR1" group="SIC" mask="FFFFFFFF" description="System Interrupt Status Register 1" bit-size="32" read-address="0xFFC0011C" write-address="0xFFC0011C" type="IO" target="EMU" />
	<register name="SIC_ISR1_IRQ_CAN0_STAT"  parent="SIC_ISR1" bit-position="0"  bit-size="1" description="CAN0 Status" />
	<register name="SIC_ISR1_IRQ_DMA18"      parent="SIC_ISR1" bit-position="1"  bit-size="1" description="DMA Channel 18 (SPORT2 RX)" />
	<register name="SIC_ISR1_IRQ_DMA19"      parent="SIC_ISR1" bit-position="2"  bit-size="1" description="DMA Channel 19 (SPORT2 TX)" />
	<register name="SIC_ISR1_IRQ_DMA20"      parent="SIC_ISR1" bit-position="3"  bit-size="1" description="DMA Channel 20 (SPORT3 RX)" />
	<register name="SIC_ISR1_IRQ_DMA21"      parent="SIC_ISR1" bit-position="4"  bit-size="1" description="DMA Channel 21 (SPORT3 TX)" />
	<register name="SIC_ISR1_IRQ_DMA13"      parent="SIC_ISR1" bit-position="5"  bit-size="1" description="DMA Channel 13 (EPPI1)" />
	<register name="SIC_ISR1_IRQ_DMA14"      parent="SIC_ISR1" bit-position="6"  bit-size="1" description="DMA Channel 14 (EPPI2, HOST)" />
	<register name="SIC_ISR1_IRQ_DMA5"       parent="SIC_ISR1" bit-position="7"  bit-size="1" description="DMA Channel 5  (SPI1)" />
	<register name="SIC_ISR1_IRQ_DMA23"      parent="SIC_ISR1" bit-position="8"  bit-size="1" description="DMA Channel 23 (SPI2)" />
	<register name="SIC_ISR1_IRQ_DMA8"       parent="SIC_ISR1" bit-position="9"  bit-size="1" description="DMA Channel 8  (SPORT0 RX)" />
	<register name="SIC_ISR1_IRQ_DMA9"       parent="SIC_ISR1" bit-position="10" bit-size="1" description="DMA Channel 9  (SPORT0 TX)" />
	<register name="SIC_ISR1_IRQ_DMA10"      parent="SIC_ISR1" bit-position="11" bit-size="1" description="DMA Channel 10 (SPORT0 RX)" />
	<register name="SIC_ISR1_IRQ_DMA11"      parent="SIC_ISR1" bit-position="12" bit-size="1" description="DMA Channel 11 (ATAPI TX)" />
	<register name="SIC_ISR1_IRQ_TWI0"       parent="SIC_ISR1" bit-position="13" bit-size="1" description="TWI0" />
	<register name="SIC_ISR1_IRQ_TWI1"       parent="SIC_ISR1" bit-position="14" bit-size="1" description="TWI1" />
	<register name="SIC_ISR1_IRQ_CAN0_RX"    parent="SIC_ISR1" bit-position="15" bit-size="1" description="CAN0 Receive" />
	<register name="SIC_ISR1_IRQ_CAN0_TX"    parent="SIC_ISR1" bit-position="16" bit-size="1" description="CAN0 Transmit" />
	<register name="SIC_ISR1_IRQ_MDMA2"      parent="SIC_ISR1" bit-position="17" bit-size="1" description="MDMA Stream 2" />
	<register name="SIC_ISR1_IRQ_MDMA3"      parent="SIC_ISR1" bit-position="18" bit-size="1" description="MDMA Stream 3" />
	<register name="SIC_ISR1_IRQ_MXVR_STAT"  parent="SIC_ISR1" bit-position="19" bit-size="1" description="MXVR Status" />
	<register name="SIC_ISR1_IRQ_MXVR_CM"    parent="SIC_ISR1" bit-position="20" bit-size="1" description="MXVR Control Message" />
	<register name="SIC_ISR1_IRQ_MXVR_AP"    parent="SIC_ISR1" bit-position="21" bit-size="1" description="MXVR Asynchronous Packet" />
	<register name="SIC_ISR1_IRQ_EPPI1_ERR"  parent="SIC_ISR1" bit-position="22" bit-size="1" description="EPPI1 Error" />
	<register name="SIC_ISR1_IRQ_EPPI2_ERR"  parent="SIC_ISR1" bit-position="23" bit-size="1" description="EPPI2 Error" />
	<register name="SIC_ISR1_IRQ_UART3_STAT" parent="SIC_ISR1" bit-position="24" bit-size="1" description="UART3 Status" />
	<register name="SIC_ISR1_IRQ_HOST_ERR"   parent="SIC_ISR1" bit-position="25" bit-size="1" description="HOST Error" />
	<!-- bit 26 is value 0 -->
	<register name="SIC_ISR1_IRQ_PIXC_ERR"   parent="SIC_ISR1" bit-position="27" bit-size="1" description="PIXC Error" />
	<register name="SIC_ISR1_IRQ_NFC_ERR"    parent="SIC_ISR1" bit-position="28" bit-size="1" description="NFC Error" />
	<register name="SIC_ISR1_IRQ_ATAPI_ERR"  parent="SIC_ISR1" bit-position="29" bit-size="1" description="ATAPI Error" />
	<register name="SIC_ISR1_IRQ_CAN1_STAT"  parent="SIC_ISR1" bit-position="30" bit-size="1" description="CAN1 Status" />
	<register name="SIC_ISR1_IRQ_DMA_BLK"    parent="SIC_ISR1" bit-position="31" bit-size="1" description="DMA R0/R1 Block" />

<register name="SIC_ISR2" group="SIC" mask="FFFFFFFF" description="System Interrupt Status Register 2" bit-size="32" read-address="0xFFC00120" write-address="0xFFC00120" type="IO" target="EMU" />
	<register name="SIC_ISR2_IRQ_DMA15"      parent="SIC_ISR2" bit-position="0"  bit-size="1" description="DMA Channel 15 (PIXC Input 0)" />
	<register name="SIC_ISR2_IRQ_DMA16"      parent="SIC_ISR2" bit-position="1"  bit-size="1" description="DMA Channel 16 (PIXC Input 1)" />
	<register name="SIC_ISR2_IRQ_DMA17"      parent="SIC_ISR2" bit-position="2"  bit-size="1" description="DMA Channel 17 (PIXC Output)" />
	<register name="SIC_ISR2_IRQ_DMA22"      parent="SIC_ISR2" bit-position="3"  bit-size="1" description="DMA Channel 22 (SDH/NFC)" />
	<register name="SIC_ISR2_IRQ_CNT"        parent="SIC_ISR2" bit-position="4"  bit-size="1" description="Counter" />
	<register name="SIC_ISR2_IRQ_KEY"        parent="SIC_ISR2" bit-position="5"  bit-size="1" description="Keypad" />
	<register name="SIC_ISR2_IRQ_CAN1_RX"    parent="SIC_ISR2" bit-position="6"  bit-size="1" description="CAN1 Receive" />
	<register name="SIC_ISR2_IRQ_CAN1_TX"    parent="SIC_ISR2" bit-position="7"  bit-size="1" description="CAN1 Transmit" />
	<register name="SIC_ISR2_IRQ_SDH_MASK0"  parent="SIC_ISR2" bit-position="8"  bit-size="1" description="SDH Interrupt 0" />
	<register name="SIC_ISR2_IRQ_SDH_MASK1"  parent="SIC_ISR2" bit-position="9"  bit-size="1" description="SDH Interrupt 1" />
	<!-- bit 10 is unused -->
	<register name="SIC_ISR2_IRQ_USB_INT0"   parent="SIC_ISR2" bit-position="11" bit-size="1" description="USB0" />
	<register name="SIC_ISR2_IRQ_USB_INT1"   parent="SIC_ISR2" bit-position="12" bit-size="1" description="USB1" />
	<register name="SIC_ISR2_IRQ_USB_INT2"   parent="SIC_ISR2" bit-position="13" bit-size="1" description="USB2" />
	<register name="SIC_ISR2_IRQ_USB_DMAINT" parent="SIC_ISR2" bit-position="14" bit-size="1" description="USB DMA" />
	<register name="SIC_ISR2_IRQ_OTPSEC"     parent="SIC_ISR2" bit-position="15" bit-size="1" description="OTPSEC" />
	<!-- bits 16 - 21 are unused -->
	<register name="SIC_ISR2_IRQ_TIMER0"     parent="SIC_ISR2" bit-position="22" bit-size="1" description="Timer 0" />
	<register name="SIC_ISR2_IRQ_TIMER1"     parent="SIC_ISR2" bit-position="23" bit-size="1" description="Timer 1" />
	<register name="SIC_ISR2_IRQ_TIMER2"     parent="SIC_ISR2" bit-position="24" bit-size="1" description="Timer 2" />
	<register name="SIC_ISR2_IRQ_TIMER3"     parent="SIC_ISR2" bit-position="25" bit-size="1" description="Timer 3" />
	<register name="SIC_ISR2_IRQ_TIMER4"     parent="SIC_ISR2" bit-position="26" bit-size="1" description="Timer 4" />
	<register name="SIC_ISR2_IRQ_TIMER5"     parent="SIC_ISR2" bit-position="27" bit-size="1" description="Timer 5" />
	<register name="SIC_ISR2_IRQ_TIMER6"     parent="SIC_ISR2" bit-position="28" bit-size="1" description="Timer 6" />
	<register name="SIC_ISR2_IRQ_TIMER7"     parent="SIC_ISR2" bit-position="29" bit-size="1" description="Timer 7" />
	<register name="SIC_ISR2_IRQ_PINT2"      parent="SIC_ISR2" bit-position="30" bit-size="1" description="Pin Interrupt 2" />
	<register name="SIC_ISR2_IRQ_PINT3"      parent="SIC_ISR2" bit-position="31" bit-size="1" description="Pin Interrupt 3" />

<register name="SIC_IWR0" group="SIC" mask="FFFFFFFF" description="System Interrupt Wakeup Register 0" bit-size="32" read-address="0xFFC00124" write-address="0xFFC00124" type="IO" target="EMU" />
	<register name="SIC_IWR0_IRQ_PLL_WAKEUP" parent="SIC_IWR0" bit-position="0"  bit-size="1" description="PLL Wakeup" />
	<register name="SIC_IWR0_IRQ_DMAC0_ERR"  parent="SIC_IWR0" bit-position="1"  bit-size="1" description="DMA Controller 0 Error (generic)" />
	<register name="SIC_IWR0_IRQ_EPPI0_ERR"  parent="SIC_IWR0" bit-position="2"  bit-size="1" description="EPPI0 Error" />
	<register name="SIC_IWR0_IRQ_SPORT0_ERR" parent="SIC_IWR0" bit-position="3"  bit-size="1" description="SPORT0 Error" />
	<register name="SIC_IWR0_IRQ_SPORT1_ERR" parent="SIC_IWR0" bit-position="4"  bit-size="1" description="SPORT1 Error" />
	<register name="SIC_IWR0_IRQ_SPI0_STAT"  parent="SIC_IWR0" bit-position="5"  bit-size="1" description="SPI0 Status" />
	<register name="SIC_IWR0_IRQ_UART0_STAT" parent="SIC_IWR0" bit-position="6"  bit-size="1" description="UART0 Status" />
	<register name="SIC_IWR0_IRQ_RTC"        parent="SIC_IWR0" bit-position="7"  bit-size="1" description="Real-Time Clock" />
	<register name="SIC_IWR0_IRQ_DMA12"      parent="SIC_IWR0" bit-position="8"  bit-size="1" description="DMA Channel 12 (EPPIO)" />
	<register name="SIC_IWR0_IRQ_DMA0"       parent="SIC_IWR0" bit-position="9"  bit-size="1" description="DMA Channel 0 (SPORT0 RX)" />
	<register name="SIC_IWR0_IRQ_DMA1"       parent="SIC_IWR0" bit-position="10" bit-size="1" description="DMA Channel 1 (SPORT0 TX)" />
	<register name="SIC_IWR0_IRQ_DMA2"       parent="SIC_IWR0" bit-position="11" bit-size="1" description="DMA Channel 2 (SPORT0 RX)" />
	<register name="SIC_IWR0_IRQ_DMA3"       parent="SIC_IWR0" bit-position="12" bit-size="1" description="DMA Channel 3 (SPORT1 TX)" />
	<register name="SIC_IWR0_IRQ_DMA4"       parent="SIC_IWR0" bit-position="13" bit-size="1" description="DMA Channel 4 (SPIO)" />
	<register name="SIC_IWR0_IRQ_DMA6"       parent="SIC_IWR0" bit-position="14" bit-size="1" description="DMA Channel 6 (UART0 RX)" />
	<register name="SIC_IWR0_IRQ_DMA7"       parent="SIC_IWR0" bit-position="15" bit-size="1" description="DMA Channel 7 (UART0 TX)" />
	<register name="SIC_IWR0_IRQ_TIMER8"     parent="SIC_IWR0" bit-position="16" bit-size="1" description="Timer 8" />
	<register name="SIC_IWR0_IRQ_TIMER9"     parent="SIC_IWR0" bit-position="17" bit-size="1" description="Timer 9" />
	<register name="SIC_IWR0_IRQ_TIMER10"    parent="SIC_IWR0" bit-position="18" bit-size="1" description="Timer 10" />
	<register name="SIC_IWR0_IRQ_PINT0"      parent="SIC_IWR0" bit-position="19" bit-size="1" description="Pin Interrupt 0" />
	<register name="SIC_IWR0_IRQ_PINT1"      parent="SIC_IWR0" bit-position="20" bit-size="1" description="Pin Interrupt 1" />
	<register name="SIC_IWR0_IRQ_MDMA0"      parent="SIC_IWR0" bit-position="21" bit-size="1" description="Memory DMA Stream 0" />
	<register name="SIC_IWR0_IRQ_MDMA1"      parent="SIC_IWR0" bit-position="22" bit-size="1" description="Memory DMA Stream 1" />
	<register name="SIC_IWR0_IRQ_WDOG"       parent="SIC_IWR0" bit-position="23" bit-size="1" description="Software Watchdog Timer" />
	<register name="SIC_IWR0_IRQ_DMAC1_ERR"  parent="SIC_IWR0" bit-position="24" bit-size="1" description="DMA Controller 1 Error (generic)" />
	<register name="SIC_IWR0_IRQ_SPORT2_ERR" parent="SIC_IWR0" bit-position="25" bit-size="1" description="SPORT2 Error" />
	<register name="SIC_IWR0_IRQ_SPORT3_ERR" parent="SIC_IWR0" bit-position="26" bit-size="1" description="SPORT3 Error" />
	<register name="SIC_IWR0_IRQ_MXVR_SD"    parent="SIC_IWR0" bit-position="27" bit-size="1" description="MXVR Synchronous Data" />
	<register name="SIC_IWR0_IRQ_SPI1_STAT"  parent="SIC_IWR0" bit-position="28" bit-size="1" description="SPI1 Status" />
	<register name="SIC_IWR0_IRQ_SPI2_STAT"  parent="SIC_IWR0" bit-position="29" bit-size="1" description="SPI2 Status" />
	<register name="SIC_IWR0_IRQ_UART1_STAT" parent="SIC_IWR0" bit-position="30" bit-size="1" description="UART1 Status" />
	<register name="SIC_IWR0_IRQ_UART2_STAT" parent="SIC_IWR0" bit-position="31" bit-size="1" description="UART2 Status" />

<register name="SIC_IWR1" group="SIC" mask="FFFFFFFF" description="System Interrupt Wakeup Register 1" bit-size="32" read-address="0xFFC00128" write-address="0xFFC00128" type="IO" target="EMU" />
	<register name="SIC_IWR1_IRQ_CAN0_STAT"  parent="SIC_IWR1" bit-position="0"  bit-size="1" description="CAN0 Status" />
	<register name="SIC_IWR1_IRQ_DMA18"      parent="SIC_IWR1" bit-position="1"  bit-size="1" description="DMA Channel 18 (SPORT2 RX)" />
	<register name="SIC_IWR1_IRQ_DMA19"      parent="SIC_IWR1" bit-position="2"  bit-size="1" description="DMA Channel 19 (SPORT2 TX)" />
	<register name="SIC_IWR1_IRQ_DMA20"      parent="SIC_IWR1" bit-position="3"  bit-size="1" description="DMA Channel 20 (SPORT3 RX)" />
	<register name="SIC_IWR1_IRQ_DMA21"      parent="SIC_IWR1" bit-position="4"  bit-size="1" description="DMA Channel 21 (SPORT3 TX)" />
	<register name="SIC_IWR1_IRQ_DMA13"      parent="SIC_IWR1" bit-position="5"  bit-size="1" description="DMA Channel 13 (EPPI1)" />
	<register name="SIC_IWR1_IRQ_DMA14"      parent="SIC_IWR1" bit-position="6"  bit-size="1" description="DMA Channel 14 (EPPI2, HOST)" />
	<register name="SIC_IWR1_IRQ_DMA5"       parent="SIC_IWR1" bit-position="7"  bit-size="1" description="DMA Channel 5  (SPI1)" />
	<register name="SIC_IWR1_IRQ_DMA23"      parent="SIC_IWR1" bit-position="8"  bit-size="1" description="DMA Channel 23 (SPI2)" />
	<register name="SIC_IWR1_IRQ_DMA8"       parent="SIC_IWR1" bit-position="9"  bit-size="1" description="DMA Channel 8  (SPORT0 RX)" />
	<register name="SIC_IWR1_IRQ_DMA9"       parent="SIC_IWR1" bit-position="10" bit-size="1" description="DMA Channel 9  (SPORT0 TX)" />
	<register name="SIC_IWR1_IRQ_DMA10"      parent="SIC_IWR1" bit-position="11" bit-size="1" description="DMA Channel 10 (SPORT0 RX)" />
	<register name="SIC_IWR1_IRQ_DMA11"      parent="SIC_IWR1" bit-position="12" bit-size="1" description="DMA Channel 11 (ATAPI TX)" />
	<register name="SIC_IWR1_IRQ_TWI0"       parent="SIC_IWR1" bit-position="13" bit-size="1" description="TWI0" />
	<register name="SIC_IWR1_IRQ_TWI1"       parent="SIC_IWR1" bit-position="14" bit-size="1" description="TWI1" />
	<register name="SIC_IWR1_IRQ_CAN0_RX"    parent="SIC_IWR1" bit-position="15" bit-size="1" description="CAN0 Receive" />
	<register name="SIC_IWR1_IRQ_CAN0_TX"    parent="SIC_IWR1" bit-position="16" bit-size="1" description="CAN0 Transmit" />
	<register name="SIC_IWR1_IRQ_MDMA2"      parent="SIC_IWR1" bit-position="17" bit-size="1" description="MDMA Stream 2" />
	<register name="SIC_IWR1_IRQ_MDMA3"      parent="SIC_IWR1" bit-position="18" bit-size="1" description="MDMA Stream 3" />
	<register name="SIC_IWR1_IRQ_MXVR_STAT"  parent="SIC_IWR1" bit-position="19" bit-size="1" description="MXVR Status" />
	<register name="SIC_IWR1_IRQ_MXVR_CM"    parent="SIC_IWR1" bit-position="20" bit-size="1" description="MXVR Control Message" />
	<register name="SIC_IWR1_IRQ_MXVR_AP"    parent="SIC_IWR1" bit-position="21" bit-size="1" description="MXVR Asynchronous Packet" />
	<register name="SIC_IWR1_IRQ_EPPI1_ERR"  parent="SIC_IWR1" bit-position="22" bit-size="1" description="EPPI1 Error" />
	<register name="SIC_IWR1_IRQ_EPPI2_ERR"  parent="SIC_IWR1" bit-position="23" bit-size="1" description="EPPI2 Error" />
	<register name="SIC_IWR1_IRQ_UART3_STAT" parent="SIC_IWR1" bit-position="24" bit-size="1" description="UART3 Status" />
	<register name="SIC_IWR1_IRQ_HOST_ERR"   parent="SIC_IWR1" bit-position="25" bit-size="1" description="HOST Error" />
	<!-- bit 26 is value 0 -->
	<register name="SIC_IWR1_IRQ_PIXC_ERR"   parent="SIC_IWR1" bit-position="27" bit-size="1" description="PIXC Error" />
	<register name="SIC_IWR1_IRQ_NFC_ERR"    parent="SIC_IWR1" bit-position="28" bit-size="1" description="NFC Error" />
	<register name="SIC_IWR1_IRQ_ATAPI_ERR"  parent="SIC_IWR1" bit-position="29" bit-size="1" description="ATAPI Error" />
	<register name="SIC_IWR1_IRQ_CAN1_STAT"  parent="SIC_IWR1" bit-position="30" bit-size="1" description="CAN1 Status" />
	<register name="SIC_IWR1_IRQ_DMA_BLK"    parent="SIC_IWR1" bit-position="31" bit-size="1" description="DMA R0/R1 Block" />

<register name="SIC_IWR2" group="SIC" mask="FFFFFFFF" description="System Interrupt Wakeup Register 2" bit-size="32" read-address="0xFFC0012C" write-address="0xFFC0012C" type="IO" target="EMU" />
	<register name="SIC_IWR2_IRQ_DMA15"      parent="SIC_IWR2" bit-position="0"  bit-size="1" description="DMA Channel 15 (PIXC Input 0)" />
	<register name="SIC_IWR2_IRQ_DMA16"      parent="SIC_IWR2" bit-position="1"  bit-size="1" description="DMA Channel 16 (PIXC Input 1)" />
	<register name="SIC_IWR2_IRQ_DMA17"      parent="SIC_IWR2" bit-position="2"  bit-size="1" description="DMA Channel 17 (PIXC Output)" />
	<register name="SIC_IWR2_IRQ_DMA22"      parent="SIC_IWR2" bit-position="3"  bit-size="1" description="DMA Channel 22 (SDH/NFC)" />
	<register name="SIC_IWR2_IRQ_CNT"        parent="SIC_IWR2" bit-position="4"  bit-size="1" description="Counter" />
	<register name="SIC_IWR2_IRQ_KEY"        parent="SIC_IWR2" bit-position="5"  bit-size="1" description="Keypad" />
	<register name="SIC_IWR2_IRQ_CAN1_RX"    parent="SIC_IWR2" bit-position="6"  bit-size="1" description="CAN1 Receive" />
	<register name="SIC_IWR2_IRQ_CAN1_TX"    parent="SIC_IWR2" bit-position="7"  bit-size="1" description="CAN1 Transmit" />
	<register name="SIC_IWR2_IRQ_SDH_MASK0"  parent="SIC_IWR2" bit-position="8"  bit-size="1" description="SDH Interrupt 0" />
	<register name="SIC_IWR2_IRQ_SDH_MASK1"  parent="SIC_IWR2" bit-position="9"  bit-size="1" description="SDH Interrupt 1" />
	<!-- bit 10 is unused -->
	<register name="SIC_IWR2_IRQ_USB_INT0"   parent="SIC_IWR2" bit-position="11" bit-size="1" description="USB0" />
	<register name="SIC_IWR2_IRQ_USB_INT1"   parent="SIC_IWR2" bit-position="12" bit-size="1" description="USB1" />
	<register name="SIC_IWR2_IRQ_USB_INT2"   parent="SIC_IWR2" bit-position="13" bit-size="1" description="USB2" />
	<register name="SIC_IWR2_IRQ_USB_DMAINT" parent="SIC_IWR2" bit-position="14" bit-size="1" description="USB DMA" />
	<register name="SIC_IWR2_IRQ_OTPSEC"     parent="SIC_IWR2" bit-position="15" bit-size="1" description="OTPSEC" />
	<!-- bits 16 - 21 are unused -->
	<register name="SIC_IWR2_IRQ_TIMER0"     parent="SIC_IWR2" bit-position="22" bit-size="1" description="Timer 0" />
	<register name="SIC_IWR2_IRQ_TIMER1"     parent="SIC_IWR2" bit-position="23" bit-size="1" description="Timer 1" />
	<register name="SIC_IWR2_IRQ_TIMER2"     parent="SIC_IWR2" bit-position="24" bit-size="1" description="Timer 2" />
	<register name="SIC_IWR2_IRQ_TIMER3"     parent="SIC_IWR2" bit-position="25" bit-size="1" description="Timer 3" />
	<register name="SIC_IWR2_IRQ_TIMER4"     parent="SIC_IWR2" bit-position="26" bit-size="1" description="Timer 4" />
	<register name="SIC_IWR2_IRQ_TIMER5"     parent="SIC_IWR2" bit-position="27" bit-size="1" description="Timer 5" />
	<register name="SIC_IWR2_IRQ_TIMER6"     parent="SIC_IWR2" bit-position="28" bit-size="1" description="Timer 6" />
	<register name="SIC_IWR2_IRQ_TIMER7"     parent="SIC_IWR2" bit-position="29" bit-size="1" description="Timer 7" />
	<register name="SIC_IWR2_IRQ_PINT2"      parent="SIC_IWR2" bit-position="30" bit-size="1" description="Pin Interrupt 2" />
	<register name="SIC_IWR2_IRQ_PINT3"      parent="SIC_IWR2" bit-position="31" bit-size="1" description="Pin Interrupt 3" />

<register name="SIC_IAR0" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 0" bit-size="32" read-address="0xFFC00130" write-address="0xFFC00130" type="IO" target="EMU" />
<register name="SIC_IAR1" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 1" bit-size="32" read-address="0xFFC00134" write-address="0xFFC00134" type="IO" target="EMU" />
<register name="SIC_IAR2" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 2" bit-size="32" read-address="0xFFC00138" write-address="0xFFC00138" type="IO" target="EMU" />
<register name="SIC_IAR3" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 3" bit-size="32" read-address="0xFFC0013C" write-address="0xFFC0013C" type="IO" target="EMU" />
<register name="SIC_IAR4" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 4" bit-size="32" read-address="0xFFC00140" write-address="0xFFC00140" type="IO" target="EMU" />
<register name="SIC_IAR5" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 5" bit-size="32" read-address="0xFFC00144" write-address="0xFFC00144" type="IO" target="EMU" />
<register name="SIC_IAR6" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 6" bit-size="32" read-address="0xFFC00148" write-address="0xFFC00148" type="IO" target="EMU" />
<register name="SIC_IAR7" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 7" bit-size="32" read-address="0xFFC0014C" write-address="0xFFC0014C" type="IO" target="EMU" />
<register name="SIC_IAR8" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 8" bit-size="32" read-address="0xFFC00150" write-address="0xFFC00150" type="IO" target="EMU" />
<register name="SIC_IAR9" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 9" bit-size="32" read-address="0xFFC00154" write-address="0xFFC00154" type="IO" target="EMU" />
<register name="SIC_IAR10" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 10" bit-size="32" read-address="0xFFC00158" write-address="0xFFC00158" type="IO" target="EMU" />
<register name="SIC_IAR11" group="SIC" mask="FFFFFFFF" description="System Interrupt Assignment Register 11" bit-size="32" read-address="0xFFC0015C" write-address="0xFFC0015C" type="IO" target="EMU" />


<!-- Proc HWR, chap  5, DMA Registers Definitions -->

<register name="DMAC0_TCPER" group="DMA" mask="FFFF" description="DMA Controller 0 Traffic Control Periods Register" bit-size="16" read-address="0xFFC00B0C" write-address="0xFFC00B0C" type="IO" target="EMU" def-comment="DMAC0 Registers" />
	<register name="DMAC0_DCB_TRAFFIC_PERIOD"      parent="DMAC0_TCPER" bit-position="0"  bit-size="4" description="DCB Traffic Control Period" />
	<register name="DMAC0_DEB_TRAFFIC_PERIOD"      parent="DMAC0_TCPER" bit-position="4"  bit-size="4" description="DEB Traffic Control Period" />
	<register name="DMAC0_DAB_TRAFFIC_PERIOD"      parent="DMAC0_TCPER" bit-position="8"  bit-size="3" description="DAB Traffic Control Period" />
	<register name="DMAC0_MDMA_ROUND_ROBIN_PERIOD" parent="DMAC0_TCPER" bit-position="11" bit-size="5" description="MDMA Round Robin Period" />

<register name="DMAC0_TCCNT" group="DMA" mask="FFFF" description="DMA Controller 0 Current Counts Register" bit-size="16" read-address="0xFFC00B10" write-address="0xFFC00B10" type="IO" target="EMU" />

	<register name="DMAC0_DCB_TRAFFIC_COUNT"      parent="DMAC0_TCCNT" bit-position="0"  bit-size="4" description="DCB Traffic Control Count" />
	<register name="DMAC0_DEB_TRAFFIC_COUNT"      parent="DMAC0_TCCNT" bit-position="4"  bit-size="4" description="DEB Traffic Control Count" />
	<register name="DMAC0_DAB_TRAFFIC_COUNT"      parent="DMAC0_TCCNT" bit-position="8"  bit-size="3" description="DAB Traffic Control Count" />
	<register name="DMAC0_MDMA_ROUND_ROBIN_COUNT" parent="DMAC0_TCCNT" bit-position="11" bit-size="5" description="MDMA Round Robin Count" />

<register name="DMAC1_TCPER" group="DMA" mask="FFFF" description="DMA Controller 1 Traffic Control Periods Register" bit-size="16" read-address="0xFFC01B0C" write-address="0xFFC01B0C" type="IO" target="EMU" def-comment="DMAC1 Registers" />
	<register name="DMAC1_DCB_TRAFFIC_PERIOD"      parent="DMAC1_TCPER" bit-position="0"  bit-size="4" description="DCB Traffic Control Period" />
	<register name="DMAC1_DEB_TRAFFIC_PERIOD"      parent="DMAC1_TCPER" bit-position="4"  bit-size="4" description="DEB Traffic Control Period" />
	<register name="DMAC1_DAB_TRAFFIC_PERIOD"      parent="DMAC1_TCPER" bit-position="8"  bit-size="3" description="DAB Traffic Control Period" />
	<register name="DMAC1_MDMA_ROUND_ROBIN_PERIOD" parent="DMAC1_TCPER" bit-position="11" bit-size="5" description="MDMA Round Robin Period" />

<register name="DMAC1_TCCNT" group="DMA" mask="FFFF" description="DMA Controller 1 Current Counts Register" bit-size="16" read-address="0xFFC01B10" write-address="0xFFC01B10" type="IO" target="EMU" />
	<register name="DMAC1_DCB_TRAFFIC_COUNT"      parent="DMAC1_TCCNT" bit-position="0"  bit-size="4" description="DCB Traffic Control Count" />
	<register name="DMAC1_DEB_TRAFFIC_COUNT"      parent="DMAC1_TCCNT" bit-position="4"  bit-size="4" description="DEB Traffic Control Count" />
	<register name="DMAC1_DAB_TRAFFIC_COUNT"      parent="DMAC1_TCCNT" bit-position="8"  bit-size="3" description="DAB Traffic Control Count" />
	<register name="DMAC1_MDMA_ROUND_ROBIN_COUNT" parent="DMAC1_TCCNT" bit-position="11" bit-size="5" description="MDMA Round Robin Count" />

<register name="DMAC1_PERIMUX" group="DMA" mask="FFFF" description="DMA Controller 1 Peripheral Multiplexer Register" bit-size="16" read-address="0xFFC04340" write-address="0xFFC04340" type="IO" target="EMU" def-comment="DMA Peripheral Mux Register" />
	<register name="DMAC1_PMUXSDH" parent="DMAC1_PERIMUX" bit-position="0"  bit-size="1" description="Peripheral Select for DMA22 channel" />

<register name="DMA0_NEXT_DESC_PTR"  group="DMA" read-address="0xFFC00C00" write-address="0xFFC00C00" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 0 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 0 Registers" />
<register name="DMA0_START_ADDR"     group="DMA" read-address="0xFFC00C04" write-address="0xFFC00C04" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 0 Start Address Register" cdef-type="ADDR" />
<register name="DMA0_CONFIG"         group="DMA" read-address="0xFFC00C08" write-address="0xFFC00C08" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 Configuration Register" />
<register name="DMA0_X_COUNT"        group="DMA" read-address="0xFFC00C10" write-address="0xFFC00C10" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 X Count Register" />
<register name="DMA0_X_MODIFY"       group="DMA" read-address="0xFFC00C14" write-address="0xFFC00C14" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 X Modify Register" cdef-type="SIGNED" />
<register name="DMA0_Y_COUNT"        group="DMA" read-address="0xFFC00C18" write-address="0xFFC00C18" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 Y Count Register" />
<register name="DMA0_Y_MODIFY"       group="DMA" read-address="0xFFC00C1C" write-address="0xFFC00C1C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA0_CURR_DESC_PTR"  group="DMA" read-address="0xFFC00C20" write-address="0xFFC00C20" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 0 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA0_CURR_ADDR"      group="DMA" read-address="0xFFC00C24" write-address="0xFFC00C24" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 0 Current Address Register" cdef-type="ADDR" />
<register name="DMA0_IRQ_STATUS"     group="DMA" read-address="0xFFC00C28" write-address="0xFFC00C28" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 Interrupt/Status Register" />
<register name="DMA0_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00C2C" write-address="0xFFC00C2C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 Peripheral Map Register" />
<register name="DMA0_CURR_X_COUNT"   group="DMA" read-address="0xFFC00C30" write-address="0xFFC00C30" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 Current X Count Register" />
<register name="DMA0_CURR_Y_COUNT"   group="DMA" read-address="0xFFC00C38" write-address="0xFFC00C38" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 0 Current Y Count Register" />

	<register name="DMA0_DMAEN"    parent="DMA0_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA0_WNR"      parent="DMA0_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA0_WDSIZE"   parent="DMA0_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA0_DMA2D"    parent="DMA0_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA0_SYNC"     parent="DMA0_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA0_DI_SEL"   parent="DMA0_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA0_DI_EN"    parent="DMA0_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA0_NDSIZE"   parent="DMA0_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA0_FLOW"     parent="DMA0_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA0_DMA_DONE" parent="DMA0_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA0_DMA_ERR"  parent="DMA0_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA0_DFETCH"   parent="DMA0_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA0_DMA_RUN"  parent="DMA0_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA0_CTYPE"    parent="DMA0_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA0_PMAP"     parent="DMA0_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA0_NEXT_DESC_PTR_Low"  parent="DMA0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA0_NEXT_DESC_PTR_High" parent="DMA0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA0_START_ADDR_Low"     parent="DMA0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA0_START_ADDR_High"    parent="DMA0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA0_CURR_DESC_PTR_Low"  parent="DMA0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA0_CURR_DESC_PTR_High" parent="DMA0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA0_CURR_ADDR_Low"      parent="DMA0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA0_CURR_ADDR_High"     parent="DMA0_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA1_NEXT_DESC_PTR"  group="DMA" read-address="0xFFC00C40" write-address="0xFFC00C40" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 1 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 1 Registers" />
<register name="DMA1_START_ADDR"     group="DMA" read-address="0xFFC00C44" write-address="0xFFC00C44" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 1 Start Address Register" cdef-type="ADDR" />
<register name="DMA1_CONFIG"         group="DMA" read-address="0xFFC00C48" write-address="0xFFC00C48" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 Configuration Register" />
<register name="DMA1_X_COUNT"        group="DMA" read-address="0xFFC00C50" write-address="0xFFC00C50" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 X Count Register" />
<register name="DMA1_X_MODIFY"       group="DMA" read-address="0xFFC00C54" write-address="0xFFC00C54" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 X Modify Register" cdef-type="SIGNED" />
<register name="DMA1_Y_COUNT"        group="DMA" read-address="0xFFC00C58" write-address="0xFFC00C58" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 Y Count Register" />
<register name="DMA1_Y_MODIFY"       group="DMA" read-address="0xFFC00C5C" write-address="0xFFC00C5C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA1_CURR_DESC_PTR"  group="DMA" read-address="0xFFC00C60" write-address="0xFFC00C60" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 1 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA1_CURR_ADDR"      group="DMA" read-address="0xFFC00C64" write-address="0xFFC00C64" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 1 Current Address Register" cdef-type="ADDR" />
<register name="DMA1_IRQ_STATUS"     group="DMA" read-address="0xFFC00C68" write-address="0xFFC00C68" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 Interrupt/Status Register" />
<register name="DMA1_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00C6C" write-address="0xFFC00C6C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 Peripheral Map Register" />
<register name="DMA1_CURR_X_COUNT"   group="DMA" read-address="0xFFC00C70" write-address="0xFFC00C70" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 Current X Count Register" />
<register name="DMA1_CURR_Y_COUNT"   group="DMA" read-address="0xFFC00C78" write-address="0xFFC00C78" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 1 Current Y Count Register" />

	<register name="DMA1_DMAEN"    parent="DMA1_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA1_WNR"      parent="DMA1_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA1_WDSIZE"   parent="DMA1_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA1_DMA2D"    parent="DMA1_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA1_SYNC"     parent="DMA1_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA1_DI_SEL"   parent="DMA1_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA1_DI_EN"    parent="DMA1_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA1_NDSIZE"   parent="DMA1_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA1_FLOW"     parent="DMA1_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA1_DMA_DONE" parent="DMA1_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA1_DMA_ERR"  parent="DMA1_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA1_DFETCH"   parent="DMA1_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA1_DMA_RUN"  parent="DMA1_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA1_CTYPE"    parent="DMA1_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA1_PMAP"     parent="DMA1_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA1_NEXT_DESC_PTR_Low"  parent="DMA1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_NEXT_DESC_PTR_High" parent="DMA1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_START_ADDR_Low"     parent="DMA1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_START_ADDR_High"    parent="DMA1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_CURR_DESC_PTR_Low"  parent="DMA1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_CURR_DESC_PTR_High" parent="DMA1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_CURR_ADDR_Low"      parent="DMA1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_CURR_ADDR_High"     parent="DMA1_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA2_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00C80" write-address="0xFFC00C80" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 2 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 2 Registers" />
<register name="DMA2_START_ADDR" group="DMA" read-address="0xFFC00C84" write-address="0xFFC00C84" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 2 Start Address Register" cdef-type="ADDR" />
<register name="DMA2_CONFIG" group="DMA" read-address="0xFFC00C88" write-address="0xFFC00C88" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 Configuration Register" />
<register name="DMA2_X_COUNT" group="DMA" read-address="0xFFC00C90" write-address="0xFFC00C90" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 X Count Register" />
<register name="DMA2_X_MODIFY" group="DMA" read-address="0xFFC00C94" write-address="0xFFC00C94" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 X Modify Register" cdef-type="SIGNED" />
<register name="DMA2_Y_COUNT" group="DMA" read-address="0xFFC00C98" write-address="0xFFC00C98" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 Y Count Register" />
<register name="DMA2_Y_MODIFY" group="DMA" read-address="0xFFC00C9C" write-address="0xFFC00C9C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA2_CURR_DESC_PTR" group="DMA" read-address="0xFFC00CA0" write-address="0xFFC00CA0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 2 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA2_CURR_ADDR" group="DMA" read-address="0xFFC00CA4" write-address="0xFFC00CA4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 2 Current Address Register" cdef-type="ADDR" />
<register name="DMA2_IRQ_STATUS" group="DMA" read-address="0xFFC00CA8" write-address="0xFFC00CA8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 Interrupt/Status Register" />
<register name="DMA2_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00CAC" write-address="0xFFC00CAC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 Peripheral Map Register" />
<register name="DMA2_CURR_X_COUNT" group="DMA" read-address="0xFFC00CB0" write-address="0xFFC00CB0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 Current X Count Register" />
<register name="DMA2_CURR_Y_COUNT" group="DMA" read-address="0xFFC00CB8" write-address="0xFFC00CB8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 2 Current Y Count Register" />

	<register name="DMA2_DMAEN"    parent="DMA2_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA2_WNR"      parent="DMA2_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA2_WDSIZE"   parent="DMA2_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA2_DMA2D"    parent="DMA2_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA2_SYNC"     parent="DMA2_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA2_DI_SEL"   parent="DMA2_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA2_DI_EN"    parent="DMA2_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA2_NDSIZE"   parent="DMA2_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA2_FLOW"     parent="DMA2_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA2_DMA_DONE" parent="DMA2_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA2_DMA_ERR"  parent="DMA2_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA2_DFETCH"   parent="DMA2_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA2_DMA_RUN"  parent="DMA2_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA2_CTYPE"    parent="DMA2_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA2_PMAP"     parent="DMA2_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA2_NEXT_DESC_PTR_Low"  parent="DMA2_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_NEXT_DESC_PTR_High" parent="DMA2_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_START_ADDR_Low"     parent="DMA2_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_START_ADDR_High"    parent="DMA2_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_CURR_DESC_PTR_Low"  parent="DMA2_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_CURR_DESC_PTR_High" parent="DMA2_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_CURR_ADDR_Low"      parent="DMA2_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_CURR_ADDR_High"     parent="DMA2_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA3_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00CC0" write-address="0xFFC00CC0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 3 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 3 Registers" />
<register name="DMA3_START_ADDR" group="DMA" read-address="0xFFC00CC4" write-address="0xFFC00CC4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 3 Start Address Register" cdef-type="ADDR" />
<register name="DMA3_CONFIG" group="DMA" read-address="0xFFC00CC8" write-address="0xFFC00CC8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 Configuration Register" />
<register name="DMA3_X_COUNT" group="DMA" read-address="0xFFC00CD0" write-address="0xFFC00CD0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 X Count Register" />
<register name="DMA3_X_MODIFY" group="DMA" read-address="0xFFC00CD4" write-address="0xFFC00CD4" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 X Modify Register" cdef-type="SIGNED" />
<register name="DMA3_Y_COUNT" group="DMA" read-address="0xFFC00CD8" write-address="0xFFC00CD8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 Y Count Register" />
<register name="DMA3_Y_MODIFY" group="DMA" read-address="0xFFC00CDC" write-address="0xFFC00CDC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA3_CURR_DESC_PTR" group="DMA" read-address="0xFFC00CE0" write-address="0xFFC00CE0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 3 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA3_CURR_ADDR" group="DMA" read-address="0xFFC00CE4" write-address="0xFFC00CE4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 3 Current Address Register" cdef-type="ADDR" />
<register name="DMA3_IRQ_STATUS" group="DMA" read-address="0xFFC00CE8" write-address="0xFFC00CE8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 Interrupt/Status Register" />
<register name="DMA3_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00CEC" write-address="0xFFC00CEC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 Peripheral Map Register" />
<register name="DMA3_CURR_X_COUNT" group="DMA" read-address="0xFFC00CF0" write-address="0xFFC00CF0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 Current X Count Register" />
<register name="DMA3_CURR_Y_COUNT" group="DMA" read-address="0xFFC00CF8" write-address="0xFFC00CF8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 3 Current Y Count Register" />

	<register name="DMA3_DMAEN"    parent="DMA3_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA3_WNR"      parent="DMA3_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA3_WDSIZE"   parent="DMA3_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA3_DMA2D"    parent="DMA3_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA3_SYNC"     parent="DMA3_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA3_DI_SEL"   parent="DMA3_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA3_DI_EN"    parent="DMA3_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA3_NDSIZE"   parent="DMA3_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA3_FLOW"     parent="DMA3_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA3_DMA_DONE" parent="DMA3_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA3_DMA_ERR"  parent="DMA3_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA3_DFETCH"   parent="DMA3_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA3_DMA_RUN"  parent="DMA3_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA3_CTYPE"    parent="DMA3_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA3_PMAP"     parent="DMA3_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA3_NEXT_DESC_PTR_Low"  parent="DMA3_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA3_NEXT_DESC_PTR_High" parent="DMA3_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA3_START_ADDR_Low"     parent="DMA3_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA3_START_ADDR_High"    parent="DMA3_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA3_CURR_DESC_PTR_Low"  parent="DMA3_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA3_CURR_DESC_PTR_High" parent="DMA3_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA3_CURR_ADDR_Low"      parent="DMA3_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA3_CURR_ADDR_High"     parent="DMA3_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA4_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00D00" write-address="0xFFC00D00" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 4 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 4 Registers" />
<register name="DMA4_START_ADDR" group="DMA" read-address="0xFFC00D04" write-address="0xFFC00D04" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 4 Start Address Register" cdef-type="ADDR" />
<register name="DMA4_CONFIG" group="DMA" read-address="0xFFC00D08" write-address="0xFFC00D08" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 Configuration Register" />
<register name="DMA4_X_COUNT" group="DMA" read-address="0xFFC00D10" write-address="0xFFC00D10" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 X Count Register" />
<register name="DMA4_X_MODIFY" group="DMA" read-address="0xFFC00D14" write-address="0xFFC00D14" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 X Modify Register" cdef-type="SIGNED" />
<register name="DMA4_Y_COUNT" group="DMA" read-address="0xFFC00D18" write-address="0xFFC00D18" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 Y Count Register" />
<register name="DMA4_Y_MODIFY" group="DMA" read-address="0xFFC00D1C" write-address="0xFFC00D1C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA4_CURR_DESC_PTR" group="DMA" read-address="0xFFC00D20" write-address="0xFFC00D20" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 4 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA4_CURR_ADDR" group="DMA" read-address="0xFFC00D24" write-address="0xFFC00D24" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 4 Current Address Register" cdef-type="ADDR" />
<register name="DMA4_IRQ_STATUS" group="DMA" read-address="0xFFC00D28" write-address="0xFFC00D28" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 Interrupt/Status Register" />
<register name="DMA4_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00D2C" write-address="0xFFC00D2C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 Peripheral Map Register" />
<register name="DMA4_CURR_X_COUNT" group="DMA" read-address="0xFFC00D30" write-address="0xFFC00D30" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 Current X Count Register" />
<register name="DMA4_CURR_Y_COUNT" group="DMA" read-address="0xFFC00D38" write-address="0xFFC00D38" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 4 Current Y Count Register" />

	<register name="DMA4_DMAEN"    parent="DMA4_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA4_WNR"      parent="DMA4_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA4_WDSIZE"   parent="DMA4_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA4_DMA2D"    parent="DMA4_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA4_SYNC"     parent="DMA4_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA4_DI_SEL"   parent="DMA4_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA4_DI_EN"    parent="DMA4_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA4_NDSIZE"   parent="DMA4_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA4_FLOW"     parent="DMA4_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA4_DMA_DONE" parent="DMA4_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA4_DMA_ERR"  parent="DMA4_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA4_DFETCH"   parent="DMA4_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA4_DMA_RUN"  parent="DMA4_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA4_CTYPE"    parent="DMA4_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA4_PMAP"     parent="DMA4_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA4_NEXT_DESC_PTR_Low"  parent="DMA4_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA4_NEXT_DESC_PTR_High" parent="DMA4_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA4_START_ADDR_Low"     parent="DMA4_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA4_START_ADDR_High"    parent="DMA4_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA4_CURR_DESC_PTR_Low"  parent="DMA4_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA4_CURR_DESC_PTR_High" parent="DMA4_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA4_CURR_ADDR_Low"      parent="DMA4_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA4_CURR_ADDR_High"     parent="DMA4_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA5_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00D40" write-address="0xFFC00D40" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 5 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 5 Registers" />
<register name="DMA5_START_ADDR" group="DMA" read-address="0xFFC00D44" write-address="0xFFC00D44" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 5 Start Address Register" cdef-type="ADDR" />
<register name="DMA5_CONFIG" group="DMA" read-address="0xFFC00D48" write-address="0xFFC00D48" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 Configuration Register" />
<register name="DMA5_X_COUNT" group="DMA" read-address="0xFFC00D50" write-address="0xFFC00D50" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 X Count Register" />
<register name="DMA5_X_MODIFY" group="DMA" read-address="0xFFC00D54" write-address="0xFFC00D54" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 X Modify Register" cdef-type="SIGNED" />
<register name="DMA5_Y_COUNT" group="DMA" read-address="0xFFC00D58" write-address="0xFFC00D58" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 Y Count Register" />
<register name="DMA5_Y_MODIFY" group="DMA" read-address="0xFFC00D5C" write-address="0xFFC00D5C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA5_CURR_DESC_PTR" group="DMA" read-address="0xFFC00D60" write-address="0xFFC00D60" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 5 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA5_CURR_ADDR" group="DMA" read-address="0xFFC00D64" write-address="0xFFC00D64" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 5 Current Address Register" cdef-type="ADDR" />
<register name="DMA5_IRQ_STATUS" group="DMA" read-address="0xFFC00D68" write-address="0xFFC00D68" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 Interrupt/Status Register" />
<register name="DMA5_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00D6C" write-address="0xFFC00D6C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 Peripheral Map Register" />
<register name="DMA5_CURR_X_COUNT" group="DMA" read-address="0xFFC00D70" write-address="0xFFC00D70" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 Current X Count Register" />
<register name="DMA5_CURR_Y_COUNT" group="DMA" read-address="0xFFC00D78" write-address="0xFFC00D78" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 5 Current Y Count Register" />

	<register name="DMA5_DMAEN"    parent="DMA5_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA5_WNR"      parent="DMA5_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA5_WDSIZE"   parent="DMA5_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA5_DMA2D"    parent="DMA5_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA5_SYNC"     parent="DMA5_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA5_DI_SEL"   parent="DMA5_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA5_DI_EN"    parent="DMA5_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA5_NDSIZE"   parent="DMA5_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA5_FLOW"     parent="DMA5_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA5_DMA_DONE" parent="DMA5_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA5_DMA_ERR"  parent="DMA5_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA5_DFETCH"   parent="DMA5_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA5_DMA_RUN"  parent="DMA5_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA5_CTYPE"    parent="DMA5_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA5_PMAP"     parent="DMA5_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA5_NEXT_DESC_PTR_Low"  parent="DMA5_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA5_NEXT_DESC_PTR_High" parent="DMA5_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA5_START_ADDR_Low"     parent="DMA5_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA5_START_ADDR_High"    parent="DMA5_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA5_CURR_DESC_PTR_Low"  parent="DMA5_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA5_CURR_DESC_PTR_High" parent="DMA5_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA5_CURR_ADDR_Low"      parent="DMA5_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA5_CURR_ADDR_High"     parent="DMA5_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA6_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00D80" write-address="0xFFC00D80" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 6 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 6 Registers" />
<register name="DMA6_START_ADDR" group="DMA" read-address="0xFFC00D84" write-address="0xFFC00D84" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 6 Start Address Register" cdef-type="ADDR" />
<register name="DMA6_CONFIG" group="DMA" read-address="0xFFC00D88" write-address="0xFFC00D88" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 Configuration Register" />
<register name="DMA6_X_COUNT" group="DMA" read-address="0xFFC00D90" write-address="0xFFC00D90" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 X Count Register" />
<register name="DMA6_X_MODIFY" group="DMA" read-address="0xFFC00D94" write-address="0xFFC00D94" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 X Modify Register" cdef-type="SIGNED" />
<register name="DMA6_Y_COUNT" group="DMA" read-address="0xFFC00D98" write-address="0xFFC00D98" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 Y Count Register" />
<register name="DMA6_Y_MODIFY" group="DMA" read-address="0xFFC00D9C" write-address="0xFFC00D9C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA6_CURR_DESC_PTR" group="DMA" read-address="0xFFC00DA0" write-address="0xFFC00DA0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 6 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA6_CURR_ADDR" group="DMA" read-address="0xFFC00DA4" write-address="0xFFC00DA4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 6 Current Address Register" cdef-type="ADDR" />
<register name="DMA6_IRQ_STATUS" group="DMA" read-address="0xFFC00DA8" write-address="0xFFC00DA8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 Interrupt/Status Register" />
<register name="DMA6_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00DAC" write-address="0xFFC00DAC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 Peripheral Map Register" />
<register name="DMA6_CURR_X_COUNT" group="DMA" read-address="0xFFC00DB0" write-address="0xFFC00DB0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 Current X Count Register" />
<register name="DMA6_CURR_Y_COUNT" group="DMA" read-address="0xFFC00DB8" write-address="0xFFC00DB8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 6 Current Y Count Register" />

	<register name="DMA6_DMAEN"    parent="DMA6_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA6_WNR"      parent="DMA6_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA6_WDSIZE"   parent="DMA6_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA6_DMA2D"    parent="DMA6_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA6_SYNC"     parent="DMA6_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA6_DI_SEL"   parent="DMA6_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA6_DI_EN"    parent="DMA6_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA6_NDSIZE"   parent="DMA6_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA6_FLOW"     parent="DMA6_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA6_DMA_DONE" parent="DMA6_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA6_DMA_ERR"  parent="DMA6_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA6_DFETCH"   parent="DMA6_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA6_DMA_RUN"  parent="DMA6_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA6_CTYPE"    parent="DMA6_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA6_PMAP"     parent="DMA6_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA6_NEXT_DESC_PTR_Low"  parent="DMA6_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA6_NEXT_DESC_PTR_High" parent="DMA6_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA6_START_ADDR_Low"     parent="DMA6_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA6_START_ADDR_High"    parent="DMA6_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA6_CURR_DESC_PTR_Low"  parent="DMA6_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA6_CURR_DESC_PTR_High" parent="DMA6_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA6_CURR_ADDR_Low"      parent="DMA6_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA6_CURR_ADDR_High"     parent="DMA6_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA7_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00DC0" write-address="0xFFC00DC0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 7 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 7 Registers" />
<register name="DMA7_START_ADDR" group="DMA" read-address="0xFFC00DC4" write-address="0xFFC00DC4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 7 Start Address Register" cdef-type="ADDR" />
<register name="DMA7_CONFIG" group="DMA" read-address="0xFFC00DC8" write-address="0xFFC00DC8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 Configuration Register" />
<register name="DMA7_X_COUNT" group="DMA" read-address="0xFFC00DD0" write-address="0xFFC00DD0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 X Count Register" />
<register name="DMA7_X_MODIFY" group="DMA" read-address="0xFFC00DD4" write-address="0xFFC00DD4" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 X Modify Register" cdef-type="SIGNED" />
<register name="DMA7_Y_COUNT" group="DMA" read-address="0xFFC00DD8" write-address="0xFFC00DD8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 Y Count Register" />
<register name="DMA7_Y_MODIFY" group="DMA" read-address="0xFFC00DDC" write-address="0xFFC00DDC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA7_CURR_DESC_PTR" group="DMA" read-address="0xFFC00DE0" write-address="0xFFC00DE0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 7 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA7_CURR_ADDR" group="DMA" read-address="0xFFC00DE4" write-address="0xFFC00DE4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 7 Current Address Register" cdef-type="ADDR" />
<register name="DMA7_IRQ_STATUS" group="DMA" read-address="0xFFC00DE8" write-address="0xFFC00DE8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 Interrupt/Status Register" />
<register name="DMA7_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00DEC" write-address="0xFFC00DEC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 Peripheral Map Register" />
<register name="DMA7_CURR_X_COUNT" group="DMA" read-address="0xFFC00DF0" write-address="0xFFC00DF0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 Current X Count Register" />
<register name="DMA7_CURR_Y_COUNT" group="DMA" read-address="0xFFC00DF8" write-address="0xFFC00DF8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 7 Current Y Count Register" />

	<register name="DMA7_DMAEN"    parent="DMA7_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA7_WNR"      parent="DMA7_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA7_WDSIZE"   parent="DMA7_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA7_DMA2D"    parent="DMA7_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA7_SYNC"     parent="DMA7_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA7_DI_SEL"   parent="DMA7_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA7_DI_EN"    parent="DMA7_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA7_NDSIZE"   parent="DMA7_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA7_FLOW"     parent="DMA7_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA7_DMA_DONE" parent="DMA7_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA7_DMA_ERR"  parent="DMA7_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA7_DFETCH"   parent="DMA7_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA7_DMA_RUN"  parent="DMA7_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA7_CTYPE"    parent="DMA7_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA7_PMAP"     parent="DMA7_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA7_NEXT_DESC_PTR_Low"  parent="DMA7_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA7_NEXT_DESC_PTR_High" parent="DMA7_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA7_START_ADDR_Low"     parent="DMA7_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA7_START_ADDR_High"    parent="DMA7_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA7_CURR_DESC_PTR_Low"  parent="DMA7_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA7_CURR_DESC_PTR_High" parent="DMA7_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA7_CURR_ADDR_Low"      parent="DMA7_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA7_CURR_ADDR_High"     parent="DMA7_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA8_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00E00" write-address="0xFFC00E00" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 8 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 8 Registers" />
<register name="DMA8_START_ADDR" group="DMA" read-address="0xFFC00E04" write-address="0xFFC00E04" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 8 Start Address Register" cdef-type="ADDR" />
<register name="DMA8_CONFIG" group="DMA" read-address="0xFFC00E08" write-address="0xFFC00E08" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 Configuration Register" />
<register name="DMA8_X_COUNT" group="DMA" read-address="0xFFC00E10" write-address="0xFFC00E10" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 X Count Register" />
<register name="DMA8_X_MODIFY" group="DMA" read-address="0xFFC00E14" write-address="0xFFC00E14" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 X Modify Register" cdef-type="SIGNED" />
<register name="DMA8_Y_COUNT" group="DMA" read-address="0xFFC00E18" write-address="0xFFC00E18" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 Y Count Register" />
<register name="DMA8_Y_MODIFY" group="DMA" read-address="0xFFC00E1C" write-address="0xFFC00E1C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA8_CURR_DESC_PTR" group="DMA" read-address="0xFFC00E20" write-address="0xFFC00E20" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 8 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA8_CURR_ADDR" group="DMA" read-address="0xFFC00E24" write-address="0xFFC00E24" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 8 Current Address Register" cdef-type="ADDR" />
<register name="DMA8_IRQ_STATUS" group="DMA" read-address="0xFFC00E28" write-address="0xFFC00E28" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 Interrupt/Status Register" />
<register name="DMA8_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00E2C" write-address="0xFFC00E2C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 Peripheral Map Register" />
<register name="DMA8_CURR_X_COUNT" group="DMA" read-address="0xFFC00E30" write-address="0xFFC00E30" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 Current X Count Register" />
<register name="DMA8_CURR_Y_COUNT" group="DMA" read-address="0xFFC00E38" write-address="0xFFC00E38" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 8 Current Y Count Register" />

	<register name="DMA8_DMAEN"    parent="DMA8_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA8_WNR"      parent="DMA8_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA8_WDSIZE"   parent="DMA8_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA8_DMA2D"    parent="DMA8_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA8_SYNC"     parent="DMA8_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA8_DI_SEL"   parent="DMA8_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA8_DI_EN"    parent="DMA8_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA8_NDSIZE"   parent="DMA8_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA8_FLOW"     parent="DMA8_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA8_DMA_DONE" parent="DMA8_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA8_DMA_ERR"  parent="DMA8_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA8_DFETCH"   parent="DMA8_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA8_DMA_RUN"  parent="DMA8_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA8_CTYPE"    parent="DMA8_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA8_PMAP"     parent="DMA8_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA8_NEXT_DESC_PTR_Low"  parent="DMA8_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA8_NEXT_DESC_PTR_High" parent="DMA8_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA8_START_ADDR_Low"     parent="DMA8_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA8_START_ADDR_High"    parent="DMA8_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA8_CURR_DESC_PTR_Low"  parent="DMA8_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA8_CURR_DESC_PTR_High" parent="DMA8_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA8_CURR_ADDR_Low"      parent="DMA8_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA8_CURR_ADDR_High"     parent="DMA8_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA9_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00E40" write-address="0xFFC00E40" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 9 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 9 Registers" />
<register name="DMA9_START_ADDR" group="DMA" read-address="0xFFC00E44" write-address="0xFFC00E44" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 9 Start Address Register" cdef-type="ADDR" />
<register name="DMA9_CONFIG" group="DMA" read-address="0xFFC00E48" write-address="0xFFC00E48" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 Configuration Register" />
<register name="DMA9_X_COUNT" group="DMA" read-address="0xFFC00E50" write-address="0xFFC00E50" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 X Count Register" />
<register name="DMA9_X_MODIFY" group="DMA" read-address="0xFFC00E54" write-address="0xFFC00E54" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 X Modify Register" cdef-type="SIGNED" />
<register name="DMA9_Y_COUNT" group="DMA" read-address="0xFFC00E58" write-address="0xFFC00E58" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 Y Count Register" />
<register name="DMA9_Y_MODIFY" group="DMA" read-address="0xFFC00E5C" write-address="0xFFC00E5C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA9_CURR_DESC_PTR" group="DMA" read-address="0xFFC00E60" write-address="0xFFC00E60" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 9 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA9_CURR_ADDR" group="DMA" read-address="0xFFC00E64" write-address="0xFFC00E64" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 9 Current Address Register" cdef-type="ADDR" />
<register name="DMA9_IRQ_STATUS" group="DMA" read-address="0xFFC00E68" write-address="0xFFC00E68" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 Interrupt/Status Register" />
<register name="DMA9_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00E6C" write-address="0xFFC00E6C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 Peripheral Map Register" />
<register name="DMA9_CURR_X_COUNT" group="DMA" read-address="0xFFC00E70" write-address="0xFFC00E70" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 Current X Count Register" />
<register name="DMA9_CURR_Y_COUNT" group="DMA" read-address="0xFFC00E78" write-address="0xFFC00E78" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 9 Current Y Count Register" />

	<register name="DMA9_DMAEN"    parent="DMA9_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA9_WNR"      parent="DMA9_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA9_WDSIZE"   parent="DMA9_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA9_DMA2D"    parent="DMA9_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA9_SYNC"     parent="DMA9_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA9_DI_SEL"   parent="DMA9_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA9_DI_EN"    parent="DMA9_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA9_NDSIZE"   parent="DMA9_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA9_FLOW"     parent="DMA9_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA9_DMA_DONE" parent="DMA9_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA9_DMA_ERR"  parent="DMA9_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA9_DFETCH"   parent="DMA9_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA9_DMA_RUN"  parent="DMA9_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA9_CTYPE"    parent="DMA9_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA9_PMAP"     parent="DMA9_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA9_NEXT_DESC_PTR_Low"  parent="DMA9_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA9_NEXT_DESC_PTR_High" parent="DMA9_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA9_START_ADDR_Low"     parent="DMA9_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA9_START_ADDR_High"    parent="DMA9_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA9_CURR_DESC_PTR_Low"  parent="DMA9_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA9_CURR_DESC_PTR_High" parent="DMA9_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA9_CURR_ADDR_Low"      parent="DMA9_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA9_CURR_ADDR_High"     parent="DMA9_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA10_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00E80" write-address="0xFFC00E80" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 10 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 10 Registers" />
<register name="DMA10_START_ADDR" group="DMA" read-address="0xFFC00E84" write-address="0xFFC00E84" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 10 Start Address Register" cdef-type="ADDR" />
<register name="DMA10_CONFIG" group="DMA" read-address="0xFFC00E88" write-address="0xFFC00E88" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 Configuration Register" />
<register name="DMA10_X_COUNT" group="DMA" read-address="0xFFC00E90" write-address="0xFFC00E90" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 X Count Register" />
<register name="DMA10_X_MODIFY" group="DMA" read-address="0xFFC00E94" write-address="0xFFC00E94" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 X Modify Register" cdef-type="SIGNED" />
<register name="DMA10_Y_COUNT" group="DMA" read-address="0xFFC00E98" write-address="0xFFC00E98" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 Y Count Register" />
<register name="DMA10_Y_MODIFY" group="DMA" read-address="0xFFC00E9C" write-address="0xFFC00E9C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA10_CURR_DESC_PTR" group="DMA" read-address="0xFFC00EA0" write-address="0xFFC00EA0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 10 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA10_CURR_ADDR" group="DMA" read-address="0xFFC00EA4" write-address="0xFFC00EA4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 10 Current Address Register" cdef-type="ADDR" />
<register name="DMA10_IRQ_STATUS" group="DMA" read-address="0xFFC00EA8" write-address="0xFFC00EA8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 Interrupt/Status Register" />
<register name="DMA10_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00EAC" write-address="0xFFC00EAC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 Peripheral Map Register" />
<register name="DMA10_CURR_X_COUNT" group="DMA" read-address="0xFFC00EB0" write-address="0xFFC00EB0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 Current X Count Register" />
<register name="DMA10_CURR_Y_COUNT" group="DMA" read-address="0xFFC00EB8" write-address="0xFFC00EB8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 10 Current Y Count Register" />

	<register name="DMA10_DMAEN"    parent="DMA10_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA10_WNR"      parent="DMA10_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA10_WDSIZE"   parent="DMA10_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA10_DMA2D"    parent="DMA10_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA10_SYNC"     parent="DMA10_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA10_DI_SEL"   parent="DMA10_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA10_DI_EN"    parent="DMA10_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA10_NDSIZE"   parent="DMA10_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA10_FLOW"     parent="DMA10_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA10_DMA_DONE" parent="DMA10_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA10_DMA_ERR"  parent="DMA10_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA10_DFETCH"   parent="DMA10_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA10_DMA_RUN"  parent="DMA10_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA10_CTYPE"    parent="DMA10_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA10_PMAP"     parent="DMA10_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA10_NEXT_DESC_PTR_Low"  parent="DMA10_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA10_NEXT_DESC_PTR_High" parent="DMA10_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA10_START_ADDR_Low"     parent="DMA10_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA10_START_ADDR_High"    parent="DMA10_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA10_CURR_DESC_PTR_Low"  parent="DMA10_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA10_CURR_DESC_PTR_High" parent="DMA10_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA10_CURR_ADDR_Low"      parent="DMA10_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA10_CURR_ADDR_High"     parent="DMA10_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA11_NEXT_DESC_PTR" group="DMA" read-address="0xFFC00EC0" write-address="0xFFC00EC0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 11 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 11 Registers" />
<register name="DMA11_START_ADDR" group="DMA" read-address="0xFFC00EC4" write-address="0xFFC00EC4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 11 Start Address Register" cdef-type="ADDR" />
<register name="DMA11_CONFIG" group="DMA" read-address="0xFFC00EC8" write-address="0xFFC00EC8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 Configuration Register" />
<register name="DMA11_X_COUNT" group="DMA" read-address="0xFFC00ED0" write-address="0xFFC00ED0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 X Count Register" />
<register name="DMA11_X_MODIFY" group="DMA" read-address="0xFFC00ED4" write-address="0xFFC00ED4" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 X Modify Register" cdef-type="SIGNED" />
<register name="DMA11_Y_COUNT" group="DMA" read-address="0xFFC00ED8" write-address="0xFFC00ED8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 Y Count Register" />
<register name="DMA11_Y_MODIFY" group="DMA" read-address="0xFFC00EDC" write-address="0xFFC00EDC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA11_CURR_DESC_PTR" group="DMA" read-address="0xFFC00EE0" write-address="0xFFC00EE0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 11 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA11_CURR_ADDR" group="DMA" read-address="0xFFC00EE4" write-address="0xFFC00EE4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 11 Current Address Register" cdef-type="ADDR" />
<register name="DMA11_IRQ_STATUS" group="DMA" read-address="0xFFC00EE8" write-address="0xFFC00EE8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 Interrupt/Status Register" />
<register name="DMA11_PERIPHERAL_MAP" group="DMA" read-address="0xFFC00EEC" write-address="0xFFC00EEC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 Peripheral Map Register" />
<register name="DMA11_CURR_X_COUNT" group="DMA" read-address="0xFFC00EF0" write-address="0xFFC00EF0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 Current X Count Register" />
<register name="DMA11_CURR_Y_COUNT" group="DMA" read-address="0xFFC00EF8" write-address="0xFFC00EF8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 11 Current Y Count Register" />

	<register name="DMA11_DMAEN"    parent="DMA11_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA11_WNR"      parent="DMA11_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA11_WDSIZE"   parent="DMA11_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA11_DMA2D"    parent="DMA11_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA11_SYNC"     parent="DMA11_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA11_DI_SEL"   parent="DMA11_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA11_DI_EN"    parent="DMA11_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA11_NDSIZE"   parent="DMA11_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA11_FLOW"     parent="DMA11_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA11_DMA_DONE" parent="DMA11_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA11_DMA_ERR"  parent="DMA11_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA11_DFETCH"   parent="DMA11_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA11_DMA_RUN"  parent="DMA11_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA11_CTYPE"    parent="DMA11_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA11_PMAP"     parent="DMA11_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA11_NEXT_DESC_PTR_Low"  parent="DMA11_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA11_NEXT_DESC_PTR_High" parent="DMA11_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA11_START_ADDR_Low"     parent="DMA11_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA11_START_ADDR_High"    parent="DMA11_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA11_CURR_DESC_PTR_Low"  parent="DMA11_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA11_CURR_DESC_PTR_High" parent="DMA11_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA11_CURR_ADDR_Low"      parent="DMA11_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA11_CURR_ADDR_High"     parent="DMA11_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA12_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01C00" write-address="0xFFC01C00" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 12 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 12 Registers" />
<register name="DMA12_START_ADDR" group="DMA" read-address="0xFFC01C04" write-address="0xFFC01C04" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 12 Start Address Register" cdef-type="ADDR" />
<register name="DMA12_CONFIG" group="DMA" read-address="0xFFC01C08" write-address="0xFFC01C08" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 Configuration Register" />
<register name="DMA12_X_COUNT" group="DMA" read-address="0xFFC01C10" write-address="0xFFC01C10" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 X Count Register" />
<register name="DMA12_X_MODIFY" group="DMA" read-address="0xFFC01C14" write-address="0xFFC01C14" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 X Modify Register" cdef-type="SIGNED" />
<register name="DMA12_Y_COUNT" group="DMA" read-address="0xFFC01C18" write-address="0xFFC01C18" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 Y Count Register" />
<register name="DMA12_Y_MODIFY" group="DMA" read-address="0xFFC01C1C" write-address="0xFFC01C1C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA12_CURR_DESC_PTR" group="DMA" read-address="0xFFC01C20" write-address="0xFFC01C20" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 12 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA12_CURR_ADDR" group="DMA" read-address="0xFFC01C24" write-address="0xFFC01C24" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 12 Current Address Register" cdef-type="ADDR" />
<register name="DMA12_IRQ_STATUS" group="DMA" read-address="0xFFC01C28" write-address="0xFFC01C28" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 Interrupt/Status Register" />
<register name="DMA12_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01C2C" write-address="0xFFC01C2C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 Peripheral Map Register" />
<register name="DMA12_CURR_X_COUNT" group="DMA" read-address="0xFFC01C30" write-address="0xFFC01C30" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 Current X Count Register" />
<register name="DMA12_CURR_Y_COUNT" group="DMA" read-address="0xFFC01C38" write-address="0xFFC01C38" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 12 Current Y Count Register" />

	<register name="DMA12_DMAEN"    parent="DMA12_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA12_WNR"      parent="DMA12_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA12_WDSIZE"   parent="DMA12_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA12_DMA2D"    parent="DMA12_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA12_SYNC"     parent="DMA12_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA12_DI_SEL"   parent="DMA12_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA12_DI_EN"    parent="DMA12_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA12_NDSIZE"   parent="DMA12_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA12_FLOW"     parent="DMA12_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA12_DMA_DONE" parent="DMA12_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA12_DMA_ERR"  parent="DMA12_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA12_DFETCH"   parent="DMA12_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA12_DMA_RUN"  parent="DMA12_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA12_CTYPE"    parent="DMA12_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA12_PMAP"     parent="DMA12_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA12_NEXT_DESC_PTR_Low"  parent="DMA12_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA12_NEXT_DESC_PTR_High" parent="DMA12_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA12_START_ADDR_Low"     parent="DMA12_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA12_START_ADDR_High"    parent="DMA12_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA12_CURR_DESC_PTR_Low"  parent="DMA12_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA12_CURR_DESC_PTR_High" parent="DMA12_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA12_CURR_ADDR_Low"      parent="DMA12_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA12_CURR_ADDR_High"     parent="DMA12_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA13_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01C40" write-address="0xFFC01C40" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 13 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 13 Registers" />
<register name="DMA13_START_ADDR" group="DMA" read-address="0xFFC01C44" write-address="0xFFC01C44" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 13 Start Address Register" cdef-type="ADDR" />
<register name="DMA13_CONFIG" group="DMA" read-address="0xFFC01C48" write-address="0xFFC01C48" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 Configuration Register" />
<register name="DMA13_X_COUNT" group="DMA" read-address="0xFFC01C50" write-address="0xFFC01C50" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 X Count Register" />
<register name="DMA13_X_MODIFY" group="DMA" read-address="0xFFC01C54" write-address="0xFFC01C54" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 X Modify Register" cdef-type="SIGNED" />
<register name="DMA13_Y_COUNT" group="DMA" read-address="0xFFC01C58" write-address="0xFFC01C58" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 Y Count Register" />
<register name="DMA13_Y_MODIFY" group="DMA" read-address="0xFFC01C5C" write-address="0xFFC01C5C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA13_CURR_DESC_PTR" group="DMA" read-address="0xFFC01C60" write-address="0xFFC01C60" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 13 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA13_CURR_ADDR" group="DMA" read-address="0xFFC01C64" write-address="0xFFC01C64" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 13 Current Address Register" cdef-type="ADDR" />
<register name="DMA13_IRQ_STATUS" group="DMA" read-address="0xFFC01C68" write-address="0xFFC01C68" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 Interrupt/Status Register" />
<register name="DMA13_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01C6C" write-address="0xFFC01C6C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 Peripheral Map Register" />
<register name="DMA13_CURR_X_COUNT" group="DMA" read-address="0xFFC01C70" write-address="0xFFC01C70" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 Current X Count Register" />
<register name="DMA13_CURR_Y_COUNT" group="DMA" read-address="0xFFC01C78" write-address="0xFFC01C78" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 13 Current Y Count Register" />

	<register name="DMA13_DMAEN"    parent="DMA13_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA13_WNR"      parent="DMA13_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA13_WDSIZE"   parent="DMA13_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA13_DMA2D"    parent="DMA13_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA13_SYNC"     parent="DMA13_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA13_DI_SEL"   parent="DMA13_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA13_DI_EN"    parent="DMA13_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA13_NDSIZE"   parent="DMA13_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA13_FLOW"     parent="DMA13_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA13_DMA_DONE" parent="DMA13_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA13_DMA_ERR"  parent="DMA13_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA13_DFETCH"   parent="DMA13_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA13_DMA_RUN"  parent="DMA13_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA13_CTYPE"    parent="DMA13_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA13_PMAP"     parent="DMA13_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA13_NEXT_DESC_PTR_Low"  parent="DMA13_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA13_NEXT_DESC_PTR_High" parent="DMA13_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA13_START_ADDR_Low"     parent="DMA13_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA13_START_ADDR_High"    parent="DMA13_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA13_CURR_DESC_PTR_Low"  parent="DMA13_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA13_CURR_DESC_PTR_High" parent="DMA13_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA13_CURR_ADDR_Low"      parent="DMA13_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA13_CURR_ADDR_High"     parent="DMA13_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA14_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01C80" write-address="0xFFC01C80" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 14 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 14 Registers" />
<register name="DMA14_START_ADDR" group="DMA" read-address="0xFFC01C84" write-address="0xFFC01C84" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 14 Start Address Register" cdef-type="ADDR" />
<register name="DMA14_CONFIG" group="DMA" read-address="0xFFC01C88" write-address="0xFFC01C88" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 Configuration Register" />
<register name="DMA14_X_COUNT" group="DMA" read-address="0xFFC01C90" write-address="0xFFC01C90" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 X Count Register" />
<register name="DMA14_X_MODIFY" group="DMA" read-address="0xFFC01C94" write-address="0xFFC01C94" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 X Modify Register" cdef-type="SIGNED" />
<register name="DMA14_Y_COUNT" group="DMA" read-address="0xFFC01C98" write-address="0xFFC01C98" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 Y Count Register" />
<register name="DMA14_Y_MODIFY" group="DMA" read-address="0xFFC01C9C" write-address="0xFFC01C9C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA14_CURR_DESC_PTR" group="DMA" read-address="0xFFC01CA0" write-address="0xFFC01CA0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 14 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA14_CURR_ADDR" group="DMA" read-address="0xFFC01CA4" write-address="0xFFC01CA4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 14 Current Address Register" cdef-type="ADDR" />
<register name="DMA14_IRQ_STATUS" group="DMA" read-address="0xFFC01CA8" write-address="0xFFC01CA8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 Interrupt/Status Register" />
<register name="DMA14_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01CAC" write-address="0xFFC01CAC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 Peripheral Map Register" />
<register name="DMA14_CURR_X_COUNT" group="DMA" read-address="0xFFC01CB0" write-address="0xFFC01CB0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 Current X Count Register" />
<register name="DMA14_CURR_Y_COUNT" group="DMA" read-address="0xFFC01CB8" write-address="0xFFC01CB8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 14 Current Y Count Register" />

	<register name="DMA14_DMAEN"    parent="DMA14_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA14_WNR"      parent="DMA14_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA14_WDSIZE"   parent="DMA14_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA14_DMA2D"    parent="DMA14_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA14_SYNC"     parent="DMA14_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA14_DI_SEL"   parent="DMA14_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA14_DI_EN"    parent="DMA14_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA14_NDSIZE"   parent="DMA14_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA14_FLOW"     parent="DMA14_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA14_DMA_DONE" parent="DMA14_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA14_DMA_ERR"  parent="DMA14_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA14_DFETCH"   parent="DMA14_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA14_DMA_RUN"  parent="DMA14_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA14_CTYPE"    parent="DMA14_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA14_PMAP"     parent="DMA14_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA14_NEXT_DESC_PTR_Low"  parent="DMA14_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA14_NEXT_DESC_PTR_High" parent="DMA14_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA14_START_ADDR_Low"     parent="DMA14_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA14_START_ADDR_High"    parent="DMA14_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA14_CURR_DESC_PTR_Low"  parent="DMA14_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA14_CURR_DESC_PTR_High" parent="DMA14_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA14_CURR_ADDR_Low"      parent="DMA14_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA14_CURR_ADDR_High"     parent="DMA14_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA15_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01CC0" write-address="0xFFC01CC0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 15 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 15 Registers" />
<register name="DMA15_START_ADDR" group="DMA" read-address="0xFFC01CC4" write-address="0xFFC01CC4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 15 Start Address Register" cdef-type="ADDR" />
<register name="DMA15_CONFIG" group="DMA" read-address="0xFFC01CC8" write-address="0xFFC01CC8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 Configuration Register" />
<register name="DMA15_X_COUNT" group="DMA" read-address="0xFFC01CD0" write-address="0xFFC01CD0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 X Count Register" />
<register name="DMA15_X_MODIFY" group="DMA" read-address="0xFFC01CD4" write-address="0xFFC01CD4" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 X Modify Register" cdef-type="SIGNED" />
<register name="DMA15_Y_COUNT" group="DMA" read-address="0xFFC01CD8" write-address="0xFFC01CD8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 Y Count Register" />
<register name="DMA15_Y_MODIFY" group="DMA" read-address="0xFFC01CDC" write-address="0xFFC01CDC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA15_CURR_DESC_PTR" group="DMA" read-address="0xFFC01CE0" write-address="0xFFC01CE0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 15 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA15_CURR_ADDR" group="DMA" read-address="0xFFC01CE4" write-address="0xFFC01CE4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 15 Current Address Register" cdef-type="ADDR" />
<register name="DMA15_IRQ_STATUS" group="DMA" read-address="0xFFC01CE8" write-address="0xFFC01CE8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 Interrupt/Status Register" />
<register name="DMA15_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01CEC" write-address="0xFFC01CEC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 Peripheral Map Register" />
<register name="DMA15_CURR_X_COUNT" group="DMA" read-address="0xFFC01CF0" write-address="0xFFC01CF0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 Current X Count Register" />
<register name="DMA15_CURR_Y_COUNT" group="DMA" read-address="0xFFC01CF8" write-address="0xFFC01CF8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 15 Current Y Count Register" />

	<register name="DMA15_DMAEN"    parent="DMA15_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA15_WNR"      parent="DMA15_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA15_WDSIZE"   parent="DMA15_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA15_DMA2D"    parent="DMA15_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA15_SYNC"     parent="DMA15_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA15_DI_SEL"   parent="DMA15_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA15_DI_EN"    parent="DMA15_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA15_NDSIZE"   parent="DMA15_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA15_FLOW"     parent="DMA15_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA15_DMA_DONE" parent="DMA15_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA15_DMA_ERR"  parent="DMA15_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA15_DFETCH"   parent="DMA15_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA15_DMA_RUN"  parent="DMA15_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA15_CTYPE"    parent="DMA15_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA15_PMAP"     parent="DMA15_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA15_NEXT_DESC_PTR_Low"  parent="DMA15_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA15_NEXT_DESC_PTR_High" parent="DMA15_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA15_START_ADDR_Low"     parent="DMA15_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA15_START_ADDR_High"    parent="DMA15_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA15_CURR_DESC_PTR_Low"  parent="DMA15_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA15_CURR_DESC_PTR_High" parent="DMA15_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA15_CURR_ADDR_Low"      parent="DMA15_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA15_CURR_ADDR_High"     parent="DMA15_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA16_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01D00" write-address="0xFFC01D00" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 16 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 16 Registers" />
<register name="DMA16_START_ADDR" group="DMA" read-address="0xFFC01D04" write-address="0xFFC01D04" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 16 Start Address Register" cdef-type="ADDR" />
<register name="DMA16_CONFIG" group="DMA" read-address="0xFFC01D08" write-address="0xFFC01D08" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 Configuration Register" />
<register name="DMA16_X_COUNT" group="DMA" read-address="0xFFC01D10" write-address="0xFFC01D10" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 X Count Register" />
<register name="DMA16_X_MODIFY" group="DMA" read-address="0xFFC01D14" write-address="0xFFC01D14" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 X Modify Register" cdef-type="SIGNED" />
<register name="DMA16_Y_COUNT" group="DMA" read-address="0xFFC01D18" write-address="0xFFC01D18" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 Y Count Register" />
<register name="DMA16_Y_MODIFY" group="DMA" read-address="0xFFC01D1C" write-address="0xFFC01D1C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA16_CURR_DESC_PTR" group="DMA" read-address="0xFFC01D20" write-address="0xFFC01D20" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 16 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA16_CURR_ADDR" group="DMA" read-address="0xFFC01D24" write-address="0xFFC01D24" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 16 Current Address Register" cdef-type="ADDR" />
<register name="DMA16_IRQ_STATUS" group="DMA" read-address="0xFFC01D28" write-address="0xFFC01D28" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 Interrupt/Status Register" />
<register name="DMA16_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01D2C" write-address="0xFFC01D2C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 Peripheral Map Register" />
<register name="DMA16_CURR_X_COUNT" group="DMA" read-address="0xFFC01D30" write-address="0xFFC01D30" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 Current X Count Register" />
<register name="DMA16_CURR_Y_COUNT" group="DMA" read-address="0xFFC01D38" write-address="0xFFC01D38" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 16 Current Y Count Register" />

	<register name="DMA16_DMAEN"    parent="DMA16_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA16_WNR"      parent="DMA16_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA16_WDSIZE"   parent="DMA16_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA16_DMA2D"    parent="DMA16_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA16_SYNC"     parent="DMA16_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA16_DI_SEL"   parent="DMA16_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA16_DI_EN"    parent="DMA16_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA16_NDSIZE"   parent="DMA16_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA16_FLOW"     parent="DMA16_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA16_DMA_DONE" parent="DMA16_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA16_DMA_ERR"  parent="DMA16_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA16_DFETCH"   parent="DMA16_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA16_DMA_RUN"  parent="DMA16_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA16_CTYPE"    parent="DMA16_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA16_PMAP"     parent="DMA16_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA16_NEXT_DESC_PTR_Low"  parent="DMA16_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA16_NEXT_DESC_PTR_High" parent="DMA16_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA16_START_ADDR_Low"     parent="DMA16_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA16_START_ADDR_High"    parent="DMA16_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA16_CURR_DESC_PTR_Low"  parent="DMA16_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA16_CURR_DESC_PTR_High" parent="DMA16_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA16_CURR_ADDR_Low"      parent="DMA16_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA16_CURR_ADDR_High"     parent="DMA16_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA17_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01D40" write-address="0xFFC01D40" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 17 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 17 Registers" />
<register name="DMA17_START_ADDR" group="DMA" read-address="0xFFC01D44" write-address="0xFFC01D44" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 17 Start Address Register" cdef-type="ADDR" />
<register name="DMA17_CONFIG" group="DMA" read-address="0xFFC01D48" write-address="0xFFC01D48" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 Configuration Register" />
<register name="DMA17_X_COUNT" group="DMA" read-address="0xFFC01D50" write-address="0xFFC01D50" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 X Count Register" />
<register name="DMA17_X_MODIFY" group="DMA" read-address="0xFFC01D54" write-address="0xFFC01D54" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 X Modify Register" cdef-type="SIGNED" />
<register name="DMA17_Y_COUNT" group="DMA" read-address="0xFFC01D58" write-address="0xFFC01D58" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 Y Count Register" />
<register name="DMA17_Y_MODIFY" group="DMA" read-address="0xFFC01D5C" write-address="0xFFC01D5C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA17_CURR_DESC_PTR" group="DMA" read-address="0xFFC01D60" write-address="0xFFC01D60" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 17 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA17_CURR_ADDR" group="DMA" read-address="0xFFC01D64" write-address="0xFFC01D64" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 17 Current Address Register" cdef-type="ADDR" />
<register name="DMA17_IRQ_STATUS" group="DMA" read-address="0xFFC01D68" write-address="0xFFC01D68" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 Interrupt/Status Register" />
<register name="DMA17_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01D6C" write-address="0xFFC01D6C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 Peripheral Map Register" />
<register name="DMA17_CURR_X_COUNT" group="DMA" read-address="0xFFC01D70" write-address="0xFFC01D70" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 Current X Count Register" />
<register name="DMA17_CURR_Y_COUNT" group="DMA" read-address="0xFFC01D78" write-address="0xFFC01D78" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 17 Current Y Count Register" />

	<register name="DMA17_DMAEN"    parent="DMA17_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA17_WNR"      parent="DMA17_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA17_WDSIZE"   parent="DMA17_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA17_DMA2D"    parent="DMA17_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA17_SYNC"     parent="DMA17_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA17_DI_SEL"   parent="DMA17_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA17_DI_EN"    parent="DMA17_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA17_NDSIZE"   parent="DMA17_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA17_FLOW"     parent="DMA17_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA17_DMA_DONE" parent="DMA17_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA17_DMA_ERR"  parent="DMA17_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA17_DFETCH"   parent="DMA17_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA17_DMA_RUN"  parent="DMA17_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA17_CTYPE"    parent="DMA17_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA17_PMAP"     parent="DMA17_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA17_NEXT_DESC_PTR_Low"  parent="DMA17_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA17_NEXT_DESC_PTR_High" parent="DMA17_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA17_START_ADDR_Low"     parent="DMA17_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA17_START_ADDR_High"    parent="DMA17_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA17_CURR_DESC_PTR_Low"  parent="DMA17_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA17_CURR_DESC_PTR_High" parent="DMA17_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA17_CURR_ADDR_Low"      parent="DMA17_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA17_CURR_ADDR_High"     parent="DMA17_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA18_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01D80" write-address="0xFFC01D80" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 18 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 18 Registers" />
<register name="DMA18_START_ADDR" group="DMA" read-address="0xFFC01D84" write-address="0xFFC01D84" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 18 Start Address Register" cdef-type="ADDR" />
<register name="DMA18_CONFIG" group="DMA" read-address="0xFFC01D88" write-address="0xFFC01D88" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 Configuration Register" />
<register name="DMA18_X_COUNT" group="DMA" read-address="0xFFC01D90" write-address="0xFFC01D90" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 X Count Register" />
<register name="DMA18_X_MODIFY" group="DMA" read-address="0xFFC01D94" write-address="0xFFC01D94" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 X Modify Register" cdef-type="SIGNED" />
<register name="DMA18_Y_COUNT" group="DMA" read-address="0xFFC01D98" write-address="0xFFC01D98" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 Y Count Register" />
<register name="DMA18_Y_MODIFY" group="DMA" read-address="0xFFC01D9C" write-address="0xFFC01D9C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA18_CURR_DESC_PTR" group="DMA" read-address="0xFFC01DA0" write-address="0xFFC01DA0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 18 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA18_CURR_ADDR" group="DMA" read-address="0xFFC01DA4" write-address="0xFFC01DA4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 18 Current Address Register" cdef-type="ADDR" />
<register name="DMA18_IRQ_STATUS" group="DMA" read-address="0xFFC01DA8" write-address="0xFFC01DA8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 Interrupt/Status Register" />
<register name="DMA18_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01DAC" write-address="0xFFC01DAC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 Peripheral Map Register" />
<register name="DMA18_CURR_X_COUNT" group="DMA" read-address="0xFFC01DB0" write-address="0xFFC01DB0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 Current X Count Register" />
<register name="DMA18_CURR_Y_COUNT" group="DMA" read-address="0xFFC01DB8" write-address="0xFFC01DB8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 18 Current Y Count Register" />

	<register name="DMA18_DMAEN"    parent="DMA18_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA18_WNR"      parent="DMA18_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA18_WDSIZE"   parent="DMA18_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA18_DMA2D"    parent="DMA18_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA18_SYNC"     parent="DMA18_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA18_DI_SEL"   parent="DMA18_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA18_DI_EN"    parent="DMA18_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA18_NDSIZE"   parent="DMA18_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA18_FLOW"     parent="DMA18_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA18_DMA_DONE" parent="DMA18_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA18_DMA_ERR"  parent="DMA18_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA18_DFETCH"   parent="DMA18_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA18_DMA_RUN"  parent="DMA18_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA18_CTYPE"    parent="DMA18_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA18_PMAP"     parent="DMA18_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA18_NEXT_DESC_PTR_Low"  parent="DMA18_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA18_NEXT_DESC_PTR_High" parent="DMA18_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA18_START_ADDR_Low"     parent="DMA18_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA18_START_ADDR_High"    parent="DMA18_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA18_CURR_DESC_PTR_Low"  parent="DMA18_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA18_CURR_DESC_PTR_High" parent="DMA18_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA18_CURR_ADDR_Low"      parent="DMA18_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA18_CURR_ADDR_High"     parent="DMA18_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA19_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01DC0" write-address="0xFFC01DC0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 19 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 19 Registers" />
<register name="DMA19_START_ADDR" group="DMA" read-address="0xFFC01DC4" write-address="0xFFC01DC4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 19 Start Address Register" cdef-type="ADDR" />
<register name="DMA19_CONFIG" group="DMA" read-address="0xFFC01DC8" write-address="0xFFC01DC8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 Configuration Register" />
<register name="DMA19_X_COUNT" group="DMA" read-address="0xFFC01DD0" write-address="0xFFC01DD0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 X Count Register" />
<register name="DMA19_X_MODIFY" group="DMA" read-address="0xFFC01DD4" write-address="0xFFC01DD4" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 X Modify Register" cdef-type="SIGNED" />
<register name="DMA19_Y_COUNT" group="DMA" read-address="0xFFC01DD8" write-address="0xFFC01DD8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 Y Count Register" />
<register name="DMA19_Y_MODIFY" group="DMA" read-address="0xFFC01DDC" write-address="0xFFC01DDC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA19_CURR_DESC_PTR" group="DMA" read-address="0xFFC01DE0" write-address="0xFFC01DE0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 19 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA19_CURR_ADDR" group="DMA" read-address="0xFFC01DE4" write-address="0xFFC01DE4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 19 Current Address Register" cdef-type="ADDR" />
<register name="DMA19_IRQ_STATUS" group="DMA" read-address="0xFFC01DE8" write-address="0xFFC01DE8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 Interrupt/Status Register" />
<register name="DMA19_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01DEC" write-address="0xFFC01DEC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 Peripheral Map Register" />
<register name="DMA19_CURR_X_COUNT" group="DMA" read-address="0xFFC01DF0" write-address="0xFFC01DF0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 Current X Count Register" />
<register name="DMA19_CURR_Y_COUNT" group="DMA" read-address="0xFFC01DF8" write-address="0xFFC01DF8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 19 Current Y Count Register" />

	<register name="DMA19_DMAEN"    parent="DMA19_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA19_WNR"      parent="DMA19_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA19_WDSIZE"   parent="DMA19_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA19_DMA2D"    parent="DMA19_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA19_SYNC"     parent="DMA19_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA19_DI_SEL"   parent="DMA19_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA19_DI_EN"    parent="DMA19_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA19_NDSIZE"   parent="DMA19_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA19_FLOW"     parent="DMA19_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA19_DMA_DONE" parent="DMA19_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA19_DMA_ERR"  parent="DMA19_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA19_DFETCH"   parent="DMA19_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA19_DMA_RUN"  parent="DMA19_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA19_CTYPE"    parent="DMA19_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA19_PMAP"     parent="DMA19_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA19_NEXT_DESC_PTR_Low"  parent="DMA19_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA19_NEXT_DESC_PTR_High" parent="DMA19_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA19_START_ADDR_Low"     parent="DMA19_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA19_START_ADDR_High"    parent="DMA19_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA19_CURR_DESC_PTR_Low"  parent="DMA19_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA19_CURR_DESC_PTR_High" parent="DMA19_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA19_CURR_ADDR_Low"      parent="DMA19_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA19_CURR_ADDR_High"     parent="DMA19_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA20_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01E00" write-address="0xFFC01E00" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 20 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 20 Registers" />
<register name="DMA20_START_ADDR" group="DMA" read-address="0xFFC01E04" write-address="0xFFC01E04" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 20 Start Address Register" cdef-type="ADDR" />
<register name="DMA20_CONFIG" group="DMA" read-address="0xFFC01E08" write-address="0xFFC01E08" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 Configuration Register" />
<register name="DMA20_X_COUNT" group="DMA" read-address="0xFFC01E10" write-address="0xFFC01E10" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 X Count Register" />
<register name="DMA20_X_MODIFY" group="DMA" read-address="0xFFC01E14" write-address="0xFFC01E14" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 X Modify Register" cdef-type="SIGNED" />
<register name="DMA20_Y_COUNT" group="DMA" read-address="0xFFC01E18" write-address="0xFFC01E18" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 Y Count Register" />
<register name="DMA20_Y_MODIFY" group="DMA" read-address="0xFFC01E1C" write-address="0xFFC01E1C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA20_CURR_DESC_PTR" group="DMA" read-address="0xFFC01E20" write-address="0xFFC01E20" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 20 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA20_CURR_ADDR" group="DMA" read-address="0xFFC01E24" write-address="0xFFC01E24" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 20 Current Address Register" cdef-type="ADDR" />
<register name="DMA20_IRQ_STATUS" group="DMA" read-address="0xFFC01E28" write-address="0xFFC01E28" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 Interrupt/Status Register" />
<register name="DMA20_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01E2C" write-address="0xFFC01E2C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 Peripheral Map Register" />
<register name="DMA20_CURR_X_COUNT" group="DMA" read-address="0xFFC01E30" write-address="0xFFC01E30" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 Current X Count Register" />
<register name="DMA20_CURR_Y_COUNT" group="DMA" read-address="0xFFC01E38" write-address="0xFFC01E38" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 20 Current Y Count Register" />

	<register name="DMA20_DMAEN"    parent="DMA20_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA20_WNR"      parent="DMA20_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA20_WDSIZE"   parent="DMA20_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA20_DMA2D"    parent="DMA20_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA20_SYNC"     parent="DMA20_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA20_DI_SEL"   parent="DMA20_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA20_DI_EN"    parent="DMA20_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA20_NDSIZE"   parent="DMA20_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA20_FLOW"     parent="DMA20_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA20_DMA_DONE" parent="DMA20_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA20_DMA_ERR"  parent="DMA20_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA20_DFETCH"   parent="DMA20_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA20_DMA_RUN"  parent="DMA20_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA20_CTYPE"    parent="DMA20_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA20_PMAP"     parent="DMA20_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA20_NEXT_DESC_PTR_Low"  parent="DMA20_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA20_NEXT_DESC_PTR_High" parent="DMA20_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA20_START_ADDR_Low"     parent="DMA20_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA20_START_ADDR_High"    parent="DMA20_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA20_CURR_DESC_PTR_Low"  parent="DMA20_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA20_CURR_DESC_PTR_High" parent="DMA20_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA20_CURR_ADDR_Low"      parent="DMA20_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA20_CURR_ADDR_High"     parent="DMA20_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA21_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01E40" write-address="0xFFC01E40" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 21 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 21 Registers" />
<register name="DMA21_START_ADDR" group="DMA" read-address="0xFFC01E44" write-address="0xFFC01E44" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 21 Start Address Register" cdef-type="ADDR" />
<register name="DMA21_CONFIG" group="DMA" read-address="0xFFC01E48" write-address="0xFFC01E48" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 Configuration Register" />
<register name="DMA21_X_COUNT" group="DMA" read-address="0xFFC01E50" write-address="0xFFC01E50" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 X Count Register" />
<register name="DMA21_X_MODIFY" group="DMA" read-address="0xFFC01E54" write-address="0xFFC01E54" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 X Modify Register" cdef-type="SIGNED" />
<register name="DMA21_Y_COUNT" group="DMA" read-address="0xFFC01E58" write-address="0xFFC01E58" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 Y Count Register" />
<register name="DMA21_Y_MODIFY" group="DMA" read-address="0xFFC01E5C" write-address="0xFFC01E5C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA21_CURR_DESC_PTR" group="DMA" read-address="0xFFC01E60" write-address="0xFFC01E60" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 21 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA21_CURR_ADDR" group="DMA" read-address="0xFFC01E64" write-address="0xFFC01E64" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 21 Current Address Register" cdef-type="ADDR" />
<register name="DMA21_IRQ_STATUS" group="DMA" read-address="0xFFC01E68" write-address="0xFFC01E68" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 Interrupt/Status Register" />
<register name="DMA21_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01E6C" write-address="0xFFC01E6C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 Peripheral Map Register" />
<register name="DMA21_CURR_X_COUNT" group="DMA" read-address="0xFFC01E70" write-address="0xFFC01E70" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 Current X Count Register" />
<register name="DMA21_CURR_Y_COUNT" group="DMA" read-address="0xFFC01E78" write-address="0xFFC01E78" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 21 Current Y Count Register" />

	<register name="DMA21_DMAEN"    parent="DMA21_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA21_WNR"      parent="DMA21_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA21_WDSIZE"   parent="DMA21_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA21_DMA2D"    parent="DMA21_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA21_SYNC"     parent="DMA21_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA21_DI_SEL"   parent="DMA21_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA21_DI_EN"    parent="DMA21_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA21_NDSIZE"   parent="DMA21_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA21_FLOW"     parent="DMA21_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA21_DMA_DONE" parent="DMA21_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA21_DMA_ERR"  parent="DMA21_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA21_DFETCH"   parent="DMA21_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA21_DMA_RUN"  parent="DMA21_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA21_CTYPE"    parent="DMA21_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA21_PMAP"     parent="DMA21_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA21_NEXT_DESC_PTR_Low"  parent="DMA21_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA21_NEXT_DESC_PTR_High" parent="DMA21_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA21_START_ADDR_Low"     parent="DMA21_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA21_START_ADDR_High"    parent="DMA21_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA21_CURR_DESC_PTR_Low"  parent="DMA21_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA21_CURR_DESC_PTR_High" parent="DMA21_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA21_CURR_ADDR_Low"      parent="DMA21_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA21_CURR_ADDR_High"     parent="DMA21_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA22_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01E80" write-address="0xFFC01E80" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 22 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 22 Registers" />
<register name="DMA22_START_ADDR" group="DMA" read-address="0xFFC01E84" write-address="0xFFC01E84" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 22 Start Address Register" cdef-type="ADDR" />
<register name="DMA22_CONFIG" group="DMA" read-address="0xFFC01E88" write-address="0xFFC01E88" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 Configuration Register" />
<register name="DMA22_X_COUNT" group="DMA" read-address="0xFFC01E90" write-address="0xFFC01E90" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 X Count Register" />
<register name="DMA22_X_MODIFY" group="DMA" read-address="0xFFC01E94" write-address="0xFFC01E94" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 X Modify Register" cdef-type="SIGNED" />
<register name="DMA22_Y_COUNT" group="DMA" read-address="0xFFC01E98" write-address="0xFFC01E98" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 Y Count Register" />
<register name="DMA22_Y_MODIFY" group="DMA" read-address="0xFFC01E9C" write-address="0xFFC01E9C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA22_CURR_DESC_PTR" group="DMA" read-address="0xFFC01EA0" write-address="0xFFC01EA0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 22 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA22_CURR_ADDR" group="DMA" read-address="0xFFC01EA4" write-address="0xFFC01EA4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 22 Current Address Register" cdef-type="ADDR" />
<register name="DMA22_IRQ_STATUS" group="DMA" read-address="0xFFC01EA8" write-address="0xFFC01EA8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 Interrupt/Status Register" />
<register name="DMA22_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01EAC" write-address="0xFFC01EAC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 Peripheral Map Register" />
<register name="DMA22_CURR_X_COUNT" group="DMA" read-address="0xFFC01EB0" write-address="0xFFC01EB0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 Current X Count Register" />
<register name="DMA22_CURR_Y_COUNT" group="DMA" read-address="0xFFC01EB8" write-address="0xFFC01EB8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 22 Current Y Count Register" />

	<register name="DMA22_DMAEN"    parent="DMA22_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA22_WNR"      parent="DMA22_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA22_WDSIZE"   parent="DMA22_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA22_DMA2D"    parent="DMA22_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA22_SYNC"     parent="DMA22_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA22_DI_SEL"   parent="DMA22_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA22_DI_EN"    parent="DMA22_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA22_NDSIZE"   parent="DMA22_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA22_FLOW"     parent="DMA22_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA22_DMA_DONE" parent="DMA22_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA22_DMA_ERR"  parent="DMA22_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA22_DFETCH"   parent="DMA22_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA22_DMA_RUN"  parent="DMA22_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA22_CTYPE"    parent="DMA22_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA22_PMAP"     parent="DMA22_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA22_NEXT_DESC_PTR_Low"  parent="DMA22_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA22_NEXT_DESC_PTR_High" parent="DMA22_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA22_START_ADDR_Low"     parent="DMA22_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA22_START_ADDR_High"    parent="DMA22_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA22_CURR_DESC_PTR_Low"  parent="DMA22_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA22_CURR_DESC_PTR_High" parent="DMA22_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA22_CURR_ADDR_Low"      parent="DMA22_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA22_CURR_ADDR_High"     parent="DMA22_CURR_ADDR"      bit-position="16" bit-size="16" />

<register name="DMA23_NEXT_DESC_PTR" group="DMA" read-address="0xFFC01EC0" write-address="0xFFC01EC0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 23 Next Descriptor Pointer Register" cdef-type="ADDR" def-comment="DMA Channel 23 Registers" />
<register name="DMA23_START_ADDR" group="DMA" read-address="0xFFC01EC4" write-address="0xFFC01EC4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 23 Start Address Register" cdef-type="ADDR" />
<register name="DMA23_CONFIG" group="DMA" read-address="0xFFC01EC8" write-address="0xFFC01EC8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 Configuration Register" />
<register name="DMA23_X_COUNT" group="DMA" read-address="0xFFC01ED0" write-address="0xFFC01ED0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 X Count Register" />
<register name="DMA23_X_MODIFY" group="DMA" read-address="0xFFC01ED4" write-address="0xFFC01ED4" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 X Modify Register" cdef-type="SIGNED" />
<register name="DMA23_Y_COUNT" group="DMA" read-address="0xFFC01ED8" write-address="0xFFC01ED8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 Y Count Register" />
<register name="DMA23_Y_MODIFY" group="DMA" read-address="0xFFC01EDC" write-address="0xFFC01EDC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 Y Modify Register" cdef-type="SIGNED" />
<register name="DMA23_CURR_DESC_PTR" group="DMA" read-address="0xFFC01EE0" write-address="0xFFC01EE0" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 23 Current Descriptor Pointer Register" cdef-type="ADDR" />
<register name="DMA23_CURR_ADDR" group="DMA" read-address="0xFFC01EE4" write-address="0xFFC01EE4" type="IO" target="EMU" bit-size="32" mask="FFFFFFFF" description="DMA Channel 23 Current Address Register" cdef-type="ADDR" />
<register name="DMA23_IRQ_STATUS" group="DMA" read-address="0xFFC01EE8" write-address="0xFFC01EE8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 Interrupt/Status Register" />
<register name="DMA23_PERIPHERAL_MAP" group="DMA" read-address="0xFFC01EEC" write-address="0xFFC01EEC" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 Peripheral Map Register" />
<register name="DMA23_CURR_X_COUNT" group="DMA" read-address="0xFFC01EF0" write-address="0xFFC01EF0" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 Current X Count Register" />
<register name="DMA23_CURR_Y_COUNT" group="DMA" read-address="0xFFC01EF8" write-address="0xFFC01EF8" type="IO" target="EMU" bit-size="16" mask="FFFF" description="DMA Channel 23 Current Y Count Register" />

	<register name="DMA23_DMAEN"    parent="DMA23_CONFIG"         bit-position="0"  bit-size="1" />
	<register name="DMA23_WNR"      parent="DMA23_CONFIG"         bit-position="1"  bit-size="1" />
	<register name="DMA23_WDSIZE"   parent="DMA23_CONFIG"         bit-position="2"  bit-size="2" />
	<register name="DMA23_DMA2D"    parent="DMA23_CONFIG"         bit-position="4"  bit-size="1" />
	<register name="DMA23_SYNC"     parent="DMA23_CONFIG"         bit-position="5"  bit-size="1" />
	<register name="DMA23_DI_SEL"   parent="DMA23_CONFIG"         bit-position="6"  bit-size="1" />
	<register name="DMA23_DI_EN"    parent="DMA23_CONFIG"         bit-position="7"  bit-size="1" />
	<register name="DMA23_NDSIZE"   parent="DMA23_CONFIG"         bit-position="8"  bit-size="4" />
	<register name="DMA23_FLOW"     parent="DMA23_CONFIG"         bit-position="12" bit-size="4" />
	<register name="DMA23_DMA_DONE" parent="DMA23_IRQ_STATUS"     bit-position="0"  bit-size="1" />
	<register name="DMA23_DMA_ERR"  parent="DMA23_IRQ_STATUS"     bit-position="1"  bit-size="1" />
	<register name="DMA23_DFETCH"   parent="DMA23_IRQ_STATUS"     bit-position="2"  bit-size="1" />
	<register name="DMA23_DMA_RUN"  parent="DMA23_IRQ_STATUS"     bit-position="3"  bit-size="1" />
	<register name="DMA23_CTYPE"    parent="DMA23_PERIPHERAL_MAP" bit-position="6"  bit-size="1" />
	<register name="DMA23_PMAP"     parent="DMA23_PERIPHERAL_MAP" bit-position="12" bit-size="4" />

	<register name="DMA23_NEXT_DESC_PTR_Low"  parent="DMA23_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA23_NEXT_DESC_PTR_High" parent="DMA23_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA23_START_ADDR_Low"     parent="DMA23_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA23_START_ADDR_High"    parent="DMA23_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA23_CURR_DESC_PTR_Low"  parent="DMA23_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA23_CURR_DESC_PTR_High" parent="DMA23_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA23_CURR_ADDR_Low"      parent="DMA23_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA23_CURR_ADDR_High"     parent="DMA23_CURR_ADDR"      bit-position="16" bit-size="16" />

	<!--********************-->
	<!-- MDMA Destination 0 -->
	<!--********************-->
<register name="MDMA_D0_NEXT_DESC_PTR"   group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 0 Destination Next Descriptor Pointer Register" bit-size="32" read-address="0xFFC00F00" write-address="0xFFC00F00" type="IO" target="EMU" cdef-type="ADDR" def-comment="MDMA Stream 0 Registers" />
<register name="MDMA_D0_START_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 0 Destination Start Address Register" bit-size="32" read-address="0xFFC00F04" write-address="0xFFC00F04" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D0_CONFIG"          group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination Configuration Register" bit-size="16" read-address="0xFFC00F08" write-address="0xFFC00F08" type="IO" target="EMU" />
<register name="MDMA_D0_X_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination X Count Register" bit-size="16" read-address="0xFFC00F10" write-address="0xFFC00F10" type="IO" target="EMU" />
<register name="MDMA_D0_X_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination X Modify Register" bit-size="16" read-address="0xFFC00F14" write-address="0xFFC00F14" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_D0_Y_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination Y Count Register" bit-size="16" read-address="0xFFC00F18" write-address="0xFFC00F18" type="IO" target="EMU" />
<register name="MDMA_D0_Y_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination Y Modify Register" bit-size="16" read-address="0xFFC00F1C" write-address="0xFFC00F1C" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_D0_CURR_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 0 Destination Current Descriptor Pointer Register" bit-size="32" read-address="0xFFC00F20" write-address="0xFFC00F20" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D0_CURR_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 0 Destination Current Address Register" bit-size="32" read-address="0xFFC00F24" write-address="0xFFC00F24" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D0_IRQ_STATUS"     group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination Interrupt/Status Register" bit-size="16" read-address="0xFFC00F28" write-address="0xFFC00F28" type="IO" target="EMU" />
<register name="MDMA_D0_PERIPHERAL_MAP" group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination Peripheral Map Register" bit-size="16" read-address="0xFFC00F2C" write-address="0xFFC00F2C" type="IO" target="EMU" />
<register name="MDMA_D0_CURR_X_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination Current X Count Register" bit-size="16" read-address="0xFFC00F30" write-address="0xFFC00F30" type="IO" target="EMU" />
<register name="MDMA_D0_CURR_Y_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Destination Current Y Count Register" bit-size="16" read-address="0xFFC00F38" write-address="0xFFC00F38" type="IO" target="EMU" />

	<!-- MDMA Destination 0 (children) -->
	<register name="MDMA_D0_CONFIG_DMAEN"         parent="MDMA_D0_CONFIG"         bit-position="0"  bit-size="1" description="DMA Channel Enable" />
	<register name="MDMA_D0_CONFIG_WNR"           parent="MDMA_D0_CONFIG"         bit-position="1"  bit-size="1" description="DMA Direction" />
	<register name="MDMA_D0_CONFIG_WDSIZE"        parent="MDMA_D0_CONFIG"         bit-position="2"  bit-size="2" description="Transfer Word Size" />
	<register name="MDMA_D0_CONFIG_DMA2D"         parent="MDMA_D0_CONFIG"         bit-position="4"  bit-size="1" description="DMA Mode" />
	<register name="MDMA_D0_CONFIG_SYNC"          parent="MDMA_D0_CONFIG"         bit-position="5"  bit-size="1" description="Work Unit Transitions" />
	<register name="MDMA_D0_CONFIG_DI_SEL"        parent="MDMA_D0_CONFIG"         bit-position="6"  bit-size="1" description="Data Interrupt Timing Select" />
	<register name="MDMA_D0_CONFIG_DI_EN"         parent="MDMA_D0_CONFIG"         bit-position="7"  bit-size="1" description="Data Interrupt Enable" />
	<register name="MDMA_D0_CONFIG_NDSIZE"        parent="MDMA_D0_CONFIG"         bit-position="8"  bit-size="4" description="Flex Descriptor Size" />
	<register name="MDMA_D0_CONFIG_FLOW"          parent="MDMA_D0_CONFIG"         bit-position="12" bit-size="4" description="Next Operation" />

	<register name="MDMA_D0_NEXT_DESC_PTR_Low"    parent="MDMA_D0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D0_NEXT_DESC_PTR_High"   parent="MDMA_D0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D0_START_ADDR_Low"       parent="MDMA_D0_START_ADDR"     bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D0_START_ADDR_High"      parent="MDMA_D0_START_ADDR"     bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D0_CURR_DESC_PTR_Low"    parent="MDMA_D0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D0_CURR_DESC_PTR_High"   parent="MDMA_D0_CURR_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D0_CURR_ADDR_Low"        parent="MDMA_D0_CURR_ADDR"      bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D0_CURR_ADDR_High"       parent="MDMA_D0_CURR_ADDR"      bit-position="16" bit-size="16" description="Upper 16" />

	<register name="MDMA_D0_IRQ_STATUS_DMA_DONE"  parent="MDMA_D0_IRQ_STATUS"     bit-position="0"  bit-size="1" description="DMA Completion Interrupt Status" />
	<register name="MDMA_D0_IRQ_STATUS_DMA_ERR"   parent="MDMA_D0_IRQ_STATUS"     bit-position="1"  bit-size="1" description="DMA Error Interrupt Status" />
	<register name="MDMA_D0_IRQ_STATUS_DFETCH"    parent="MDMA_D0_IRQ_STATUS"     bit-position="2"  bit-size="1" description="DMA Descriptor Fetch" />
	<register name="MDMA_D0_IRQ_STATUS_DMA_RUN"   parent="MDMA_D0_IRQ_STATUS"     bit-position="3"  bit-size="1" description="DMA Channel Running" />

	<register name="MDMA_D0_PERIPHERAL_MAP_CTYPE" parent="MDMA_D0_PERIPHERAL_MAP" bit-position="6"  bit-size="1" description="DMA Channel Type" />
	<register name="MDMA_D0_PERIPHERAL_MAP_PMAP"  parent="MDMA_D0_PERIPHERAL_MAP" bit-position="12" bit-size="4" description="Peripheral Mapped To This Channel" />

	<!--***************-->
	<!-- MDMA Source 0 -->
	<!--***************-->
<register name="MDMA_S0_NEXT_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 0 Source Next Descriptor Pointer Register" bit-size="32" read-address="0xFFC00F40" write-address="0xFFC00F40" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S0_START_ADDR"     group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 0 Source Start Address Register" bit-size="32" read-address="0xFFC00F44" write-address="0xFFC00F44" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S0_CONFIG"         group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source Configuration Register" bit-size="16" read-address="0xFFC00F48" write-address="0xFFC00F48" type="IO" target="EMU" />
<register name="MDMA_S0_X_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source X Count Register" bit-size="16" read-address="0xFFC00F50" write-address="0xFFC00F50" type="IO" target="EMU" />
<register name="MDMA_S0_X_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source X Modify Register" bit-size="16" read-address="0xFFC00F54" write-address="0xFFC00F54" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_S0_Y_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source Y Count Register" bit-size="16" read-address="0xFFC00F58" write-address="0xFFC00F58" type="IO" target="EMU" />
<register name="MDMA_S0_Y_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source Y Modify Register" bit-size="16" read-address="0xFFC00F5C" write-address="0xFFC00F5C" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_S0_CURR_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 0 Source Current Descriptor Pointer Register" bit-size="32" read-address="0xFFC00F60" write-address="0xFFC00F60" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S0_CURR_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 0 Source Current Address Register" bit-size="32" read-address="0xFFC00F64" write-address="0xFFC00F64" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S0_IRQ_STATUS"     group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source Interrupt/Status Register" bit-size="16" read-address="0xFFC00F68" write-address="0xFFC00F68" type="IO" target="EMU" />
<register name="MDMA_S0_PERIPHERAL_MAP" group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source Peripheral Map Register" bit-size="16" read-address="0xFFC00F6C" write-address="0xFFC00F6C" type="IO" target="EMU" />
<register name="MDMA_S0_CURR_X_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source Current X Count Register" bit-size="16" read-address="0xFFC00F70" write-address="0xFFC00F70" type="IO" target="EMU" />
<register name="MDMA_S0_CURR_Y_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 0 Source Current Y Count Register" bit-size="16" read-address="0xFFC00F78" write-address="0xFFC00F78" type="IO" target="EMU" />

	<!-- MDMA Source 0 (children) -->
	<register name="MDMA_S0_CONFIG_DMAEN"         parent="MDMA_S0_CONFIG"         bit-position="0"  bit-size="1" description="DMA Channel Enable" />
	<register name="MDMA_S0_CONFIG_WNR"           parent="MDMA_S0_CONFIG"         bit-position="1"  bit-size="1" description="DMA Direction" />
	<register name="MDMA_S0_CONFIG_WDSIZE"        parent="MDMA_S0_CONFIG"         bit-position="2"  bit-size="2" description="Transfer Word Size" />
	<register name="MDMA_S0_CONFIG_DMA2D"         parent="MDMA_S0_CONFIG"         bit-position="4"  bit-size="1" description="DMA Mode" />
	<register name="MDMA_S0_CONFIG_SYNC"          parent="MDMA_S0_CONFIG"         bit-position="5"  bit-size="1" description="Work Unit Transitions" />
	<register name="MDMA_S0_CONFIG_DI_SEL"        parent="MDMA_S0_CONFIG"         bit-position="6"  bit-size="1" description="Data Interrupt Timing Select" />
	<register name="MDMA_S0_CONFIG_DI_EN"         parent="MDMA_S0_CONFIG"         bit-position="7"  bit-size="1" description="Data Interrupt Enable" />
	<register name="MDMA_S0_CONFIG_NDSIZE"        parent="MDMA_S0_CONFIG"         bit-position="8"  bit-size="4" description="Flex Descriptor Size" />
	<register name="MDMA_S0_CONFIG_FLOW"          parent="MDMA_S0_CONFIG"         bit-position="12" bit-size="4" description="Next Operation" />

	<register name="MDMA_S0_NEXT_DESC_PTR_Low"    parent="MDMA_S0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S0_NEXT_DESC_PTR_High"   parent="MDMA_S0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S0_START_ADDR_Low"       parent="MDMA_S0_START_ADDR"     bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S0_START_ADDR_High"      parent="MDMA_S0_START_ADDR"     bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S0_CURR_DESC_PTR_Low"    parent="MDMA_S0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S0_CURR_DESC_PTR_High"   parent="MDMA_S0_CURR_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S0_CURR_ADDR_Low"        parent="MDMA_S0_CURR_ADDR"      bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S0_CURR_ADDR_High"       parent="MDMA_S0_CURR_ADDR"      bit-position="16" bit-size="16" description="Upper 16" />

	<register name="MDMA_S0_IRQ_STATUS_DMA_DONE"  parent="MDMA_S0_IRQ_STATUS"     bit-position="0"  bit-size="1" description="DMA Completion Interrupt Status" />
	<register name="MDMA_S0_IRQ_STATUS_DMA_ERR"   parent="MDMA_S0_IRQ_STATUS"     bit-position="1"  bit-size="1" description="DMA Error Interrupt Status" />
	<register name="MDMA_S0_IRQ_STATUS_DFETCH"    parent="MDMA_S0_IRQ_STATUS"     bit-position="2"  bit-size="1" description="DMA Descriptor Fetch" />
	<register name="MDMA_S0_IRQ_STATUS_DMA_RUN"   parent="MDMA_S0_IRQ_STATUS"     bit-position="3"  bit-size="1" description="DMA Channel Running" />

	<register name="MDMA_S0_PERIPHERAL_MAP_CTYPE" parent="MDMA_S0_PERIPHERAL_MAP" bit-position="6"  bit-size="1" description="DMA Channel Type" />
	<register name="MDMA_S0_PERIPHERAL_MAP_PMAP"  parent="MDMA_S0_PERIPHERAL_MAP" bit-position="12" bit-size="4" description="Peripheral Mapped To This Channel" />

	<!--********************-->
	<!-- MDMA Destination 1 -->
	<!--********************-->
<register name="MDMA_D1_NEXT_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 1 Destination Next Descriptor Pointer Register" bit-size="32" read-address="0xFFC00F80" write-address="0xFFC00F80" type="IO" target="EMU" cdef-type="ADDR" def-comment="MDMA Stream 1 Registers" />
<register name="MDMA_D1_START_ADDR"     group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 1 Destination Start Address Register" bit-size="32" read-address="0xFFC00F84" write-address="0xFFC00F84" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D1_CONFIG"         group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination Configuration Register" bit-size="16" read-address="0xFFC00F88" write-address="0xFFC00F88" type="IO" target="EMU" />
<register name="MDMA_D1_X_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination X Count Register" bit-size="16" read-address="0xFFC00F90" write-address="0xFFC00F90" type="IO" target="EMU" />
<register name="MDMA_D1_X_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination X Modify Register" bit-size="16" read-address="0xFFC00F94" write-address="0xFFC00F94" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_D1_Y_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination Y Count Register" bit-size="16" read-address="0xFFC00F98" write-address="0xFFC00F98" type="IO" target="EMU" />
<register name="MDMA_D1_Y_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination Y Modify Register" bit-size="16" read-address="0xFFC00F9C" write-address="0xFFC00F9C" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_D1_CURR_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 1 Destination Current Descriptor Pointer Register" bit-size="32" read-address="0xFFC00FA0" write-address="0xFFC00FA0" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D1_CURR_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 1 Destination Current Address Register" bit-size="32" read-address="0xFFC00FA4" write-address="0xFFC00FA4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D1_IRQ_STATUS"     group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination Interrupt/Status Register" bit-size="16" read-address="0xFFC00FA8" write-address="0xFFC00FA8" type="IO" target="EMU" />
<register name="MDMA_D1_PERIPHERAL_MAP" group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination Peripheral Map Register" bit-size="16" read-address="0xFFC00FAC" write-address="0xFFC00FAC" type="IO" target="EMU" />
<register name="MDMA_D1_CURR_X_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination Current X Count Register" bit-size="16" read-address="0xFFC00FB0" write-address="0xFFC00FB0" type="IO" target="EMU" />
<register name="MDMA_D1_CURR_Y_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Destination Current Y Count Register" bit-size="16" read-address="0xFFC00FB8" write-address="0xFFC00FB8" type="IO" target="EMU" />

	<!-- MDMA Destination 1 (children) -->
	<register name="MDMA_S1_CONFIG_DMAEN"         parent="MDMA_S1_CONFIG"         bit-position="0"  bit-size="1" description="DMA Channel Enable" />
	<register name="MDMA_S1_CONFIG_WNR"           parent="MDMA_S1_CONFIG"         bit-position="1"  bit-size="1" description="DMA Direction" />
	<register name="MDMA_S1_CONFIG_WDSIZE"        parent="MDMA_S1_CONFIG"         bit-position="2"  bit-size="2" description="Transfer Word Size" />
	<register name="MDMA_S1_CONFIG_DMA2D"         parent="MDMA_S1_CONFIG"         bit-position="4"  bit-size="1" description="DMA Mode" />
	<register name="MDMA_S1_CONFIG_SYNC"          parent="MDMA_S1_CONFIG"         bit-position="5"  bit-size="1" description="Work Unit Transitions" />
	<register name="MDMA_S1_CONFIG_DI_SEL"        parent="MDMA_S1_CONFIG"         bit-position="6"  bit-size="1" description="Data Interrupt Timing Select" />
	<register name="MDMA_S1_CONFIG_DI_EN"         parent="MDMA_S1_CONFIG"         bit-position="7"  bit-size="1" description="Data Interrupt Enable" />
	<register name="MDMA_S1_CONFIG_NDSIZE"        parent="MDMA_S1_CONFIG"         bit-position="8"  bit-size="4" description="Flex Descriptor Size" />
	<register name="MDMA_S1_CONFIG_FLOW"          parent="MDMA_S1_CONFIG"         bit-position="12" bit-size="4" description="Next Operation" />

	<register name="MDMA_S1_NEXT_DESC_PTR_Low"    parent="MDMA_S1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S1_NEXT_DESC_PTR_High"   parent="MDMA_S1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S1_START_ADDR_Low"       parent="MDMA_S1_START_ADDR"     bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S1_START_ADDR_High"      parent="MDMA_S1_START_ADDR"     bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S1_CURR_DESC_PTR_Low"    parent="MDMA_S1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S1_CURR_DESC_PTR_High"   parent="MDMA_S1_CURR_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S1_CURR_ADDR_Low"        parent="MDMA_S1_CURR_ADDR"      bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S1_CURR_ADDR_High"       parent="MDMA_S1_CURR_ADDR"      bit-position="16" bit-size="16" description="Upper 16" />

	<register name="MDMA_S1_IRQ_STATUS_DMA_DONE"  parent="MDMA_S1_IRQ_STATUS"     bit-position="0"  bit-size="1" description="DMA Completion Interrupt Status" />
	<register name="MDMA_S1_IRQ_STATUS_DMA_ERR"   parent="MDMA_S1_IRQ_STATUS"     bit-position="1"  bit-size="1" description="DMA Error Interrupt Status" />
	<register name="MDMA_S1_IRQ_STATUS_DFETCH"    parent="MDMA_S1_IRQ_STATUS"     bit-position="2"  bit-size="1" description="DMA Descriptor Fetch" />
	<register name="MDMA_S1_IRQ_STATUS_DMA_RUN"   parent="MDMA_S1_IRQ_STATUS"     bit-position="3"  bit-size="1" description="DMA Channel Running" />

	<register name="MDMA_S1_PERIPHERAL_MAP_CTYPE" parent="MDMA_S1_PERIPHERAL_MAP" bit-position="6"  bit-size="1" description="DMA Channel Type" />
	<register name="MDMA_S1_PERIPHERAL_MAP_PMAP"  parent="MDMA_S1_PERIPHERAL_MAP" bit-position="12" bit-size="4" description="Peripheral Mapped To This Channel" />

<register name="MDMA_S1_NEXT_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 1 Source Next Descriptor Pointer Register" bit-size="32" read-address="0xFFC00FC0" write-address="0xFFC00FC0" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S1_START_ADDR"     group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 1 Source Start Address Register" bit-size="32" read-address="0xFFC00FC4" write-address="0xFFC00FC4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S1_CONFIG"         group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source Configuration Register" bit-size="16" read-address="0xFFC00FC8" write-address="0xFFC00FC8" type="IO" target="EMU" />
<register name="MDMA_S1_X_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source X Count Register" bit-size="16" read-address="0xFFC00FD0" write-address="0xFFC00FD0" type="IO" target="EMU" />
<register name="MDMA_S1_X_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source X Modify Register" bit-size="16" read-address="0xFFC00FD4" write-address="0xFFC00FD4" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_S1_Y_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source Y Count Register" bit-size="16" read-address="0xFFC00FD8" write-address="0xFFC00FD8" type="IO" target="EMU" />
<register name="MDMA_S1_Y_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source Y Modify Register" bit-size="16" read-address="0xFFC00FDC" write-address="0xFFC00FDC" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_S1_CURR_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 1 Source Current Descriptor Pointer Register" bit-size="32" read-address="0xFFC00FE0" write-address="0xFFC00FE0" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S1_CURR_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 1 Source Current Address Register" bit-size="32" read-address="0xFFC00FE4" write-address="0xFFC00FE4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S1_IRQ_STATUS"     group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source Interrupt/Status Register" bit-size="16" read-address="0xFFC00FE8" write-address="0xFFC00FE8" type="IO" target="EMU" />
<register name="MDMA_S1_PERIPHERAL_MAP" group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source Peripheral Map Register" bit-size="16" read-address="0xFFC00FEC" write-address="0xFFC00FEC" type="IO" target="EMU" />
<register name="MDMA_S1_CURR_X_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source Current X Count Register" bit-size="16" read-address="0xFFC00FF0" write-address="0xFFC00FF0" type="IO" target="EMU" />
<register name="MDMA_S1_CURR_Y_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 1 Source Current Y Count Register" bit-size="16" read-address="0xFFC00FF8" write-address="0xFFC00FF8" type="IO" target="EMU" />

	<!-- MDMA Source 1 (children) -->
	<register name="MDMA_D1_CONFIG_DMAEN"         parent="MDMA_D1_CONFIG"         bit-position="0"  bit-size="1" description="DMA Channel Enable" />
	<register name="MDMA_D1_CONFIG_WNR"           parent="MDMA_D1_CONFIG"         bit-position="1"  bit-size="1" description="DMA Direction" />
	<register name="MDMA_D1_CONFIG_WDSIZE"        parent="MDMA_D1_CONFIG"         bit-position="2"  bit-size="2" description="Transfer Word Size" />
	<register name="MDMA_D1_CONFIG_DMA2D"         parent="MDMA_D1_CONFIG"         bit-position="4"  bit-size="1" description="DMA Mode" />
	<register name="MDMA_D1_CONFIG_SYNC"          parent="MDMA_D1_CONFIG"         bit-position="5"  bit-size="1" description="Work Unit Transitions" />
	<register name="MDMA_D1_CONFIG_DI_SEL"        parent="MDMA_D1_CONFIG"         bit-position="6"  bit-size="1" description="Data Interrupt Timing Select" />
	<register name="MDMA_D1_CONFIG_DI_EN"         parent="MDMA_D1_CONFIG"         bit-position="7"  bit-size="1" description="Data Interrupt Enable" />
	<register name="MDMA_D1_CONFIG_NDSIZE"        parent="MDMA_D1_CONFIG"         bit-position="8"  bit-size="4" description="Flex Descriptor Size" />
	<register name="MDMA_D1_CONFIG_FLOW"          parent="MDMA_D1_CONFIG"         bit-position="12" bit-size="4" description="Next Operation" />

	<register name="MDMA_D1_NEXT_DESC_PTR_Low"    parent="MDMA_D1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D1_NEXT_DESC_PTR_High"   parent="MDMA_D1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D1_START_ADDR_Low"       parent="MDMA_D1_START_ADDR"     bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D1_START_ADDR_High"      parent="MDMA_D1_START_ADDR"     bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D1_CURR_DESC_PTR_Low"    parent="MDMA_D1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D1_CURR_DESC_PTR_High"   parent="MDMA_D1_CURR_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D1_CURR_ADDR_Low"        parent="MDMA_D1_CURR_ADDR"      bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D1_CURR_ADDR_High"       parent="MDMA_D1_CURR_ADDR"      bit-position="16" bit-size="16" description="Upper 16" />

	<register name="MDMA_D1_IRQ_STATUS_DMA_DONE"  parent="MDMA_D1_IRQ_STATUS"     bit-position="0"  bit-size="1" description="DMA Completion Interrupt Status" />
	<register name="MDMA_D1_IRQ_STATUS_DMA_ERR"   parent="MDMA_D1_IRQ_STATUS"     bit-position="1"  bit-size="1" description="DMA Error Interrupt Status" />
	<register name="MDMA_D1_IRQ_STATUS_DFETCH"    parent="MDMA_D1_IRQ_STATUS"     bit-position="2"  bit-size="1" description="DMA Descriptor Fetch" />
	<register name="MDMA_D1_IRQ_STATUS_DMA_RUN"   parent="MDMA_D1_IRQ_STATUS"     bit-position="3"  bit-size="1" description="DMA Channel Running" />

	<register name="MDMA_D1_PERIPHERAL_MAP_CTYPE" parent="MDMA_D1_PERIPHERAL_MAP" bit-position="6"  bit-size="1" description="DMA Channel Type" />
	<register name="MDMA_D1_PERIPHERAL_MAP_PMAP"  parent="MDMA_D1_PERIPHERAL_MAP" bit-position="12" bit-size="4" description="Peripheral Mapped To This Channel" />

<register name="MDMA_D2_NEXT_DESC_PTR"   group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 2 Destination Next Descriptor Pointer Register" bit-size="32" read-address="0xFFC01F00" write-address="0xFFC01F00" type="IO" target="EMU" cdef-type="ADDR" def-comment="MDMA Stream 2 Registers" />
<register name="MDMA_D2_START_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 2 Destination Start Address Register" bit-size="32" read-address="0xFFC01F04" write-address="0xFFC01F04" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D2_CONFIG"          group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination Configuration Register" bit-size="16" read-address="0xFFC01F08" write-address="0xFFC01F08" type="IO" target="EMU" />
<register name="MDMA_D2_X_COUNT"         group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination X Count Register" bit-size="16" read-address="0xFFC01F10" write-address="0xFFC01F10" type="IO" target="EMU" />
<register name="MDMA_D2_X_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination X Modify Register" bit-size="16" read-address="0xFFC01F14" write-address="0xFFC01F14" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_D2_Y_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination Y Count Register" bit-size="16" read-address="0xFFC01F18" write-address="0xFFC01F18" type="IO" target="EMU" />
<register name="MDMA_D2_Y_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination Y Modify Register" bit-size="16" read-address="0xFFC01F1C" write-address="0xFFC01F1C" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_D2_CURR_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 2 Destination Current Descriptor Pointer Register" bit-size="32" read-address="0xFFC01F20" write-address="0xFFC01F20" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D2_CURR_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 2 Destination Current Address Register" bit-size="32" read-address="0xFFC01F24" write-address="0xFFC01F24" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D2_IRQ_STATUS"     group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination Interrupt/Status Register" bit-size="16" read-address="0xFFC01F28" write-address="0xFFC01F28" type="IO" target="EMU" />
<register name="MDMA_D2_PERIPHERAL_MAP" group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination Peripheral Map Register" bit-size="16" read-address="0xFFC01F2C" write-address="0xFFC01F2C" type="IO" target="EMU" />
<register name="MDMA_D2_CURR_X_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination Current X Count Register" bit-size="16" read-address="0xFFC01F30" write-address="0xFFC01F30" type="IO" target="EMU" />
<register name="MDMA_D2_CURR_Y_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Destination Current Y Count Register" bit-size="16" read-address="0xFFC01F38" write-address="0xFFC01F38" type="IO" target="EMU" />

	<!-- MDMA Destination 2 (children) -->
	<register name="MDMA_D2_CONFIG_DMAEN"         parent="MDMA_D2_CONFIG"         bit-position="0"  bit-size="1" description="DMA Channel Enable" />
	<register name="MDMA_D2_CONFIG_WNR"           parent="MDMA_D2_CONFIG"         bit-position="1"  bit-size="1" description="DMA Direction" />
	<register name="MDMA_D2_CONFIG_WDSIZE"        parent="MDMA_D2_CONFIG"         bit-position="2"  bit-size="2" description="Transfer Word Size" />
	<register name="MDMA_D2_CONFIG_DMA2D"         parent="MDMA_D2_CONFIG"         bit-position="4"  bit-size="1" description="DMA Mode" />
	<register name="MDMA_D2_CONFIG_SYNC"          parent="MDMA_D2_CONFIG"         bit-position="5"  bit-size="1" description="Work Unit Transitions" />
	<register name="MDMA_D2_CONFIG_DI_SEL"        parent="MDMA_D2_CONFIG"         bit-position="6"  bit-size="1" description="Data Interrupt Timing Select" />
	<register name="MDMA_D2_CONFIG_DI_EN"         parent="MDMA_D2_CONFIG"         bit-position="7"  bit-size="1" description="Data Interrupt Enable" />
	<register name="MDMA_D2_CONFIG_NDSIZE"        parent="MDMA_D2_CONFIG"         bit-position="8"  bit-size="4" description="Flex Descriptor Size" />
	<register name="MDMA_D2_CONFIG_FLOW"          parent="MDMA_D2_CONFIG"         bit-position="12" bit-size="4" description="Next Operation" />

	<register name="MDMA_D2_NEXT_DESC_PTR_Low"    parent="MDMA_D2_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D2_NEXT_DESC_PTR_High"   parent="MDMA_D2_NEXT_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D2_START_ADDR_Low"       parent="MDMA_D2_START_ADDR"     bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D2_START_ADDR_High"      parent="MDMA_D2_START_ADDR"     bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D2_CURR_DESC_PTR_Low"    parent="MDMA_D2_CURR_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D2_CURR_DESC_PTR_High"   parent="MDMA_D2_CURR_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D2_CURR_ADDR_Low"        parent="MDMA_D2_CURR_ADDR"      bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D2_CURR_ADDR_High"       parent="MDMA_D2_CURR_ADDR"      bit-position="16" bit-size="16" description="Upper 16" />

	<register name="MDMA_D2_IRQ_STATUS_DMA_DONE"  parent="MDMA_D2_IRQ_STATUS"     bit-position="0"  bit-size="1" description="DMA Completion Interrupt Status" />
	<register name="MDMA_D2_IRQ_STATUS_DMA_ERR"   parent="MDMA_D2_IRQ_STATUS"     bit-position="1"  bit-size="1" description="DMA Error Interrupt Status" />
	<register name="MDMA_D2_IRQ_STATUS_DFETCH"    parent="MDMA_D2_IRQ_STATUS"     bit-position="2"  bit-size="1" description="DMA Descriptor Fetch" />
	<register name="MDMA_D2_IRQ_STATUS_DMA_RUN"   parent="MDMA_D2_IRQ_STATUS"     bit-position="3"  bit-size="1" description="DMA Channel Running" />

	<register name="MDMA_D2_PERIPHERAL_MAP_CTYPE" parent="MDMA_D2_PERIPHERAL_MAP" bit-position="6"  bit-size="1" description="DMA Channel Type" />
	<register name="MDMA_D2_PERIPHERAL_MAP_PMAP"  parent="MDMA_D2_PERIPHERAL_MAP" bit-position="12" bit-size="4" description="Peripheral Mapped To This Channel" />

<register name="MDMA_S2_NEXT_DESC_PTR"   group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 2 Source Next Descriptor Pointer Register" bit-size="32" read-address="0xFFC01F40" write-address="0xFFC01F40" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S2_START_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 2 Source Start Address Register" bit-size="32" read-address="0xFFC01F44" write-address="0xFFC01F44" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S2_CONFIG"          group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source Configuration Register" bit-size="16" read-address="0xFFC01F48" write-address="0xFFC01F48" type="IO" target="EMU" />
<register name="MDMA_S2_X_COUNT"         group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source X Count Register" bit-size="16" read-address="0xFFC01F50" write-address="0xFFC01F50" type="IO" target="EMU" />
<register name="MDMA_S2_X_MODIFY"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source X Modify Register" bit-size="16" read-address="0xFFC01F54" write-address="0xFFC01F54" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_S2_Y_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source Y Count Register" bit-size="16" read-address="0xFFC01F58" write-address="0xFFC01F58" type="IO" target="EMU" />
<register name="MDMA_S2_Y_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source Y Modify Register" bit-size="16" read-address="0xFFC01F5C" write-address="0xFFC01F5C" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_S2_CURR_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 2 Source Current Descriptor Pointer Register" bit-size="32" read-address="0xFFC01F60" write-address="0xFFC01F60" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S2_CURR_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 2 Source Current Address Register" bit-size="32" read-address="0xFFC01F64" write-address="0xFFC01F64" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S2_IRQ_STATUS"     group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source Interrupt/Status Register" bit-size="16" read-address="0xFFC01F68" write-address="0xFFC01F68" type="IO" target="EMU" />
<register name="MDMA_S2_PERIPHERAL_MAP" group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source Peripheral Map Register" bit-size="16" read-address="0xFFC01F6C" write-address="0xFFC01F6C" type="IO" target="EMU" />
<register name="MDMA_S2_CURR_X_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source Current X Count Register" bit-size="16" read-address="0xFFC01F70" write-address="0xFFC01F70" type="IO" target="EMU" />
<register name="MDMA_S2_CURR_Y_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 2 Source Current Y Count Register" bit-size="16" read-address="0xFFC01F78" write-address="0xFFC01F78" type="IO" target="EMU" />

	<!-- MDMA Source 2 (children) -->
	<register name="MDMA_S2_CONFIG_DMAEN"         parent="MDMA_S2_CONFIG"         bit-position="0"  bit-size="1" description="DMA Channel Enable" />
	<register name="MDMA_S2_CONFIG_WNR"           parent="MDMA_S2_CONFIG"         bit-position="1"  bit-size="1" description="DMA Direction" />
	<register name="MDMA_S2_CONFIG_WDSIZE"        parent="MDMA_S2_CONFIG"         bit-position="2"  bit-size="2" description="Transfer Word Size" />
	<register name="MDMA_S2_CONFIG_DMA2D"         parent="MDMA_S2_CONFIG"         bit-position="4"  bit-size="1" description="DMA Mode" />
	<register name="MDMA_S2_CONFIG_SYNC"          parent="MDMA_S2_CONFIG"         bit-position="5"  bit-size="1" description="Work Unit Transitions" />
	<register name="MDMA_S2_CONFIG_DI_SEL"        parent="MDMA_S2_CONFIG"         bit-position="6"  bit-size="1" description="Data Interrupt Timing Select" />
	<register name="MDMA_S2_CONFIG_DI_EN"         parent="MDMA_S2_CONFIG"         bit-position="7"  bit-size="1" description="Data Interrupt Enable" />
	<register name="MDMA_S2_CONFIG_NDSIZE"        parent="MDMA_S2_CONFIG"         bit-position="8"  bit-size="4" description="Flex Descriptor Size" />
	<register name="MDMA_S2_CONFIG_FLOW"          parent="MDMA_S2_CONFIG"         bit-position="12" bit-size="4" description="Next Operation" />

	<register name="MDMA_S2_NEXT_DESC_PTR_Low"    parent="MDMA_S2_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S2_NEXT_DESC_PTR_High"   parent="MDMA_S2_NEXT_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S2_START_ADDR_Low"       parent="MDMA_S2_START_ADDR"     bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S2_START_ADDR_High"      parent="MDMA_S2_START_ADDR"     bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S2_CURR_DESC_PTR_Low"    parent="MDMA_S2_CURR_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S2_CURR_DESC_PTR_High"   parent="MDMA_S2_CURR_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S2_CURR_ADDR_Low"        parent="MDMA_S2_CURR_ADDR"      bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S2_CURR_ADDR_High"       parent="MDMA_S2_CURR_ADDR"      bit-position="16" bit-size="16" description="Upper 16" />

	<register name="MDMA_S2_IRQ_STATUS_DMA_DONE"  parent="MDMA_S2_IRQ_STATUS"     bit-position="0"  bit-size="1" description="DMA Completion Interrupt Status" />
	<register name="MDMA_S2_IRQ_STATUS_DMA_ERR"   parent="MDMA_S2_IRQ_STATUS"     bit-position="1"  bit-size="1" description="DMA Error Interrupt Status" />
	<register name="MDMA_S2_IRQ_STATUS_DFETCH"    parent="MDMA_S2_IRQ_STATUS"     bit-position="2"  bit-size="1" description="DMA Descriptor Fetch" />
	<register name="MDMA_S2_IRQ_STATUS_DMA_RUN"   parent="MDMA_S2_IRQ_STATUS"     bit-position="3"  bit-size="1" description="DMA Channel Running" />

	<register name="MDMA_S2_PERIPHERAL_MAP_CTYPE" parent="MDMA_S2_PERIPHERAL_MAP" bit-position="6"  bit-size="1" description="DMA Channel Type" />
	<register name="MDMA_S2_PERIPHERAL_MAP_PMAP"  parent="MDMA_S2_PERIPHERAL_MAP" bit-position="12" bit-size="4" description="Peripheral Mapped To This Channel" />

<register name="MDMA_D3_NEXT_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 3 Destination Next Descriptor Pointer Register" bit-size="32" read-address="0xFFC01F80" write-address="0xFFC01F80" type="IO" target="EMU" cdef-type="ADDR" def-comment="MDMA Stream 3 Registers" />
<register name="MDMA_D3_START_ADDR"     group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 3 Destination Start Address Register" bit-size="32" read-address="0xFFC01F84" write-address="0xFFC01F84" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D3_CONFIG"         group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination Configuration Register" bit-size="16" read-address="0xFFC01F88" write-address="0xFFC01F88" type="IO" target="EMU" />
<register name="MDMA_D3_X_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination X Count Register" bit-size="16" read-address="0xFFC01F90" write-address="0xFFC01F90" type="IO" target="EMU" />
<register name="MDMA_D3_X_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination X Modify Register" bit-size="16" read-address="0xFFC01F94" write-address="0xFFC01F94" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_D3_Y_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination Y Count Register" bit-size="16" read-address="0xFFC01F98" write-address="0xFFC01F98" type="IO" target="EMU" />
<register name="MDMA_D3_Y_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination Y Modify Register" bit-size="16" read-address="0xFFC01F9C" write-address="0xFFC01F9C" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_D3_CURR_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 3 Destination Current Descriptor Pointer Register" bit-size="32" read-address="0xFFC01FA0" write-address="0xFFC01FA0" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D3_CURR_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 3 Destination Current Address Register" bit-size="32" read-address="0xFFC01FA4" write-address="0xFFC01FA4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_D3_IRQ_STATUS"     group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination Interrupt/Status Register" bit-size="16" read-address="0xFFC01FA8" write-address="0xFFC01FA8" type="IO" target="EMU" />
<register name="MDMA_D3_PERIPHERAL_MAP" group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination Peripheral Map Register" bit-size="16" read-address="0xFFC01FAC" write-address="0xFFC01FAC" type="IO" target="EMU" />
<register name="MDMA_D3_CURR_X_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination Current X Count Register" bit-size="16" read-address="0xFFC01FB0" write-address="0xFFC01FB0" type="IO" target="EMU" />
<register name="MDMA_D3_CURR_Y_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Destination Current Y Count Register" bit-size="16" read-address="0xFFC01FB8" write-address="0xFFC01FB8" type="IO" target="EMU" />

	<!-- MDMA Destination 3 (children) -->
	<register name="MDMA_D3_CONFIG_DMAEN"         parent="MDMA_D3_CONFIG"         bit-position="0"  bit-size="1" description="DMA Channel Enable" />
	<register name="MDMA_D3_CONFIG_WNR"           parent="MDMA_D3_CONFIG"         bit-position="1"  bit-size="1" description="DMA Direction" />
	<register name="MDMA_D3_CONFIG_WDSIZE"        parent="MDMA_D3_CONFIG"         bit-position="2"  bit-size="2" description="Transfer Word Size" />
	<register name="MDMA_D3_CONFIG_DMA2D"         parent="MDMA_D3_CONFIG"         bit-position="4"  bit-size="1" description="DMA Mode" />
	<register name="MDMA_D3_CONFIG_SYNC"          parent="MDMA_D3_CONFIG"         bit-position="5"  bit-size="1" description="Work Unit Transitions" />
	<register name="MDMA_D3_CONFIG_DI_SEL"        parent="MDMA_D3_CONFIG"         bit-position="6"  bit-size="1" description="Data Interrupt Timing Select" />
	<register name="MDMA_D3_CONFIG_DI_EN"         parent="MDMA_D3_CONFIG"         bit-position="7"  bit-size="1" description="Data Interrupt Enable" />
	<register name="MDMA_D3_CONFIG_NDSIZE"        parent="MDMA_D3_CONFIG"         bit-position="8"  bit-size="4" description="Flex Descriptor Size" />
	<register name="MDMA_D3_CONFIG_FLOW"          parent="MDMA_D3_CONFIG"         bit-position="12" bit-size="4" description="Next Operation" />

	<register name="MDMA_D3_NEXT_DESC_PTR_Low"    parent="MDMA_D3_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D3_NEXT_DESC_PTR_High"   parent="MDMA_D3_NEXT_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D3_START_ADDR_Low"       parent="MDMA_D3_START_ADDR"     bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D3_START_ADDR_High"      parent="MDMA_D3_START_ADDR"     bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D3_CURR_DESC_PTR_Low"    parent="MDMA_D3_CURR_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D3_CURR_DESC_PTR_High"   parent="MDMA_D3_CURR_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_D3_CURR_ADDR_Low"        parent="MDMA_D3_CURR_ADDR"      bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_D3_CURR_ADDR_High"       parent="MDMA_D3_CURR_ADDR"      bit-position="16" bit-size="16" description="Upper 16" />

	<register name="MDMA_D3_IRQ_STATUS_DMA_DONE"  parent="MDMA_D3_IRQ_STATUS"     bit-position="0"  bit-size="1" description="DMA Completion Interrupt Status" />
	<register name="MDMA_D3_IRQ_STATUS_DMA_ERR"   parent="MDMA_D3_IRQ_STATUS"     bit-position="1"  bit-size="1" description="DMA Error Interrupt Status" />
	<register name="MDMA_D3_IRQ_STATUS_DFETCH"    parent="MDMA_D3_IRQ_STATUS"     bit-position="2"  bit-size="1" description="DMA Descriptor Fetch" />
	<register name="MDMA_D3_IRQ_STATUS_DMA_RUN"   parent="MDMA_D3_IRQ_STATUS"     bit-position="3"  bit-size="1" description="DMA Channel Running" />

	<register name="MDMA_D3_PERIPHERAL_MAP_CTYPE" parent="MDMA_D3_PERIPHERAL_MAP" bit-position="6"  bit-size="1" description="DMA Channel Type" />
	<register name="MDMA_D3_PERIPHERAL_MAP_PMAP"  parent="MDMA_D3_PERIPHERAL_MAP" bit-position="12" bit-size="4" description="Peripheral Mapped To This Channel" />

<register name="MDMA_S3_NEXT_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 3 Source Next Descriptor Pointer Register" bit-size="32" read-address="0xFFC01FC0" write-address="0xFFC01FC0" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S3_START_ADDR"     group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 3 Source Start Address Register" bit-size="32" read-address="0xFFC01FC4" write-address="0xFFC01FC4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S3_CONFIG"         group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source Configuration Register" bit-size="16" read-address="0xFFC01FC8" write-address="0xFFC01FC8" type="IO" target="EMU" />
<register name="MDMA_S3_X_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source X Count Register" bit-size="16" read-address="0xFFC01FD0" write-address="0xFFC01FD0" type="IO" target="EMU" />
<register name="MDMA_S3_X_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source X Modify Register" bit-size="16" read-address="0xFFC01FD4" write-address="0xFFC01FD4" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_S3_Y_COUNT"        group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source Y Count Register" bit-size="16" read-address="0xFFC01FD8" write-address="0xFFC01FD8" type="IO" target="EMU" />
<register name="MDMA_S3_Y_MODIFY"       group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source Y Modify Register" bit-size="16" read-address="0xFFC01FDC" write-address="0xFFC01FDC" type="IO" target="EMU" cdef-type="SIGNED" />
<register name="MDMA_S3_CURR_DESC_PTR"  group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 3 Source Current Descriptor Pointer Register" bit-size="32" read-address="0xFFC01FE0" write-address="0xFFC01FE0" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S3_CURR_ADDR"      group="MDMA" mask="FFFFFFFF" description="Memory DMA Stream 3 Source Current Address Register" bit-size="32" read-address="0xFFC01FE4" write-address="0xFFC01FE4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MDMA_S3_IRQ_STATUS"     group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source Interrupt/Status Register" bit-size="16" read-address="0xFFC01FE8" write-address="0xFFC01FE8" type="IO" target="EMU" />
<register name="MDMA_S3_PERIPHERAL_MAP" group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source Peripheral Map Register" bit-size="16" read-address="0xFFC01FEC" write-address="0xFFC01FEC" type="IO" target="EMU" />
<register name="MDMA_S3_CURR_X_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source Current X Count Register" bit-size="16" read-address="0xFFC01FF0" write-address="0xFFC01FF0" type="IO" target="EMU" />
<register name="MDMA_S3_CURR_Y_COUNT"   group="MDMA" mask="FFFF"     description="Memory DMA Stream 3 Source Current Y Count Register" bit-size="16" read-address="0xFFC01FF8" write-address="0xFFC01FF8" type="IO" target="EMU" />

	<!-- MDMA Source 3 (children) -->
	<register name="MDMA_S3_CONFIG_DMAEN"         parent="MDMA_S3_CONFIG"         bit-position="0"  bit-size="1" description="DMA Channel Enable" />
	<register name="MDMA_S3_CONFIG_WNR"           parent="MDMA_S3_CONFIG"         bit-position="1"  bit-size="1" description="DMA Direction" />
	<register name="MDMA_S3_CONFIG_WDSIZE"        parent="MDMA_S3_CONFIG"         bit-position="2"  bit-size="2" description="Transfer Word Size" />
	<register name="MDMA_S3_CONFIG_DMA2D"         parent="MDMA_S3_CONFIG"         bit-position="4"  bit-size="1" description="DMA Mode" />
	<register name="MDMA_S3_CONFIG_SYNC"          parent="MDMA_S3_CONFIG"         bit-position="5"  bit-size="1" description="Work Unit Transitions" />
	<register name="MDMA_S3_CONFIG_DI_SEL"        parent="MDMA_S3_CONFIG"         bit-position="6"  bit-size="1" description="Data Interrupt Timing Select" />
	<register name="MDMA_S3_CONFIG_DI_EN"         parent="MDMA_S3_CONFIG"         bit-position="7"  bit-size="1" description="Data Interrupt Enable" />
	<register name="MDMA_S3_CONFIG_NDSIZE"        parent="MDMA_S3_CONFIG"         bit-position="8"  bit-size="4" description="Flex Descriptor Size" />
	<register name="MDMA_S3_CONFIG_FLOW"          parent="MDMA_S3_CONFIG"         bit-position="12" bit-size="4" description="Next Operation" />

	<register name="MDMA_S3_NEXT_DESC_PTR_Low"    parent="MDMA_S3_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S3_NEXT_DESC_PTR_High"   parent="MDMA_S3_NEXT_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S3_START_ADDR_Low"       parent="MDMA_S3_START_ADDR"     bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S3_START_ADDR_High"      parent="MDMA_S3_START_ADDR"     bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S3_CURR_DESC_PTR_Low"    parent="MDMA_S3_CURR_DESC_PTR"  bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S3_CURR_DESC_PTR_High"   parent="MDMA_S3_CURR_DESC_PTR"  bit-position="16" bit-size="16" description="Upper 16" />
	<register name="MDMA_S3_CURR_ADDR_Low"        parent="MDMA_S3_CURR_ADDR"      bit-position="0"  bit-size="16" description="Lower 16" />
	<register name="MDMA_S3_CURR_ADDR_High"       parent="MDMA_S3_CURR_ADDR"      bit-position="16" bit-size="16" description="Upper 16" />

	<register name="MDMA_S3_IRQ_STATUS_DMA_DONE"  parent="MDMA_S3_IRQ_STATUS"     bit-position="0"  bit-size="1" description="DMA Completion Interrupt Status" />
	<register name="MDMA_S3_IRQ_STATUS_DMA_ERR"   parent="MDMA_S3_IRQ_STATUS"     bit-position="1"  bit-size="1" description="DMA Error Interrupt Status" />
	<register name="MDMA_S3_IRQ_STATUS_DFETCH"    parent="MDMA_S3_IRQ_STATUS"     bit-position="2"  bit-size="1" description="DMA Descriptor Fetch" />
	<register name="MDMA_S3_IRQ_STATUS_DMA_RUN"   parent="MDMA_S3_IRQ_STATUS"     bit-position="3"  bit-size="1" description="DMA Channel Running" />

	<register name="MDMA_S3_PERIPHERAL_MAP_CTYPE" parent="MDMA_S3_PERIPHERAL_MAP" bit-position="6"  bit-size="1" description="DMA Channel Type" />
	<register name="MDMA_S3_PERIPHERAL_MAP_PMAP"  parent="MDMA_S3_PERIPHERAL_MAP" bit-position="12" bit-size="4" description="Peripheral Mapped To This Channel" />

<register name="HMDMA0_CONTROL" group="HMDMA" mask="FFFF" description="Handshake MDMA0 Control Register" bit-size="16" read-address="0xFFC04500" write-address="0xFFC04500" type="IO" target="EMU" def-comment="Handshake MDMA 0 Registers" />
	<register name="HMDMA0_HMDMAEN" parent="HMDMA0_CONTROL" bit-position="0"  bit-size="1" description="Handshake MDMA Enable" />
	<register name="HMDMA0_REP"     parent="HMDMA0_CONTROL" bit-position="1"  bit-size="1" description="Handshake MDMA Request Polarity" />
	<register name="HMDMA0_UTE"     parent="HMDMA0_CONTROL" bit-position="3"  bit-size="1" description="Urgency Threshold Enable" />
	<register name="HMDMA0_OIE"     parent="HMDMA0_CONTROL" bit-position="4"  bit-size="1" description="Overflow Interrupt Enable" />
	<register name="HMDMA0_BDIE"    parent="HMDMA0_CONTROL" bit-position="5"  bit-size="1" description="Block Done Interrupt Enable" />
	<register name="HMDMA0_MBDI"    parent="HMDMA0_CONTROL" bit-position="6"  bit-size="1" description="Mask Block Done Interrupt" />
	<register name="HMDMA0_DRQ"     parent="HMDMA0_CONTROL" bit-position="8"  bit-size="2" description="Handshake MDMA Request Type" />
	<register name="HMDMA0_RBC"     parent="HMDMA0_CONTROL" bit-position="12" bit-size="1" description="Force Reload of BCOUNT" />
	<register name="HMDMA0_PS"      parent="HMDMA0_CONTROL" bit-position="13" bit-size="1" description="Pin Status" />
	<register name="HMDMA0_OI"      parent="HMDMA0_CONTROL" bit-position="14" bit-size="1" description="Overflow Interrupt Generated" />
	<register name="HMDMA0_BDI"     parent="HMDMA0_CONTROL" bit-position="15" bit-size="1" description="Block Done Interrupt Generated" />

<register name="HMDMA0_ECINIT" group="HMDMA" mask="FFFF" description="Handshake MDMA0 Initial Edge Count Register" bit-size="16" read-address="0xFFC04504" write-address="0xFFC04504" type="IO" target="EMU" />
<register name="HMDMA0_BCINIT" group="HMDMA" mask="FFFF" description="Handshake MDMA0 Initial Block Count Register" bit-size="16" read-address="0xFFC04508" write-address="0xFFC04508" type="IO" target="EMU" />
<register name="HMDMA0_ECOUNT" group="HMDMA" mask="FFFF" description="Handshake MDMA0 Current Edge Count Register" bit-size="16" read-address="0xFFC04514" write-address="0xFFC04514" type="IO" target="EMU" />
<register name="HMDMA0_BCOUNT" group="HMDMA" mask="FFFF" description="Handshake MDMA0 Current Block Count Register" bit-size="16" read-address="0xFFC04518" write-address="0xFFC04518" type="IO" target="EMU" />
<register name="HMDMA0_ECURGENT" group="HMDMA" mask="FFFF" description="Handshake MDMA0 Urgent Edge Count Threshhold Register" bit-size="16" read-address="0xFFC0450C" write-address="0xFFC0450C" type="IO" target="EMU" />
<register name="HMDMA0_ECOVERFLOW" group="HMDMA" mask="FFFF" description="Handshake MDMA0 Edge Count Overflow Interrupt Register" bit-size="16" read-address="0xFFC04510" write-address="0xFFC04510" type="IO" target="EMU" />

<register name="HMDMA1_CONTROL" group="HMDMA" mask="FFFF" description="Handshake MDMA1 Control Register" bit-size="16" read-address="0xFFC04540" write-address="0xFFC04540" type="IO" target="EMU" def-comment="Handshake MDMA 1 Registers" />
	<register name="HMDMA1_HMDMAEN" parent="HMDMA1_CONTROL" bit-position="0"  bit-size="1" description="Handshake MDMA Enable" />
	<register name="HMDMA1_REP"     parent="HMDMA1_CONTROL" bit-position="1"  bit-size="1" description="Handshake MDMA Request Polarity" />
	<register name="HMDMA1_UTE"     parent="HMDMA1_CONTROL" bit-position="3"  bit-size="1" description="Urgency Threshold Enable" />
	<register name="HMDMA1_OIE"     parent="HMDMA1_CONTROL" bit-position="4"  bit-size="1" description="Overflow Interrupt Enable" />
	<register name="HMDMA1_BDIE"    parent="HMDMA1_CONTROL" bit-position="5"  bit-size="1" description="Block Done Interrupt Enable" />
	<register name="HMDMA1_MBDI"    parent="HMDMA1_CONTROL" bit-position="6"  bit-size="1" description="Mask Block Done Interrupt" />
	<register name="HMDMA1_DRQ"     parent="HMDMA1_CONTROL" bit-position="8"  bit-size="2" description="Handshake MDMA Request Type" />
	<register name="HMDMA1_RBC"     parent="HMDMA1_CONTROL" bit-position="12" bit-size="1" description="Force Reload of BCOUNT" />
	<register name="HMDMA1_PS"      parent="HMDMA1_CONTROL" bit-position="13" bit-size="1" description="Pin Status" />
	<register name="HMDMA1_OI"      parent="HMDMA1_CONTROL" bit-position="14" bit-size="1" description="Overflow Interrupt Generated" />
	<register name="HMDMA1_BDI"     parent="HMDMA1_CONTROL" bit-position="15" bit-size="1" description="Block Done Interrupt Generated" />

<register name="HMDMA1_ECINIT" group="HMDMA" mask="FFFF" description="Handshake MDMA1 Initial Edge Count Register" bit-size="16" read-address="0xFFC04544" write-address="0xFFC04544" type="IO" target="EMU" />
<register name="HMDMA1_BCINIT" group="HMDMA" mask="FFFF" description="Handshake MDMA1 Initial Block Count Register" bit-size="16" read-address="0xFFC04548" write-address="0xFFC04548" type="IO" target="EMU" />
<register name="HMDMA1_ECURGENT" group="HMDMA" mask="FFFF" description="Handshake MDMA1 Urgent Edge Count Threshhold Register" bit-size="16" read-address="0xFFC0454C" write-address="0xFFC0454C" type="IO" target="EMU" />
<register name="HMDMA1_ECOVERFLOW" group="HMDMA" mask="FFFF" description="Handshake MDMA1 Edge Count Overflow Interrupt Register" bit-size="16" read-address="0xFFC04550" write-address="0xFFC04550" type="IO" target="EMU" />
<register name="HMDMA1_ECOUNT" group="HMDMA" mask="FFFF" description="Handshake MDMA1 Current Edge Count Register" bit-size="16" read-address="0xFFC04554" write-address="0xFFC04554" type="IO" target="EMU" />
<register name="HMDMA1_BCOUNT" group="HMDMA" mask="FFFF" description="Handshake MDMA1 Current Block Count Register" bit-size="16" read-address="0xFFC04558" write-address="0xFFC04558" type="IO" target="EMU" />


<!-- Proc HWR, chap  6, EBIU Register Definitions  -->

<register name="EBIU_AMGCTL" group="EBIU" mask="FFFF" description="Asynchronous Memory Global Control Register" bit-size="16" read-address="0xFFC00A00" write-address="0xFFC00A00" type="IO" target="EMU" def-comment="Asynchronous Memory Control Registers" />
<register name="EBIU_AMBCTL0" group="EBIU" mask="FFFFFFFF" description="Asynchronous Memory Bank Control Register" bit-size="32" read-address="0xFFC00A04" write-address="0xFFC00A04" type="IO" target="EMU" />
<register name="EBIU_AMBCTL1" group="EBIU" mask="FFFFFFFF" description="Asynchronous Memory Bank Control Register" bit-size="32" read-address="0xFFC00A08" write-address="0xFFC00A08" type="IO" target="EMU" />
<register name="EBIU_MBSCTL" group="EBIU" mask="FFFFFFFF" description="Asynchronous Memory Bank Select Control Register" bit-size="32" read-address="0xFFC00A0C" write-address="0xFFC00A0C" type="IO" target="EMU" />
<register name="EBIU_ARBSTAT" group="EBIU" mask="FFFFFFFF" description="Asynchronous Memory Arbiter Status Register" bit-size="32" read-address="0xFFC00A10" write-address="0xFFC00A10" type="IO" target="EMU" />
<register name="EBIU_MODE" group="EBIU" mask="FFFFFFFF" description="Asynchronous Mode Control Register" bit-size="32" read-address="0xFFC00A14" write-address="0xFFC00A14" type="IO" target="EMU" />
<register name="EBIU_FCTL" group="EBIU" mask="FFFFFFFF" description="Asynchronous Memory Flash Control Register" bit-size="32" read-address="0xFFC00A18" write-address="0xFFC00A18" type="IO" target="EMU" />
<register name="EBIU_DDRCTL0" group="EBIU" mask="FFFFFFFF" description="DDR Memory Control 0 Register" bit-size="32" read-address="0xFFC00A20" write-address="0xFFC00A20" type="IO" target="EMU" def-comment="DDR Memory Control Registers" />
<register name="EBIU_DDRCTL1" group="EBIU" mask="FFFFFFFF" description="DDR Memory Control 1 Register" bit-size="32" read-address="0xFFC00A24" write-address="0xFFC00A24" type="IO" target="EMU" />
<register name="EBIU_DDRCTL2" group="EBIU" mask="FFFFFFFF" description="DDR Memory Control 2 Register" bit-size="32" read-address="0xFFC00A28" write-address="0xFFC00A28" type="IO" target="EMU" />
<register name="EBIU_DDRCTL3" group="EBIU" mask="FFFFFFFF" description="DDR Memory Control 3 Register" bit-size="32" read-address="0xFFC00A2C" write-address="0xFFC00A2C" type="IO" target="EMU" />
<register name="EBIU_DDRQUE" group="EBIU" mask="FFFFFFFF" description="DDR Queue Configuration Register" bit-size="32" read-address="0xFFC00A30" write-address="0xFFC00A30" type="IO" target="EMU" />
<register name="EBIU_ERRADD" group="EBIU" mask="FFFFFFFF" description="DDR Error Address Register" bit-size="32" read-address="0xFFC00A34" write-address="0xFFC00A34" type="IO" target="EMU" cdef-type="ADDR" />
<register name="EBIU_ERRMST" group="EBIU" mask="FFFF" description="DDR Error Master Register" bit-size="16" read-address="0xFFC00A38" write-address="0xFFC00A38" type="IO" target="EMU" />
<register name="EBIU_RSTCTL" group="EBIU" mask="FFFF" description="DDR Reset Control Register" bit-size="16" read-address="0xFFC00A3C" write-address="0xFFC00A3C" type="IO" target="EMU" />
<register name="EBIU_DDRBRC0" group="EBIU" mask="FFFFFFFF" description="DDR Bank0 Read Count Register" bit-size="32" read-address="0xFFC00A60" write-address="0xFFC00A60" type="IO" target="EMU" def-comment="DDR BankRead and Write Count Registers" />
<register name="EBIU_DDRBRC1" group="EBIU" mask="FFFFFFFF" description="DDR Bank1 Read Count Register" bit-size="32" read-address="0xFFC00A64" write-address="0xFFC00A64" type="IO" target="EMU" />
<register name="EBIU_DDRBRC2" group="EBIU" mask="FFFFFFFF" description="DDR Bank2 Read Count Register" bit-size="32" read-address="0xFFC00A68" write-address="0xFFC00A68" type="IO" target="EMU" />
<register name="EBIU_DDRBRC3" group="EBIU" mask="FFFFFFFF" description="DDR Bank3 Read Count Register" bit-size="32" read-address="0xFFC00A6C" write-address="0xFFC00A6C" type="IO" target="EMU" />
<register name="EBIU_DDRBRC4" group="EBIU" mask="FFFFFFFF" description="DDR Bank4 Read Count Register" bit-size="32" read-address="0xFFC00A70" write-address="0xFFC00A70" type="IO" target="EMU" />
<register name="EBIU_DDRBRC5" group="EBIU" mask="FFFFFFFF" description="DDR Bank5 Read Count Register" bit-size="32" read-address="0xFFC00A74" write-address="0xFFC00A74" type="IO" target="EMU" />
<register name="EBIU_DDRBRC6" group="EBIU" mask="FFFFFFFF" description="DDR Bank6 Read Count Register" bit-size="32" read-address="0xFFC00A78" write-address="0xFFC00A78" type="IO" target="EMU" />
<register name="EBIU_DDRBRC7" group="EBIU" mask="FFFFFFFF" description="DDR Bank7 Read Count Register" bit-size="32" read-address="0xFFC00A7C" write-address="0xFFC00A7C" type="IO" target="EMU" />
<register name="EBIU_DDRBWC0" group="EBIU" mask="FFFFFFFF" description="DDR Bank0 Write Count Register" bit-size="32" read-address="0xFFC00A80" write-address="0xFFC00A80" type="IO" target="EMU" />
<register name="EBIU_DDRBWC1" group="EBIU" mask="FFFFFFFF" description="DDR Bank1 Write Count Register" bit-size="32" read-address="0xFFC00A84" write-address="0xFFC00A84" type="IO" target="EMU" />
<register name="EBIU_DDRBWC2" group="EBIU" mask="FFFFFFFF" description="DDR Bank2 Write Count Register" bit-size="32" read-address="0xFFC00A88" write-address="0xFFC00A88" type="IO" target="EMU" />
<register name="EBIU_DDRBWC3" group="EBIU" mask="FFFFFFFF" description="DDR Bank3 Write Count Register" bit-size="32" read-address="0xFFC00A8C" write-address="0xFFC00A8C" type="IO" target="EMU" />
<register name="EBIU_DDRBWC4" group="EBIU" mask="FFFFFFFF" description="DDR Bank4 Write Count Register" bit-size="32" read-address="0xFFC00A90" write-address="0xFFC00A90" type="IO" target="EMU" />
<register name="EBIU_DDRBWC5" group="EBIU" mask="FFFFFFFF" description="DDR Bank5 Write Count Register" bit-size="32" read-address="0xFFC00A94" write-address="0xFFC00A94" type="IO" target="EMU" />
<register name="EBIU_DDRBWC6" group="EBIU" mask="FFFFFFFF" description="DDR Bank6 Write Count Register" bit-size="32" read-address="0xFFC00A98" write-address="0xFFC00A98" type="IO" target="EMU" />
<register name="EBIU_DDRBWC7" group="EBIU" mask="FFFFFFFF" description="DDR Bank7 Write Count Register" bit-size="32" read-address="0xFFC00A9C" write-address="0xFFC00A9C" type="IO" target="EMU" />
<register name="EBIU_DDRACCT" group="EBIU" mask="FFFFFFFF" description="DDR Activation Count Register" bit-size="32" read-address="0xFFC00AA0" write-address="0xFFC00AA0" type="IO" target="EMU" />
<register name="EBIU_DDRTACT" group="EBIU" mask="FFFFFFFF" description="DDR Turn Around Count Register" bit-size="32" read-address="0xFFC00AA8" write-address="0xFFC00AA8" type="IO" target="EMU" />
<register name="EBIU_DDRARCT" group="EBIU" mask="FFFFFFFF" description="DDR Auto-refresh Count Register" bit-size="32" read-address="0xFFC00AAC" write-address="0xFFC00AAC" type="IO" target="EMU" />
<register name="EBIU_DDRGC0" group="EBIU" mask="FFFFFFFF" description="DDR Grant Count 0 Register" bit-size="32" read-address="0xFFC00AB0" write-address="0xFFC00AB0" type="IO" target="EMU" />
<register name="EBIU_DDRGC1" group="EBIU" mask="FFFFFFFF" description="DDR Grant Count 1 Register" bit-size="32" read-address="0xFFC00AB4" write-address="0xFFC00AB4" type="IO" target="EMU" />
<register name="EBIU_DDRGC2" group="EBIU" mask="FFFFFFFF" description="DDR Grant Count 2 Register" bit-size="32" read-address="0xFFC00AB8" write-address="0xFFC00AB8" type="IO" target="EMU" />
<register name="EBIU_DDRGC3" group="EBIU" mask="FFFFFFFF" description="DDR Grant Count 3 Register" bit-size="32" read-address="0xFFC00ABC" write-address="0xFFC00ABC" type="IO" target="EMU" />
<register name="EBIU_DDRMCEN" group="EBIU" mask="FFFFFFFF" description="DDR Metrics Counter Enable Register" bit-size="32" read-address="0xFFC00AC0" write-address="0xFFC00AC0" type="IO" target="EMU" />
<register name="EBIU_DDRMCCL" group="EBIU" mask="FFFFFFFF" description="DDR Metrics Counter Clear Register" bit-size="32" read-address="0xFFC00AC4" write-address="0xFFC00AC4" type="IO" target="EMU" />


<!-- Proc HWR, chap  7, PIXC Registers Definitions -->

<register name="PIXC_CTL" group="PIXC" mask="FFFF" description="Overlay enable, resampling mode, I/O data format, transparency enable, watermark level, FIFO status" bit-size="16" read-address="0xFFC04400" write-address="0xFFC04400" type="IO" target="EMU" def-comment="Pixel Compositor (PIXC) Registers" />
<register name="PIXC_PPL" group="PIXC" mask="FFFF" description="Holds the number of pixels per line of the display" bit-size="16" read-address="0xFFC04404" write-address="0xFFC04404" type="IO" target="EMU" />
<register name="PIXC_LPF" group="PIXC" mask="FFFF" description="Holds the number of lines per frame of the display" bit-size="16" read-address="0xFFC04408" write-address="0xFFC04408" type="IO" target="EMU" />
<register name="PIXC_AHSTART" group="PIXC" mask="FFFF" description="Contains horizontal start pixel information of the overlay data (set A)" bit-size="16" read-address="0xFFC0440C" write-address="0xFFC0440C" type="IO" target="EMU" />
<register name="PIXC_AHEND" group="PIXC" mask="FFFFFFFF" description="Contains horizontal end pixel information of the overlay data (set A)" bit-size="16" read-address="0xFFC04410" write-address="0xFFC04410" type="IO" target="EMU" />
<register name="PIXC_AVSTART" group="PIXC" mask="FFFFFFFF" description="Contains vertical start pixel information of the overlay data (set A)" bit-size="16" read-address="0xFFC04414" write-address="0xFFC04414" type="IO" target="EMU" />
<register name="PIXC_AVEND" group="PIXC" mask="FFFF" description="Contains vertical end pixel information of the overlay data (set A)" bit-size="16" read-address="0xFFC04418" write-address="0xFFC04418" type="IO" target="EMU" />
<register name="PIXC_ATRANSP" group="PIXC" mask="FFFF" description="Contains the transparency ratio (set A)" bit-size="16" read-address="0xFFC0441C" write-address="0xFFC0441C" type="IO" target="EMU" />
<register name="PIXC_BHSTART" group="PIXC" mask="FFFF" description="Contains horizontal start pixel information of the overlay data (set B)" bit-size="16" read-address="0xFFC04420" write-address="0xFFC04420" type="IO" target="EMU" />
<register name="PIXC_BHEND" group="PIXC" mask="FFFF" description="Contains horizontal end pixel information of the overlay data (set B)" bit-size="16" read-address="0xFFC04424" write-address="0xFFC04424" type="IO" target="EMU" />
<register name="PIXC_BVSTART" group="PIXC" mask="FFFF" description="Contains vertical start pixel information of the overlay data (set B)" bit-size="16" read-address="0xFFC04428" write-address="0xFFC04428" type="IO" target="EMU" />
<register name="PIXC_BVEND" group="PIXC" mask="FFFFFFFF" description="Contains vertical end pixel information of the overlay data (set B)" bit-size="16" read-address="0xFFC0442C" write-address="0xFFC0442C" type="IO" target="EMU" />
<register name="PIXC_BTRANSP" group="PIXC" mask="FFFFFFFF" description="Contains the transparency ratio (set B)" bit-size="16" read-address="0xFFC04430" write-address="0xFFC04430" type="IO" target="EMU" />
<register name="PIXC_INTRSTAT" group="PIXC" mask="FFFF" description="Overlay interrupt configuration/status" bit-size="16" read-address="0xFFC0443C" write-address="0xFFC0443C" type="IO" target="EMU" />
<register name="PIXC_RYCON" group="PIXC" mask="FFFF" description="Color space conversion matrix register. Contains the R/Y conversion coefficients" bit-size="32" read-address="0xFFC04440" write-address="0xFFC04440" type="IO" target="EMU" />
<register name="PIXC_GUCON" group="PIXC" mask="FFFF" description="Color space conversion matrix register. Contains the G/U conversion coefficients" bit-size="32" read-address="0xFFC04444" write-address="0xFFC04444" type="IO" target="EMU" />
<register name="PIXC_BVCON" group="PIXC" mask="FFFF" description="Color space conversion matrix register. Contains the B/V conversion coefficients" bit-size="32" read-address="0xFFC04448" write-address="0xFFC04448" type="IO" target="EMU" />
<register name="PIXC_CCBIAS" group="PIXC" mask="FFFFFFFF" description="Bias values for the color space conversion matrix" bit-size="32" read-address="0xFFC0444C" write-address="0xFFC0444C" type="IO" target="EMU" />
<register name="PIXC_TC" group="PIXC" mask="FFFFFFFF" description="Holds the transparent color value" bit-size="32" read-address="0xFFC04450" write-address="0xFFC04450" type="IO" target="EMU" />



<!-- Proc HWR, chap  8, HOST Registers Definitions -->

<register name="HOST_CONTROL" group="HOSTDP" mask="FFFF" description="HOSTDP Control Register" bit-size="16" read-address="0xFFC03A00" write-address="0xFFC03A00" type="IO" target="EMU" def-comment="HOST Port Registers" />
	<register name="HOSTDP_EN"        parent="HOST_CONTROL" bit-position="0"  bit-size="1" description="HOSTDP Enable" />
	<register name="HOSTDP_END"       parent="HOST_CONTROL" bit-position="1"  bit-size="1" description="HOSTDP Endian" />
	<register name="HOSTDP_DATA_SIZE" parent="HOST_CONTROL" bit-position="2"  bit-size="1" description="Data Size" />
	<register name="HOSTDP_RST"       parent="HOST_CONTROL" bit-position="3"  bit-size="1" description="HOSTDP Reset" />
	<register name="HRDY_OVR"         parent="HOST_CONTROL" bit-position="5"  bit-size="1" description="HRDY Override" />
	<register name="INT_MODE"         parent="HOST_CONTROL" bit-position="6"  bit-size="1" description="Interrupt Mode" />
	<register name="BT_EN"            parent="HOST_CONTROL" bit-position="7"  bit-size="1" description="Bus Timeout Enable" />
	<register name="EHW"              parent="HOST_CONTROL" bit-position="8"  bit-size="1" description="Enable Host Write" />
	<register name="EHR"              parent="HOST_CONTROL" bit-position="9"  bit-size="1" description="Enable Host Read" />
	<register name="BDR"              parent="HOST_CONTROL" bit-position="10" bit-size="1" description="Burst DMA Requests" />

<register name="HOST_STATUS" group="HOSTDP" mask="FFFF" description="HOSTDP Status Register" bit-size="16" read-address="0xFFC03A04" write-address="0xFFC03A04" type="IO" target="EMU" />
	<register name="DMA_RDY"          parent="HOST_STATUS" bit-position="0"  bit-size="1" description="DMA Ready" />
	<register name="FIFOFULL"         parent="HOST_STATUS" bit-position="1"  bit-size="1" description="FIFO Full" />
	<register name="FIFOEMPTY"        parent="HOST_STATUS" bit-position="2"  bit-size="1" description="FIFO Empty" />
	<register name="DMA_CMPLT"        parent="HOST_STATUS" bit-position="3"  bit-size="1" description="DMA Complete" />
	<register name="HSHK"             parent="HOST_STATUS" bit-position="4"  bit-size="1" description="Host Handshake" />
	<register name="HOSTDP_TOUT"      parent="HOST_STATUS" bit-position="5"  bit-size="1" description="HOSTDP Timeout" />
	<register name="HIRQ"             parent="HOST_STATUS" bit-position="6"  bit-size="1" description="Host Interrupt Request" />
	<register name="ALLOW_CNFG"       parent="HOST_STATUS" bit-position="7"  bit-size="1" description="Allow New Configuration" />
	<register name="DMA_DIR"          parent="HOST_STATUS" bit-position="8"  bit-size="1" description="DMA Direction" />
	<register name="BTE"              parent="HOST_STATUS" bit-position="9"  bit-size="1" description="Bus Timeout Enabled" />

<register name="HOST_TIMEOUT" group="HOSTDP" mask="FFFF" description="HOSTDP Acknowledge Mode Timeout Register" bit-size="16" read-address="0xFFC03A08" write-address="0xFFC03A08" type="IO" target="EMU" />
	<register name="COUNT_TIMEOUT"    parent="HOST_TIMEOUT" bit-position="11" bit-size="6" description="HOSTDP Timeout count" />


<!-- Proc HWR, chap  9, PORTS-IRQS Register Definitions -->

<register name="PORTA_FER" group="Port_A" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC014C0" write-address="0xFFC014C0" type="IO" target="EMU" def-comment="Port A Registers" />
<register name="PORTA" group="Port_A" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC014C4" write-address="0xFFC014C4" type="IO" target="EMU" />
<register name="PORTA_SET" group="Port_A" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC014C8" write-address="0xFFC014C8" type="IO" target="EMU" />
<register name="PORTA_CLEAR" group="Port_A" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC014CC" write-address="0xFFC014CC" type="IO" target="EMU" />
<register name="PORTA_DIR_SET" group="Port_A" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC014D0" write-address="0xFFC014D0" type="IO" target="EMU" />
<register name="PORTA_DIR_CLEAR" group="Port_A" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC014D4" write-address="0xFFC014D4" type="IO" target="EMU" />
<register name="PORTA_INEN" group="Port_A" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC014D8" write-address="0xFFC014D8" type="IO" target="EMU" />
<register name="PORTA_MUX" group="Port_A" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC014DC" write-address="0xFFC014DC" type="IO" target="EMU" />

<register name="PORTB_FER" group="Port_B" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC014E0" write-address="0xFFC014E0" type="IO" target="EMU" def-comment="Port B Registers" />
<register name="PORTB" group="Port_B" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC014E4" write-address="0xFFC014E4" type="IO" target="EMU" />
<register name="PORTB_SET" group="Port_B" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC014E8" write-address="0xFFC014E8" type="IO" target="EMU" />
<register name="PORTB_CLEAR" group="Port_B" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC014EC" write-address="0xFFC014EC" type="IO" target="EMU" />
<register name="PORTB_DIR_SET" group="Port_B" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC014F0" write-address="0xFFC014F0" type="IO" target="EMU" />
<register name="PORTB_DIR_CLEAR" group="Port_B" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC014F4" write-address="0xFFC014F4" type="IO" target="EMU" />
<register name="PORTB_INEN" group="Port_B" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC014F8" write-address="0xFFC014F8" type="IO" target="EMU" />
<register name="PORTB_MUX" group="Port_B" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC014FC" write-address="0xFFC014FC" type="IO" target="EMU" />

<register name="PORTC_FER" group="Port_C" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC01500" write-address="0xFFC01500" type="IO" target="EMU" def-comment="Port C Registers" />
<register name="PORTC" group="Port_C" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC01504" write-address="0xFFC01504" type="IO" target="EMU" />
<register name="PORTC_SET" group="Port_C" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC01508" write-address="0xFFC01508" type="IO" target="EMU" />
<register name="PORTC_CLEAR" group="Port_C" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC0150C" write-address="0xFFC0150C" type="IO" target="EMU" />
<register name="PORTC_DIR_SET" group="Port_C" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC01510" write-address="0xFFC01510" type="IO" target="EMU" />
<register name="PORTC_DIR_CLEAR" group="Port_C" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC01514" write-address="0xFFC01514" type="IO" target="EMU" />
<register name="PORTC_INEN" group="Port_C" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC01518" write-address="0xFFC01518" type="IO" target="EMU" />
<register name="PORTC_MUX" group="Port_C" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC0151C" write-address="0xFFC0151C" type="IO" target="EMU" />

<register name="PORTD_FER" group="Port_D" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC01520" write-address="0xFFC01520" type="IO" target="EMU" def-comment="Port D Registers" />
<register name="PORTD" group="Port_D" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC01524" write-address="0xFFC01524" type="IO" target="EMU" />
<register name="PORTD_SET" group="Port_D" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC01528" write-address="0xFFC01528" type="IO" target="EMU" />
<register name="PORTD_CLEAR" group="Port_D" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC0152C" write-address="0xFFC0152C" type="IO" target="EMU" />
<register name="PORTD_DIR_SET" group="Port_D" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC01530" write-address="0xFFC01530" type="IO" target="EMU" />
<register name="PORTD_DIR_CLEAR" group="Port_D" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC01534" write-address="0xFFC01534" type="IO" target="EMU" />
<register name="PORTD_INEN" group="Port_D" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC01538" write-address="0xFFC01538" type="IO" target="EMU" />
<register name="PORTD_MUX" group="Port_D" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC0153C" write-address="0xFFC0153C" type="IO" target="EMU" />

<register name="PORTE_FER" group="Port_E" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC01540" write-address="0xFFC01540" type="IO" target="EMU" def-comment="Port E Registers" />
<register name="PORTE" group="Port_E" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC01544" write-address="0xFFC01544" type="IO" target="EMU" />
<register name="PORTE_SET" group="Port_E" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC01548" write-address="0xFFC01548" type="IO" target="EMU" />
<register name="PORTE_CLEAR" group="Port_E" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC0154C" write-address="0xFFC0154C" type="IO" target="EMU" />
<register name="PORTE_DIR_SET" group="Port_E" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC01550" write-address="0xFFC01550" type="IO" target="EMU" />
<register name="PORTE_DIR_CLEAR" group="Port_E" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC01554" write-address="0xFFC01554" type="IO" target="EMU" />
<register name="PORTE_INEN" group="Port_E" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC01558" write-address="0xFFC01558" type="IO" target="EMU" />
<register name="PORTE_MUX" group="Port_E" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC0155C" write-address="0xFFC0155C" type="IO" target="EMU" />

<register name="PORTF_FER" group="Port_F" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC01560" write-address="0xFFC01560" type="IO" target="EMU" def-comment="Port F Registers" />
<register name="PORTF" group="Port_F" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC01564" write-address="0xFFC01564" type="IO" target="EMU" />
<register name="PORTF_SET" group="Port_F" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC01568" write-address="0xFFC01568" type="IO" target="EMU" />
<register name="PORTF_CLEAR" group="Port_F" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC0156C" write-address="0xFFC0156C" type="IO" target="EMU" />
<register name="PORTF_DIR_SET" group="Port_F" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC01570" write-address="0xFFC01570" type="IO" target="EMU" />
<register name="PORTF_DIR_CLEAR" group="Port_F" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC01574" write-address="0xFFC01574" type="IO" target="EMU" />
<register name="PORTF_INEN" group="Port_F" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC01578" write-address="0xFFC01578" type="IO" target="EMU" />
<register name="PORTF_MUX" group="Port_F" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC0157C" write-address="0xFFC0157C" type="IO" target="EMU" />

<register name="PORTG_FER" group="Port_G" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC01580" write-address="0xFFC01580" type="IO" target="EMU" def-comment="Port G Registers" />
<register name="PORTG" group="Port_G" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC01584" write-address="0xFFC01584" type="IO" target="EMU" />
<register name="PORTG_SET" group="Port_G" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC01588" write-address="0xFFC01588" type="IO" target="EMU" />
<register name="PORTG_CLEAR" group="Port_G" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC0158C" write-address="0xFFC0158C" type="IO" target="EMU" />
<register name="PORTG_DIR_SET" group="Port_G" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC01590" write-address="0xFFC01590" type="IO" target="EMU" />
<register name="PORTG_DIR_CLEAR" group="Port_G" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC01594" write-address="0xFFC01594" type="IO" target="EMU" />
<register name="PORTG_INEN" group="Port_G" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC01598" write-address="0xFFC01598" type="IO" target="EMU" />
<register name="PORTG_MUX" group="Port_G" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC0159C" write-address="0xFFC0159C" type="IO" target="EMU" />

<register name="PORTH_FER" group="Port_H" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC015A0" write-address="0xFFC015A0" type="IO" target="EMU" def-comment="Port H Registers" />
<register name="PORTH" group="Port_H" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC015A4" write-address="0xFFC015A4" type="IO" target="EMU" />
<register name="PORTH_SET" group="Port_H" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC015A8" write-address="0xFFC015A8" type="IO" target="EMU" />
<register name="PORTH_CLEAR" group="Port_H" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC015AC" write-address="0xFFC015AC" type="IO" target="EMU" />
<register name="PORTH_DIR_SET" group="Port_H" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC015B0" write-address="0xFFC015B0" type="IO" target="EMU" />
<register name="PORTH_DIR_CLEAR" group="Port_H" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC015B4" write-address="0xFFC015B4" type="IO" target="EMU" />
<register name="PORTH_INEN" group="Port_H" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC015B8" write-address="0xFFC015B8" type="IO" target="EMU" />
<register name="PORTH_MUX" group="Port_H" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC015BC" write-address="0xFFC015BC" type="IO" target="EMU" />

<register name="PORTI_FER" group="Port_I" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC015C0" write-address="0xFFC015C0" type="IO" target="EMU" def-comment="Port I Registers" />
<register name="PORTI" group="Port_I" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC015C4" write-address="0xFFC015C4" type="IO" target="EMU" />
<register name="PORTI_SET" group="Port_I" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC015C8" write-address="0xFFC015C8" type="IO" target="EMU" />
<register name="PORTI_CLEAR" group="Port_I" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC015CC" write-address="0xFFC015CC" type="IO" target="EMU" />
<register name="PORTI_DIR_SET" group="Port_I" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC015D0" write-address="0xFFC015D0" type="IO" target="EMU" />
<register name="PORTI_DIR_CLEAR" group="Port_I" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC015D4" write-address="0xFFC015D4" type="IO" target="EMU" />
<register name="PORTI_INEN" group="Port_I" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC015D8" write-address="0xFFC015D8" type="IO" target="EMU" />
<register name="PORTI_MUX" group="Port_I" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC015DC" write-address="0xFFC015DC" type="IO" target="EMU" />

<register name="PORTJ_FER" group="Port_J" mask="FFFF" description="Function Enable Register" bit-size="16" read-address="0xFFC015E0" write-address="0xFFC015E0" type="IO" target="EMU" def-comment="Port J Registers" />
<register name="PORTJ" group="Port_J" mask="FFFF" description="GPIO Data Register" bit-size="16" read-address="0xFFC015E4" write-address="0xFFC015E4" type="IO" target="EMU" />
<register name="PORTJ_SET" group="Port_J" mask="FFFF" description="GPIO Data Set Register" bit-size="16" read-address="0xFFC015E8" write-address="0xFFC015E8" type="IO" target="EMU" />
<register name="PORTJ_CLEAR" group="Port_J" mask="FFFF" description="GPIO Data Clear Register" bit-size="16" read-address="0xFFC015EC" write-address="0xFFC015EC" type="IO" target="EMU" />
<register name="PORTJ_DIR_SET" group="Port_J" mask="FFFF" description="GPIO Direction Set Register" bit-size="16" read-address="0xFFC015F0" write-address="0xFFC015F0" type="IO" target="EMU" />
<register name="PORTJ_DIR_CLEAR" group="Port_J" mask="FFFF" description="GPIO Direction Clear Register" bit-size="16" read-address="0xFFC015F4" write-address="0xFFC015F4" type="IO" target="EMU" />
<register name="PORTJ_INEN" group="Port_J" mask="FFFF" description="GPIO Input Enable Register" bit-size="16" read-address="0xFFC015F8" write-address="0xFFC015F8" type="IO" target="EMU" />
<register name="PORTJ_MUX" group="Port_J" mask="FFFFFFFF" description="Multiplexer Control Register" bit-size="32" read-address="0xFFC015FC" write-address="0xFFC015FC" type="IO" target="EMU" />

<register name="PINT0_MASK_SET" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Mask Set Register" bit-size="32" read-address="0xFFC01400" write-address="0xFFC01400" type="IO" target="EMU" def-comment="Port Interrupt 0 Registers (32-bit)" />
<register name="PINT0_MASK_CLEAR" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Mask Clear Register" bit-size="32" read-address="0xFFC01404" write-address="0xFFC01404" type="IO" target="EMU" />
<register name="PINT0_IRQ" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Interrupt Request Register" bit-size="32" read-address="0xFFC01408" write-address="0xFFC01408" type="IO" target="EMU" />
<register name="PINT0_ASSIGN" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Port Assign Register" bit-size="32" read-address="0xFFC0140C" write-address="0xFFC0140C" type="IO" target="EMU" />
<register name="PINT0_EDGE_SET" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Edge-sensitivity Set Register" bit-size="32" read-address="0xFFC01410" write-address="0xFFC01410" type="IO" target="EMU" />
<register name="PINT0_EDGE_CLEAR" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Edge-sensitivity Clear Register" bit-size="32" read-address="0xFFC01414" write-address="0xFFC01414" type="IO" target="EMU" />
<register name="PINT0_INVERT_SET" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Inversion Set Register" bit-size="32" read-address="0xFFC01418" write-address="0xFFC01418" type="IO" target="EMU" />
<register name="PINT0_INVERT_CLEAR" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Inversion Clear Register" bit-size="32" read-address="0xFFC0141C" write-address="0xFFC0141C" type="IO" target="EMU" />
<register name="PINT0_PINSTATE" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Pin Status Register" bit-size="32" read-address="0xFFC01420" write-address="0xFFC01420" type="IO" target="EMU" />
<register name="PINT0_LATCH" group="PINT_0" mask="FFFFFFFF" description="Pin Interrupt 0 Latch Register" bit-size="32" read-address="0xFFC01424" write-address="0xFFC01424" type="IO" target="EMU" />

<register name="PINT1_MASK_SET" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Mask Set Register" bit-size="32" read-address="0xFFC01430" write-address="0xFFC01430" type="IO" target="EMU" def-comment="Port Interrupt 1 Registers (32-bit)" />
<register name="PINT1_MASK_CLEAR" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Mask Clear Register" bit-size="32" read-address="0xFFC01434" write-address="0xFFC01434" type="IO" target="EMU" />
<register name="PINT1_IRQ" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Interrupt Request Register" bit-size="32" read-address="0xFFC01438" write-address="0xFFC01438" type="IO" target="EMU" />
<register name="PINT1_ASSIGN" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Port Assign Register" bit-size="32" read-address="0xFFC0143C" write-address="0xFFC0143C" type="IO" target="EMU" />
<register name="PINT1_EDGE_SET" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Edge-sensitivity Set Register" bit-size="32" read-address="0xFFC01440" write-address="0xFFC01440" type="IO" target="EMU" />
<register name="PINT1_EDGE_CLEAR" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Edge-sensitivity Clear Register" bit-size="32" read-address="0xFFC01444" write-address="0xFFC01444" type="IO" target="EMU" />
<register name="PINT1_INVERT_SET" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Inversion Set Register" bit-size="32" read-address="0xFFC01448" write-address="0xFFC01448" type="IO" target="EMU" />
<register name="PINT1_INVERT_CLEAR" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Inversion Clear Register" bit-size="32" read-address="0xFFC0144C" write-address="0xFFC0144C" type="IO" target="EMU" />
<register name="PINT1_PINSTATE" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Pin Status Register" bit-size="32" read-address="0xFFC01450" write-address="0xFFC01450" type="IO" target="EMU" />
<register name="PINT1_LATCH" group="PINT_1" mask="FFFFFFFF" description="Pin Interrupt 1 Latch Register" bit-size="32" read-address="0xFFC01454" write-address="0xFFC01454" type="IO" target="EMU" />

<register name="PINT2_MASK_SET" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Mask Set Register" bit-size="32" read-address="0xFFC01460" write-address="0xFFC01460" type="IO" target="EMU" def-comment="Port Interrupt 2 Registers (32-bit)" />
<register name="PINT2_MASK_CLEAR" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Mask Clear Register" bit-size="32" read-address="0xFFC01464" write-address="0xFFC01464" type="IO" target="EMU" />
<register name="PINT2_IRQ" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Interrupt Request Register" bit-size="32" read-address="0xFFC01468" write-address="0xFFC01468" type="IO" target="EMU" />
<register name="PINT2_ASSIGN" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Port Assign Register" bit-size="32" read-address="0xFFC0146C" write-address="0xFFC0146C" type="IO" target="EMU" />
<register name="PINT2_EDGE_SET" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Edge-sensitivity Set Register" bit-size="32" read-address="0xFFC01470" write-address="0xFFC01470" type="IO" target="EMU" />
<register name="PINT2_EDGE_CLEAR" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Edge-sensitivity Clear Register" bit-size="32" read-address="0xFFC01474" write-address="0xFFC01474" type="IO" target="EMU" />
<register name="PINT2_INVERT_SET" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Inversion Set Register" bit-size="32" read-address="0xFFC01478" write-address="0xFFC01478" type="IO" target="EMU" />
<register name="PINT2_INVERT_CLEAR" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Inversion Clear Register" bit-size="32" read-address="0xFFC0147C" write-address="0xFFC0147C" type="IO" target="EMU" />
<register name="PINT2_PINSTATE" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Pin Status Register" bit-size="32" read-address="0xFFC01480" write-address="0xFFC01480" type="IO" target="EMU" />
<register name="PINT2_LATCH" group="PINT_2" mask="FFFFFFFF" description="Pin Interrupt 2 Latch Register" bit-size="32" read-address="0xFFC01484" write-address="0xFFC01484" type="IO" target="EMU" />

<register name="PINT3_MASK_SET" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Mask Set Register" bit-size="32" read-address="0xFFC01490" write-address="0xFFC01490" type="IO" target="EMU" def-comment="Port Interrupt 3 Registers (32-bit)" />
<register name="PINT3_MASK_CLEAR" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Mask Clear Register" bit-size="32" read-address="0xFFC01494" write-address="0xFFC01494" type="IO" target="EMU" />
<register name="PINT3_IRQ" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Interrupt Request Register" bit-size="32" read-address="0xFFC01498" write-address="0xFFC01498" type="IO" target="EMU" />
<register name="PINT3_ASSIGN" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Port Assign Register" bit-size="32" read-address="0xFFC0149C" write-address="0xFFC0149C" type="IO" target="EMU" />
<register name="PINT3_EDGE_SET" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Edge-sensitivity Set Register" bit-size="32" read-address="0xFFC014A0" write-address="0xFFC014A0" type="IO" target="EMU" />
<register name="PINT3_EDGE_CLEAR" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Edge-sensitivity Clear Register" bit-size="32" read-address="0xFFC014A4" write-address="0xFFC014A4" type="IO" target="EMU" />
<register name="PINT3_INVERT_SET" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Inversion Set Register" bit-size="32" read-address="0xFFC014A8" write-address="0xFFC014A8" type="IO" target="EMU" />
<register name="PINT3_INVERT_CLEAR" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Inversion Clear Register" bit-size="32" read-address="0xFFC014AC" write-address="0xFFC014AC" type="IO" target="EMU" />
<register name="PINT3_PINSTATE" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Pin Status Register" bit-size="32" read-address="0xFFC014B0" write-address="0xFFC014B0" type="IO" target="EMU" />
<register name="PINT3_LATCH" group="PINT_3" mask="FFFFFFFF" description="Pin Interrupt 3 Latch Register" bit-size="32" read-address="0xFFC014B4" write-address="0xFFC014B4" type="IO" target="EMU" />


<!-- Proc HWR, chap 10, TIMER Registers Definitions  -->

<register name="TIMER0_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 0 Configuration Register" bit-size="16" read-address="0xFFC01600" write-address="0xFFC01600" type="IO" target="EMU" def-comment="PWM Timer Registers" />
<register name="TIMER0_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 0 Counter Register" bit-size="32" read-address="0xFFC01604" write-address="0xFFC01604" type="IO" target="EMU" />
<register name="TIMER0_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 0 Period Register" bit-size="32" read-address="0xFFC01608" write-address="0xFFC01608" type="IO" target="EMU" />
<register name="TIMER0_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 0 Width Register" bit-size="32" read-address="0xFFC0160C" write-address="0xFFC0160C" type="IO" target="EMU" />
<register name="TIMER1_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 1 Configuration Register" bit-size="16" read-address="0xFFC01610" write-address="0xFFC01610" type="IO" target="EMU" />
<register name="TIMER1_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 1 Counter Register" bit-size="32" read-address="0xFFC01614" write-address="0xFFC01614" type="IO" target="EMU" />
<register name="TIMER1_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 1 Period Register" bit-size="32" read-address="0xFFC01618" write-address="0xFFC01618" type="IO" target="EMU" />
<register name="TIMER1_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 1 Width Register" bit-size="32" read-address="0xFFC0161C" write-address="0xFFC0161C" type="IO" target="EMU" />
<register name="TIMER2_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 2 Configuration Register" bit-size="16" read-address="0xFFC01620" write-address="0xFFC01620" type="IO" target="EMU" />
<register name="TIMER2_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 2 Counter Register" bit-size="32" read-address="0xFFC01624" write-address="0xFFC01624" type="IO" target="EMU" />
<register name="TIMER2_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 2 Period Register" bit-size="32" read-address="0xFFC01628" write-address="0xFFC01628" type="IO" target="EMU" />
<register name="TIMER2_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 2 Width Register" bit-size="32" read-address="0xFFC0162C" write-address="0xFFC0162C" type="IO" target="EMU" />
<register name="TIMER3_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 3 Configuration Register" bit-size="16" read-address="0xFFC01630" write-address="0xFFC01630" type="IO" target="EMU" />
<register name="TIMER3_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 3 Counter Register" bit-size="32" read-address="0xFFC01634" write-address="0xFFC01634" type="IO" target="EMU" />
<register name="TIMER3_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 3 Period Register" bit-size="32" read-address="0xFFC01638" write-address="0xFFC01638" type="IO" target="EMU" />
<register name="TIMER3_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 3 Width Register" bit-size="32" read-address="0xFFC0163C" write-address="0xFFC0163C" type="IO" target="EMU" />
<register name="TIMER4_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 4 Configuration Register" bit-size="16" read-address="0xFFC01640" write-address="0xFFC01640" type="IO" target="EMU" />
<register name="TIMER4_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 4 Counter Register" bit-size="32" read-address="0xFFC01644" write-address="0xFFC01644" type="IO" target="EMU" />
<register name="TIMER4_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 4 Period Register" bit-size="32" read-address="0xFFC01648" write-address="0xFFC01648" type="IO" target="EMU" />
<register name="TIMER4_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 4 Width Register" bit-size="32" read-address="0xFFC0164C" write-address="0xFFC0164C" type="IO" target="EMU" />
<register name="TIMER5_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 5 Configuration Register" bit-size="16" read-address="0xFFC01650" write-address="0xFFC01650" type="IO" target="EMU" />
<register name="TIMER5_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 5 Counter Register" bit-size="32" read-address="0xFFC01654" write-address="0xFFC01654" type="IO" target="EMU" />
<register name="TIMER5_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 5 Period Register" bit-size="32" read-address="0xFFC01658" write-address="0xFFC01658" type="IO" target="EMU" />
<register name="TIMER5_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 5 Width Register" bit-size="32" read-address="0xFFC0165C" write-address="0xFFC0165C" type="IO" target="EMU" />
<register name="TIMER6_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 6 Configuration Register" bit-size="16" read-address="0xFFC01660" write-address="0xFFC01660" type="IO" target="EMU" />
<register name="TIMER6_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 6 Counter Register" bit-size="32" read-address="0xFFC01664" write-address="0xFFC01664" type="IO" target="EMU" />
<register name="TIMER6_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 6 Period Register" bit-size="32" read-address="0xFFC01668" write-address="0xFFC01668" type="IO" target="EMU" />
<register name="TIMER6_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 6 Width Register" bit-size="32" read-address="0xFFC0166C" write-address="0xFFC0166C" type="IO" target="EMU" />
<register name="TIMER7_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 7 Configuration Register" bit-size="16" read-address="0xFFC01670" write-address="0xFFC01670" type="IO" target="EMU" />
<register name="TIMER7_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 7 Counter Register" bit-size="32" read-address="0xFFC01674" write-address="0xFFC01674" type="IO" target="EMU" />
<register name="TIMER7_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 7 Period Register" bit-size="32" read-address="0xFFC01678" write-address="0xFFC01678" type="IO" target="EMU" />
<register name="TIMER7_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 7 Width Register" bit-size="32" read-address="0xFFC0167C" write-address="0xFFC0167C" type="IO" target="EMU" />

<!-- Proc HWR, chap  10, TIMER Registers Definitions (TIMER8 - TIMER10) -->

<register name="TIMER8_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 8 Configuration Register" bit-size="16" read-address="0xFFC00600" write-address="0xFFC00600" type="IO" target="EMU" def-comment="Timer Registers" />
<register name="TIMER8_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 8 Counter Register" bit-size="32" read-address="0xFFC00604" write-address="0xFFC00604" type="IO" target="EMU" />
<register name="TIMER8_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 8 Period Register" bit-size="32" read-address="0xFFC00608" write-address="0xFFC00608" type="IO" target="EMU" />
<register name="TIMER8_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 8 Width Register" bit-size="32" read-address="0xFFC0060C" write-address="0xFFC0060C" type="IO" target="EMU" />
<register name="TIMER9_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 9 Configuration Register" bit-size="16" read-address="0xFFC00610" write-address="0xFFC00610" type="IO" target="EMU" />
<register name="TIMER9_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 9 Counter Register" bit-size="32" read-address="0xFFC00614" write-address="0xFFC00614" type="IO" target="EMU" />
<register name="TIMER9_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 9 Period Register" bit-size="32" read-address="0xFFC00618" write-address="0xFFC00618" type="IO" target="EMU" />
<register name="TIMER9_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 9 Width Register" bit-size="32" read-address="0xFFC0061C" write-address="0xFFC0061C" type="IO" target="EMU" />
<register name="TIMER10_CONFIG" group="PWM_TMR" mask="FFFF" description="Timer 10 Configuration Register" bit-size="16" read-address="0xFFC00620" write-address="0xFFC00620" type="IO" target="EMU" />
<register name="TIMER10_COUNTER" group="PWM_TMR" mask="FFFFFFFF" description="Timer 10 Counter Register" bit-size="32" read-address="0xFFC00624" write-address="0xFFC00624" type="IO" target="EMU" />
<register name="TIMER10_PERIOD" group="PWM_TMR" mask="FFFFFFFF" description="Timer 10 Period Register" bit-size="32" read-address="0xFFC00628" write-address="0xFFC00628" type="IO" target="EMU" />
<register name="TIMER10_WIDTH" group="PWM_TMR" mask="FFFFFFFF" description="Timer 10 Width Register" bit-size="32" read-address="0xFFC0062C" write-address="0xFFC0062C" type="IO" target="EMU" />



<register name="TIMER_ENABLE0" group="PWM_TMR" mask="FFFF" description="Timer Group of 8 Enable Register" bit-size="16" read-address="0xFFC01680" write-address="0xFFC01680" type="IO" target="EMU" def-comment="Timer Group of 8" />
<register name="TIMER_DISABLE0" group="PWM_TMR" mask="FFFF" description="Timer Group of 8 Disable Register" bit-size="16" read-address="0xFFC01684" write-address="0xFFC01684" type="IO" target="EMU" />
<register name="TIMER_STATUS0" group="PWM_TMR" mask="FFFFFFFF" description="Timer Group of 8 Status Register" bit-size="32" read-address="0xFFC01688" write-address="0xFFC01688" type="IO" target="EMU" />



<register name="TIMER_ENABLE1" group="PWM_TMR" mask="FFFF" description="Timer Group of 3 Enable Register" bit-size="16" read-address="0xFFC00640" write-address="0xFFC00640" type="IO" target="EMU" def-comment="Timer Group of 3" />
<register name="TIMER_DISABLE1" group="PWM_TMR" mask="FFFF" description="Timer Group of 3 Disable Register" bit-size="16" read-address="0xFFC00644" write-address="0xFFC00644" type="IO" target="EMU" />
<register name="TIMER_STATUS1" group="PWM_TMR" mask="FFFFFFFF" description="Timer Group of 3 Status Register" bit-size="32" read-address="0xFFC00648" write-address="0xFFC00648" type="IO" target="EMU" />



<!-- Proc HWR, chap 11, CORE TIMER Register Definitions  -->

<register name="TCNTL" group="CORE_TMR" mask="FFFFFFFF" description="Core Timer Control Register" bit-size="32" read-address="0xFFE03000" write-address="0xFFE03000" type="IO" def-comment="Core Timer Registers" />
<register name="TCOUNT" group="CORE_TMR" mask="FFFFFFFF" description="Core Timer Count Register" bit-size="32" read-address="0xFFE0300C" write-address="0xFFE0300C" type="IO" />
<register name="TPERIOD" group="CORE_TMR" mask="FFFFFFFF" description="Core Timer Period Register" bit-size="32" read-address="0xFFE03004" write-address="0xFFE03004" type="IO" />
<register name="TSCALE" group="CORE_TMR" mask="FFFFFFFF" description="Core Timer Scale Register" bit-size="32" read-address="0xFFE03008" write-address="0xFFE03008" type="IO" />

	<register name="TINT"     parent="TCNTL" bit-position="3" bit-size="1"/>
	<register name="TAUTORLD" parent="TCNTL" bit-position="2" bit-size="1"/>
	<register name="TMREN"    parent="TCNTL" bit-position="1" bit-size="1"/>
	<register name="TMPWR"    parent="TCNTL" bit-position="0" bit-size="1"/>


<!-- Proc HWR, chap 12, WDOG TIMER Registers Definitions  -->

<register name="WDOG_CTL" group="Watchdog" mask="FFFF" description="Watchdog Control Register" bit-size="16" read-address="0xFFC00200" write-address="0xFFC00200" type="IO" def-comment="Watchdog Timer Registers" target="EMU" />
<register name="WDOG_CNT" group="Watchdog" mask="FFFFFFFF" description="Watchdog Count Register" bit-size="32" read-address="0xFFC00204" write-address="0xFFC00204" type="IO" target="EMU" />
<register name="WDOG_STAT" group="Watchdog" mask="FFFFFFFF" description="Watchdog Status Register" bit-size="32" read-address="0xFFC00208" write-address="0xFFC00208" type="IO" target="EMU" />



<!-- Proc HWR, chap 13, COUNTER Register Definitions -->
<register name="CNT_CONFIG" group="Counter" mask="FFFF" description="Configuration Register" bit-size="16" read-address="0xFFC04200" write-address="0xFFC04200" type="IO" target="EMU" def-comment="Counter Registers" />

	<register name="CNTE"     parent="CNT_CONFIG" bit-position="0"  bit-size="1" description="Counter Enable"/>
	<register name="DEBE"     parent="CNT_CONFIG" bit-position="1"  bit-size="1" description="Debounce Enable"/>
	<register name="CDGINV"   parent="CNT_CONFIG" bit-position="4"  bit-size="1" description="CDG Pin Polarity Invert"/>
	<register name="CUDINV"   parent="CNT_CONFIG" bit-position="5"  bit-size="1" description="CUD Pin Polarity Invert"/>
	<register name="CZMINV"   parent="CNT_CONFIG" bit-position="6"  bit-size="1" description="CZM Pin Polarity Invert"/>
	<register name="CNTMODE"  parent="CNT_CONFIG" bit-position="8"  bit-size="3" description="Counter Operating Mode"/>
	<register name="ZMZC"     parent="CNT_CONFIG" bit-position="11" bit-size="1" description="CZM Zeroes Counter Enable"/>
	<register name="BNDMODE"  parent="CNT_CONFIG" bit-position="12" bit-size="2" description="Boundary register Mode"/>
	<register name="INPDIS"   parent="CNT_CONFIG" bit-position="15" bit-size="1" description="CUG and CDG Input Disable"/>

<register name="CNT_IMASK" group="Counter" mask="FFFF" description="Interrupt Mask Register" bit-size="16" read-address="0xFFC04204" write-address="0xFFC04204" type="IO" target="EMU" />
	<register name="ICIE"     parent="CNT_IMASK" bit-position="0"   bit-size="1" description="Illegal Gray/Binary Code Interrupt Enable"/>
	<register name="UCIE"     parent="CNT_IMASK" bit-position="1"   bit-size="1" description="Up count Interrupt Enable"/>
	<register name="DCIE"     parent="CNT_IMASK" bit-position="2"   bit-size="1" description="Down count Interrupt Enable"/>
	<register name="MINCIE"   parent="CNT_IMASK" bit-position="3"   bit-size="1" description="Min Count Interrupt Enable"/>
	<register name="MAXCIE"   parent="CNT_IMASK" bit-position="4"   bit-size="1" description="Max Count Interrupt Enable"/>
	<register name="COV31IE"  parent="CNT_IMASK" bit-position="5"   bit-size="1" description="Bit 31 Overflow Interrupt Enable"/>
	<register name="COV15IE"  parent="CNT_IMASK" bit-position="6"   bit-size="1" description="Bit 15 Overflow Interrupt Enable"/>
	<register name="CZEROIE"  parent="CNT_IMASK" bit-position="7"   bit-size="1" description="Count to Zero Interrupt Enable"/>
	<register name="CZMIE"    parent="CNT_IMASK" bit-position="8"   bit-size="1" description="CZM Pin Interrupt Enable"/>
	<register name="CZMEIE"   parent="CNT_IMASK" bit-position="9"   bit-size="1" description="CZM Error Interrupt Enable"/>
	<register name="CZMZIE"   parent="CNT_IMASK" bit-position="10"  bit-size="1" description="CZM Zeroes Counter Interrupt Enable"/>

<register name="CNT_STATUS" group="Counter" mask="FFFF" description="Status Register " bit-size="16" read-address="0xFFC04208" write-address="0xFFC04208" type="IO" target="EMU" />
	<register name="ICII"     parent="CNT_STATUS" bit-position="0"  bit-size="1" description="Illegal Gray/Binary Code Interrupt Identifier"/>
	<register name="UCII"     parent="CNT_STATUS" bit-position="1"  bit-size="1" description="Up count Interrupt Identifier"/>
	<register name="DCII"     parent="CNT_STATUS" bit-position="2"  bit-size="1" description="Down count Interrupt Identifier"/>
	<register name="MINCII"   parent="CNT_STATUS" bit-position="3"  bit-size="1" description="Min Count Interrupt Identifier"/>
	<register name="MAXCII"   parent="CNT_STATUS" bit-position="4"  bit-size="1" description="Max Count Interrupt Identifier"/>
	<register name="COV31II"  parent="CNT_STATUS" bit-position="5"  bit-size="1" description="Bit 31 Overflow Interrupt Identifier"/>
	<register name="COV15II"  parent="CNT_STATUS" bit-position="6"  bit-size="1" description="Bit 15 Overflow Interrupt Identifier"/>
	<register name="CZEROII"  parent="CNT_STATUS" bit-position="7"  bit-size="1" description="Count to Zero Interrupt Identifier"/>
	<register name="CZMII"    parent="CNT_STATUS" bit-position="8"  bit-size="1" description="CZM Pin Interrupt Identifier"/>
	<register name="CZMEII"   parent="CNT_STATUS" bit-position="9"  bit-size="1" description="CZM Error Interrupt Identifier"/>
	<register name="CZMZII"   parent="CNT_STATUS" bit-position="10" bit-size="1" description="CZM Zeroes Counter Interrupt Identifier"/>

<register name="CNT_COMMAND" group="Counter" mask="FFFF" description="Command Register" bit-size="16" read-address="0xFFC0420C" write-address="0xFFC0420C" type="IO" target="EMU" />
	<register name="W1LCNT"   parent="CNT_COMMAND" bit-position="0"  bit-size="4" description="Load Counter Register"/>
	<register name="W1LMIN"   parent="CNT_COMMAND" bit-position="4"  bit-size="4" description="Load Min Register"/>
	<register name="W1LMAX"   parent="CNT_COMMAND" bit-position="8"  bit-size="4" description="Load Max Register"/>
	<register name="W1ZMONCE" parent="CNT_COMMAND" bit-position="12" bit-size="1" description="Enable CZM Clear Counter Once"/>

<register name="CNT_DEBOUNCE" group="Counter" mask="FFFF" description="Debounce Register" bit-size="16" read-address="0xFFC04210" write-address="0xFFC04210" type="IO" target="EMU" />
	<register name="DPRESCALE" parent="CNT_DEBOUNCE" bit-position="0" bit-size="4" description="Load Counter Register"/>

<register name="CNT_COUNTER" group="Counter" mask="FFFFFFFF" description="Counter Register" bit-size="32" read-address="0xFFC04214" write-address="0xFFC04214" type="IO" target="EMU" />
<register name="CNT_MAX" group="Counter" mask="FFFFFFFF" description="Maximal Count Register" bit-size="32" read-address="0xFFC04218" write-address="0xFFC04218" type="IO" target="EMU" />
<register name="CNT_MIN" group="Counter" mask="FFFFFFFF" description="Minimal Count Register" bit-size="32" read-address="0xFFC0421C" write-address="0xFFC0421C" type="IO" target="EMU" />



<!-- Proc HWR, chap 14, CLOCK Register Definitions -->

<register name="RTC_STAT" group="RTC" mask="FFFFFFFF" description="RTC Status Register" bit-size="32" read-address="0xFFC00300" write-address="0xFFC00300" type="IO" def-comment="RTC Registers" />
<register name="RTC_ICTL" group="RTC" mask="FFFF" description="RTC Interrupt Control Register" bit-size="16" read-address="0xFFC00304" write-address="0xFFC00304" type="IO" />
<register name="RTC_ISTAT" group="RTC" mask="FFFF" description="RTC Interrupt Status Register" bit-size="16" read-address="0xFFC00308" write-address="0xFFC00308" type="IO" />
<register name="RTC_SWCNT" group="RTC" mask="FFFF" description="RTC Stopwatch Count Register" bit-size="16" read-address="0xFFC0030C" write-address="0xFFC0030C" type="IO" />
<register name="RTC_ALARM" group="RTC" mask="FFFFFFFF" description="RTC Alarm Register" bit-size="32" read-address="0xFFC00310" write-address="0xFFC00310" type="IO" />
<register name="RTC_PREN" group="RTC" mask="FFFF" description="RTC Prescaler Enable Register" bit-size="16" read-address="0xFFC00314" write-address="0xFFC00314" type="IO" />



<!-- Proc HWR, chap 15, SECURE Registers Definitions -->

<register name="OTP_CONTROL" group="OTP" mask="FFFF" description="OTP/Fuse Control Register" bit-size="16" read-address="0xFFC04300" write-address="0xFFC04300" type="IO" target="EMU" def-comment="OTP/FUSE Registers" />
	<register name="FUSE_FADDR" parent="OTP_CONTROL" bit-position="0"  bit-size="9" description="OTP/Fuse Address" />
	<register name="FIEN"       parent="OTP_CONTROL" bit-position="11" bit-size="1" description="OTP/Fuse Interrupt Enable" />
	<register name="FTESTDEC"   parent="OTP_CONTROL" bit-position="12" bit-size="1" description="OTP/Fuse Test Decoder" />
	<register name="FWRTEST"    parent="OTP_CONTROL" bit-position="13" bit-size="1" description="OTP/Fuse Write Test" />
	<register name="FRDEN"      parent="OTP_CONTROL" bit-position="14" bit-size="1" description="OTP/Fuse Read Enable" />
	<register name="FWREN"      parent="OTP_CONTROL" bit-position="15" bit-size="1" description="OTP/Fuse Write Enable" />

<register name="OTP_BEN" group="OTP" mask="FFFF" description="OTP/Fuse Byte Enable" bit-size="16" read-address="0xFFC04304" write-address="0xFFC04304" type="IO" target="EMU" />
	<register name="FBEN"       parent="OTP_BEN" bit-position="0" bit-size="16" description="OTP/Fuse Byte Enable" />

<register name="OTP_STATUS" group="OTP" mask="FFFF" description="OTP/Fuse Status" bit-size="16" read-address="0xFFC04308" write-address="0xFFC04308" type="IO" target="EMU" />
	<register name="FCOMP"      parent="OTP_STATUS" bit-position="0" bit-size="1" description="OTP/Fuse Access Complete" />
	<register name="FERROR"     parent="OTP_STATUS" bit-position="1" bit-size="1" description="OTP/Fuse Access Error" />
	<register name="MMRGLOAD"   parent="OTP_STATUS" bit-position="4" bit-size="1" description="Memory Mapped Register Gasket Load" />
	<register name="MMRGLOCK"   parent="OTP_STATUS" bit-position="5" bit-size="1" description="Memory Mapped Register Gasket Lock" />
	<register name="FPGMEN"     parent="OTP_STATUS" bit-position="6" bit-size="1" description="OTP/Fuse Program Enable" />

<register name="OTP_TIMING" group="OTP" mask="FFFFFFFF" description="OTP/Fuse Access Timing" bit-size="32" read-address="0xFFC0430C" write-address="0xFFC0430C" type="IO" target="EMU" />
	<register name="USECDIV"    parent="OTP_TIMING" bit-position="0"  bit-size="8" description="Micro Second Divider" />
	<register name="READACC"    parent="OTP_TIMING" bit-position="8"  bit-size="7" description="Read Access Time" />
	<register name="CPUMPRL"    parent="OTP_TIMING" bit-position="15" bit-size="3" description="Charge Pump Release Time" />
	<register name="CPUMPSU"    parent="OTP_TIMING" bit-position="18" bit-size="2" description="Charge Pump Setup Time" />
	<register name="CPUMPHD"    parent="OTP_TIMING" bit-position="20" bit-size="4" description="Charge Pump Hold Time" />
	<register name="PGMTIME"    parent="OTP_TIMING" bit-position="24" bit-size="8" description="Program Time" />

<register name="SECURE_SYSSWT" group="Security" mask="FFFFFFFF" description="Secure System Switches" bit-size="32" read-address="0xFFC04320" write-address="0xFFC04320" type="IO" target="EMU" def-comment="Security Registers" />
	<register name="EMUDABL"  parent="SECURE_SYSSWT" bit-position="0" bit-size="1" description="Emulation Disable."/>
	<register name="RSTDABL"  parent="SECURE_SYSSWT" bit-position="1" bit-size="1" description="Reset Disable"/>
	<register name="L1IDABL"  parent="SECURE_SYSSWT" bit-position="2" bit-size="3" description="L1 Instruction Memory Disable."/>
	<register name="L1DADABL" parent="SECURE_SYSSWT" bit-position="5" bit-size="3" description="L1 Data Bank A Memory Disable."/>
	<register name="L1DBDABL" parent="SECURE_SYSSWT" bit-position="8" bit-size="3" description="L1 Data Bank B Memory Disable."/>
	<register name="DMA0OVR"  parent="SECURE_SYSSWT" bit-position="11" bit-size="1" description="DMA0 Memory Access Override"/>
	<register name="DMA1OVR"  parent="SECURE_SYSSWT" bit-position="12" bit-size="1" description="DMA1 Memory Access Override"/>
	<register name="EMUOVR"   parent="SECURE_SYSSWT" bit-position="14" bit-size="1" description="Emulation Override"/>
	<register name="OTPSEN"   parent="SECURE_SYSSWT" bit-position="15" bit-size="1" description="OTP Secrets Enable."/>
	<register name="L2DABL"   parent="SECURE_SYSSWT" bit-position="16" bit-size="3" description="L2 Memory Disable."/>

<register name="SECURE_CONTROL" group="Security" mask="FFFF" description="Secure Control" bit-size="16" read-address="0xFFC04324" write-address="0xFFC04324" type="IO" target="EMU" />
	<register name="SECURE0"  parent="SECURE_CONTROL" bit-position="0" bit-size="1" description="SECURE 0"/>
	<register name="SECURE1"  parent="SECURE_CONTROL" bit-position="1" bit-size="1" description="SECURE 1"/>
	<register name="SECURE2"  parent="SECURE_CONTROL" bit-position="2" bit-size="1" description="SECURE 2"/>
	<register name="SECURE3"  parent="SECURE_CONTROL" bit-position="3" bit-size="1" description="SECURE 3"/>

<register name="SECURE_STATUS" group="Security" mask="FFFF" description="Secure Status" bit-size="16" read-address="0xFFC04328" write-address="0xFFC04328" type="IO" target="EMU" />
	<register name="SECMODE"  parent="SECURE_STATUS" bit-position="0" bit-size="2" description="Secured Mode Control State"/>
	<register name="NMI"      parent="SECURE_STATUS" bit-position="2" bit-size="1" description="Non Maskable Interrupt"/>
	<register name="AFVALID"  parent="SECURE_STATUS" bit-position="3" bit-size="1" description="Authentication Firmware Valid"/>
	<register name="AFEXIT"   parent="SECURE_STATUS" bit-position="4" bit-size="1" description="Authentication Firmware Exit"/>
	<register name="SECSTAT"  parent="SECURE_STATUS" bit-position="5" bit-size="3" description="Secure Status"/>

<register name="OTP_DATA0" group="OTP" mask="FFFFFFFF" description="OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer" bit-size="32" read-address="0xFFC04380" write-address="0xFFC04380" type="IO" target="EMU" def-comment="OTP Read/Write Data Buffer Registers" />
<register name="OTP_DATA1" group="OTP" mask="FFFFFFFF" description="OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer" bit-size="32" read-address="0xFFC04384" write-address="0xFFC04384" type="IO" target="EMU" />
<register name="OTP_DATA2" group="OTP" mask="FFFFFFFF" description="OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer" bit-size="32" read-address="0xFFC04388" write-address="0xFFC04388" type="IO" target="EMU" />
<register name="OTP_DATA3" group="OTP" mask="FFFFFFFF" description="OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer" bit-size="32" read-address="0xFFC0438C" write-address="0xFFC0438C" type="IO" target="EMU" />


<!-- Proc HWR, chap 17, PLL PWR MGMT Register Definitions  -->

<register name="PLL_CTL" group="PLL" mask="FFFF" description="PLL Control Register" bit-size="16" read-address="0xFFC00000" write-address="0xFFC00000" type="IO" def-comment="PLL Registers" />
<register name="PLL_DIV" group="PLL" mask="FFFF" description="PLL Divisor Register" bit-size="16" read-address="0xFFC00004" write-address="0xFFC00004" type="IO" />
<register name="VR_CTL" group="PLL" mask="FFFF" description="Voltage Regulator Control Register" bit-size="16" read-address="0xFFC00008" write-address="0xFFC00008" type="IO" />
<register name="PLL_STAT" group="PLL" mask="FFFF" description="PLL Status Register" bit-size="16" read-address="0xFFC0000C" write-address="0xFFC0000C" type="IO" />
<register name="PLL_LOCKCNT" group="PLL" mask="FFFF" description="PLL Lock Count Register" bit-size="16" read-address="0xFFC00010" write-address="0xFFC00010" type="IO" />



<!-- Proc Periph HWR, chap  2, MXVR Register Definitions -->

<register name="MXVR_CONFIG" group="MXVR" mask="FFFF" description="MXVR Configuration Register" bit-size="16" read-address="0xFFC02700" write-address="0xFFC02700" type="IO" target="EMU" def-comment="MXVR Registers" />
	<register name="MXVREN"  parent="MXVR_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="MXVR Enable" />
	<register name="MMSM"    parent="MXVR_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="MXVR Master/Slave Mode Select"  />
	<register name="ACTIVE"  parent="MXVR_CONFIG" bit-position="2"  bit-size="1" target="EMU" description="Active Mode"  />
	<register name="SDELAY"  parent="MXVR_CONFIG" bit-position="3"  bit-size="1" target="EMU" description="Synchronous Data Delay"  />
	<register name="NCMRXEN" parent="MXVR_CONFIG" bit-position="4"  bit-size="1" target="EMU" description="Normal Control Message Receive Enable"  />
	<register name="RWRRXEN" parent="MXVR_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="Remote Write Receive Enable"  />
	<register name="MTXEN"   parent="MXVR_CONFIG" bit-position="6"  bit-size="1" target="EMU" description="MXVR Transmit Data Enable"  />
	<register name="MTXONB"  parent="MXVR_CONFIG" bit-position="7"  bit-size="1" target="EMU" description="MXVR Phy Transmitter On"  />
	<register name="EPARITY" parent="MXVR_CONFIG" bit-position="8"  bit-size="1" target="EMU" description="Even Parity Select"  />
	<register name="MSB"     parent="MXVR_CONFIG" bit-position="9"  bit-size="4" target="EMU" description="Master Synchronous Boundary"  />
	<register name="APRXEN"  parent="MXVR_CONFIG" bit-position="13" bit-size="1" target="EMU" description="Asynchronous Packet Receive Enable"  />
	<register name="WAKEUP"  parent="MXVR_CONFIG" bit-position="14" bit-size="1" target="EMU" description="Wake-Up"  />
	<register name="LMECH"   parent="MXVR_CONFIG" bit-position="15" bit-size="1" target="EMU" description="Lock Mechanism Select"  />

<register name="MXVR_STATE_0" group="MXVR" mask="FFFFFFFF" description="MXVR State Register 0" bit-size="32" read-address="0xFFC02708" write-address="0xFFC02708" type="IO" target="EMU" />
	<register name="NACT"       parent="MXVR_STATE_0" bit-position="0"  bit-size="1" target="EMU" description="Network Activity"/>
	<register name="SBLOCK"     parent="MXVR_STATE_0" bit-position="1"  bit-size="1" target="EMU" description="Super Block Lock"/>
	<register name="FMPLLST"    parent="MXVR_STATE_0" bit-position="2"  bit-size="2" target="EMU" description="Frequency Multiply PLL SM State"/>
	<register name="CDRPLLST"   parent="MXVR_STATE_0" bit-position="5"  bit-size="3" target="EMU" description="Clock/Data Recovery PLL SM State"/>
	<register name="APBSY"      parent="MXVR_STATE_0" bit-position="8"  bit-size="1" target="EMU" description="Asynchronous Packet Transmit Buffer Busy"/>
	<register name="APARB"      parent="MXVR_STATE_0" bit-position="9"  bit-size="1" target="EMU" description="Asynchronous Packet Arbitrating"/>
	<register name="APTX"       parent="MXVR_STATE_0" bit-position="10" bit-size="1" target="EMU" description="Asynchronous Packet Transmitting"/>
	<register name="APRX"       parent="MXVR_STATE_0" bit-position="11" bit-size="1" target="EMU" description="Receiving Asynchronous Packet"/>
	<register name="CMBSY"      parent="MXVR_STATE_0" bit-position="12" bit-size="1" target="EMU" description="Control Message Transmit Buffer Busy"/>
	<register name="CMARB"      parent="MXVR_STATE_0" bit-position="13" bit-size="1" target="EMU" description="Control Message Arbitrating"/>
	<register name="CMTX"       parent="MXVR_STATE_0" bit-position="14" bit-size="1" target="EMU" description="Control Message Transmitting"/>
	<register name="CMRX"       parent="MXVR_STATE_0" bit-position="15" bit-size="1" target="EMU" description="Receiving Control Message"/>
	<register name="MRXONB"     parent="MXVR_STATE_0" bit-position="16" bit-size="1" target="EMU" description="MRXONB Pin State"/>
	<register name="RGSIP"      parent="MXVR_STATE_0" bit-position="17" bit-size="1" target="EMU" description="Remote Get Source In Progress"/>
	<register name="DALIP"      parent="MXVR_STATE_0" bit-position="18" bit-size="1" target="EMU" description="Resource Deallocate In Progress"/>
	<register name="ALIP"       parent="MXVR_STATE_0" bit-position="19" bit-size="1" target="EMU" description="Resource Allocate In Progress"/>
	<register name="RRDIP"      parent="MXVR_STATE_0" bit-position="20" bit-size="1" target="EMU" description="Remote Read In Progress"/>
	<register name="RWRIP"      parent="MXVR_STATE_0" bit-position="21" bit-size="1" target="EMU" description="Remote Write In Progress"/>
	<register name="FLOCK"      parent="MXVR_STATE_0" bit-position="22" bit-size="1" target="EMU" description="Frame Lock"/>
	<register name="BLOCK"      parent="MXVR_STATE_0" bit-position="23" bit-size="1" target="EMU" description="Block Lock"/>
	<register name="RSB"        parent="MXVR_STATE_0" bit-position="24" bit-size="4" target="EMU" description="Received Synchronous Boundary"/>
	<register name="DERRNUM"    parent="MXVR_STATE_0" bit-position="28" bit-size="4" target="EMU" description="DMA Error Channel Number"/>

<register name="MXVR_STATE_1" group="MXVR" mask="FFFFFFFF" description="MXVR State Register 1" bit-size="32" read-address="0xFFC0270C" write-address="0xFFC0270C" type="IO" target="EMU" />
	<register name="SRXNUMB"    parent="MXVR_STATE_1" bit-position="0"  bit-size="4" target="EMU" description="Synchronous Receive FIFO Number of Bytes"/>
	<register name="STXNUMB"    parent="MXVR_STATE_1" bit-position="4"  bit-size="4" target="EMU" description="Synchronous Transmit FIFO Number of Bytes"/>
	<register name="APCONT"     parent="MXVR_STATE_1" bit-position="8"  bit-size="1" target="EMU" description="Asynchronous Packet Continuation"/>
	<register name="OBERRNUM"   parent="MXVR_STATE_1" bit-position="9"  bit-size="3" target="EMU" description="DMA Out of Bounds Error Channel Number"/>
	<register name="DMAACTIVE0" parent="MXVR_STATE_1" bit-position="16" bit-size="1" target="EMU" description="DMA0 Active"/>
	<register name="DMAACTIVE1" parent="MXVR_STATE_1" bit-position="17" bit-size="1" target="EMU" description="DMA1 Active"/>
	<register name="DMAACTIVE2" parent="MXVR_STATE_1" bit-position="18" bit-size="1" target="EMU" description="DMA2 Active"/>
	<register name="DMAACTIVE3" parent="MXVR_STATE_1" bit-position="19" bit-size="1" target="EMU" description="DMA3 Active"/>
	<register name="DMAACTIVE4" parent="MXVR_STATE_1" bit-position="20" bit-size="1" target="EMU" description="DMA4 Active"/>
	<register name="DMAACTIVE5" parent="MXVR_STATE_1" bit-position="21" bit-size="1" target="EMU" description="DMA5 Active"/>
	<register name="DMAACTIVE6" parent="MXVR_STATE_1" bit-position="22" bit-size="1" target="EMU" description="DMA6 Active"/>
	<register name="DMAACTIVE7" parent="MXVR_STATE_1" bit-position="23" bit-size="1" target="EMU" description="DMA7 Active"/>
	<register name="DMAPMEN0"   parent="MXVR_STATE_1" bit-position="24" bit-size="1" target="EMU" description="DMA0 Pattern Matching Enabled"/>
	<register name="DMAPMEN1"   parent="MXVR_STATE_1" bit-position="25" bit-size="1" target="EMU" description="DMA1 Pattern Matching Enabled"/>
	<register name="DMAPMEN2"   parent="MXVR_STATE_1" bit-position="26" bit-size="1" target="EMU" description="DMA2 Pattern Matching Enabled"/>
	<register name="DMAPMEN3"   parent="MXVR_STATE_1" bit-position="27" bit-size="1" target="EMU" description="DMA3 Pattern Matching Enabled"/>
	<register name="DMAPMEN4"   parent="MXVR_STATE_1" bit-position="28" bit-size="1" target="EMU" description="DMA4 Pattern Matching Enabled"/>
	<register name="DMAPMEN5"   parent="MXVR_STATE_1" bit-position="29" bit-size="1" target="EMU" description="DMA5 Pattern Matching Enabled"/>
	<register name="DMAPMEN6"   parent="MXVR_STATE_1" bit-position="30" bit-size="1" target="EMU" description="DMA6 Pattern Matching Enabled"/>
	<register name="DMAPMEN7"   parent="MXVR_STATE_1" bit-position="31" bit-size="1" target="EMU" description="DMA7 Pattern Matching Enabled"/>

<register name="MXVR_INT_STAT_0" group="MXVR" mask="FFFFFFFF" description="MXVR Interrupt Status Register 0" bit-size="32" read-address="0xFFC02710" write-address="0xFFC02710" type="IO" target="EMU" />
	<register name="NI2A"   parent="MXVR_INT_STAT_0" bit-position="0"  bit-size="1" target="EMU" description="Network Inactive to Active"/>
	<register name="NA2I"   parent="MXVR_INT_STAT_0" bit-position="1"  bit-size="1" target="EMU" description="Network Active to Inactive"/>
	<register name="SBU2L"  parent="MXVR_INT_STAT_0" bit-position="2"  bit-size="1" target="EMU" description="Super Block Unlock to Lock"/>
	<register name="SBL2U"  parent="MXVR_INT_STAT_0" bit-position="3"  bit-size="1" target="EMU" description="Super Block Lock to Unlock"/>
	<register name="PRU"    parent="MXVR_INT_STAT_0" bit-position="4"  bit-size="1" target="EMU" description="Position Register Updated"/>
	<register name="MPRU"   parent="MXVR_INT_STAT_0" bit-position="5"  bit-size="1" target="EMU" description="Maximum Position Register Updated"/>
	<register name="DRU"    parent="MXVR_INT_STAT_0" bit-position="6"  bit-size="1" target="EMU" description="Delay Register Updated"/>
	<register name="MDRU"   parent="MXVR_INT_STAT_0" bit-position="7"  bit-size="1" target="EMU" description="Maximum Delay Register Updated"/>
	<register name="SBU"    parent="MXVR_INT_STAT_0" bit-position="8"  bit-size="1" target="EMU" description="Synchronous Boundary Updated"/>
	<register name="ATU"    parent="MXVR_INT_STAT_0" bit-position="9"  bit-size="1" target="EMU" description="Allocation Table Updated"/>
	<register name="FCZ0"   parent="MXVR_INT_STAT_0" bit-position="10" bit-size="1" target="EMU" description="Frame Counter 0 Zero"/>
	<register name="FCZ1"   parent="MXVR_INT_STAT_0" bit-position="11" bit-size="1" target="EMU" description="Frame Counter 1 Zero"/>
	<register name="PERR"   parent="MXVR_INT_STAT_0" bit-position="12" bit-size="1" target="EMU" description="Parity Error"/>
	<register name="MH2L"   parent="MXVR_INT_STAT_0" bit-position="13" bit-size="1" target="EMU" description="MRXONB High to Low"/>
	<register name="ML2H"   parent="MXVR_INT_STAT_0" bit-position="14" bit-size="1" target="EMU" description="MRXONB Low to High"/>
	<register name="WUP"    parent="MXVR_INT_STAT_0" bit-position="15" bit-size="1" target="EMU" description="Wake-Up Preamble Received"/>
	<register name="FU2L"   parent="MXVR_INT_STAT_0" bit-position="16" bit-size="1" target="EMU" description="Frame Unlock to Lock"/>
	<register name="FL2U"   parent="MXVR_INT_STAT_0" bit-position="17" bit-size="1" target="EMU" description="Frame Lock to Unlock"/>
	<register name="BU2L"   parent="MXVR_INT_STAT_0" bit-position="18" bit-size="1" target="EMU" description="Block Unlock to Lock"/>
	<register name="BL2U"   parent="MXVR_INT_STAT_0" bit-position="19" bit-size="1" target="EMU" description="Block Lock to Unlock"/>
	<register name="OBERR"  parent="MXVR_INT_STAT_0" bit-position="20" bit-size="1" target="EMU" description="DMA Out of Bounds Error"/>
	<register name="PFL"    parent="MXVR_INT_STAT_0" bit-position="21" bit-size="1" target="EMU" description="PLL Frequency Locked"/>
	<register name="SCZ"    parent="MXVR_INT_STAT_0" bit-position="22" bit-size="1" target="EMU" description="System Clock Counter Zero"/>
	<register name="FERR"   parent="MXVR_INT_STAT_0" bit-position="23" bit-size="1" target="EMU" description="FIFO Error"/>
	<register name="CMR"    parent="MXVR_INT_STAT_0" bit-position="24" bit-size="1" target="EMU" description="Control Message Received"/>
	<register name="CMROF"  parent="MXVR_INT_STAT_0" bit-position="25" bit-size="1" target="EMU" description="Control Message Receive Buffer Overflow"/>
	<register name="CMTS"   parent="MXVR_INT_STAT_0" bit-position="26" bit-size="1" target="EMU" description="Control Message Transmit Buffer Successfully Sent"/>
	<register name="CMTC"   parent="MXVR_INT_STAT_0" bit-position="27" bit-size="1" target="EMU" description="Control Message Transmit Buffer Successfully Cancelled"/>
	<register name="RWRC"   parent="MXVR_INT_STAT_0" bit-position="28" bit-size="1" target="EMU" description="Remote Write Control Message Completed"/>
	<register name="BCZ"    parent="MXVR_INT_STAT_0" bit-position="29" bit-size="1" target="EMU" description="Block Counter Zero"/>
	<register name="BMERR"  parent="MXVR_INT_STAT_0" bit-position="30" bit-size="1" target="EMU" description="Biphase Mark Coding Error"/>
	<register name="DERR"   parent="MXVR_INT_STAT_0" bit-position="31" bit-size="1" target="EMU" description="DMA Error"/>

<register name="MXVR_INT_STAT_1" group="MXVR" mask="FFFFFFFF" description="MXVR Interrupt Status Register 1" bit-size="32" read-address="0xFFC02714" write-address="0xFFC02714" type="IO" target="EMU" />
	<register name="HDONE0" parent="MXVR_INT_STAT_1" bit-position="0"  bit-size="1" target="EMU" description="DMA0 Half Done"/>
	<register name="DONE0"  parent="MXVR_INT_STAT_1" bit-position="1"  bit-size="1" target="EMU" description="DMA0 Done"/>
	<register name="APR"    parent="MXVR_INT_STAT_1" bit-position="2"  bit-size="1" target="EMU" description="Asynchronous Packet Received"/>
	<register name="APROF"  parent="MXVR_INT_STAT_1" bit-position="3"  bit-size="1" target="EMU" description="Asynchronous Packet Receive Buffer Overflow"/>
	<register name="HDONE1" parent="MXVR_INT_STAT_1" bit-position="4"  bit-size="1" target="EMU" description="DMA1 Half Done"/>
	<register name="DONE1"  parent="MXVR_INT_STAT_1" bit-position="5"  bit-size="1" target="EMU" description="DMA1 Done"/>
	<register name="APTS"   parent="MXVR_INT_STAT_1" bit-position="6"  bit-size="1" target="EMU" description="Asynchronous Packet Transmit Buffer Successfully Sent"/>
	<register name="APTC"   parent="MXVR_INT_STAT_1" bit-position="7"  bit-size="1" target="EMU" description="Asynchronous Packet Transmit Buffer Successfully Cancelled"/>
	<register name="HDONE2" parent="MXVR_INT_STAT_1" bit-position="8"  bit-size="1" target="EMU" description="DMA2 Half Done"/>
	<register name="DONE2"  parent="MXVR_INT_STAT_1" bit-position="9"  bit-size="1" target="EMU" description="DMA2 Done"/>
	<register name="APRCE"  parent="MXVR_INT_STAT_1" bit-position="10" bit-size="1" target="EMU" description="Asynchronous Packet Receive CRC Error"/>
	<register name="APRPE"  parent="MXVR_INT_STAT_1" bit-position="11" bit-size="1" target="EMU" description="Asynchronous Packet Receive Packet Error"/>
	<register name="HDONE3" parent="MXVR_INT_STAT_1" bit-position="12" bit-size="1" target="EMU" description="DMA3 Half Done"/>
	<register name="DONE3"  parent="MXVR_INT_STAT_1" bit-position="13" bit-size="1" target="EMU" description="DMA3 Done"/>
	<register name="HDONE4" parent="MXVR_INT_STAT_1" bit-position="16" bit-size="1" target="EMU" description="DMA4 Half Done"/>
	<register name="DONE4"  parent="MXVR_INT_STAT_1" bit-position="17" bit-size="1" target="EMU" description="DMA4 Done"/>
	<register name="HDONE5" parent="MXVR_INT_STAT_1" bit-position="20" bit-size="1" target="EMU" description="DMA5 Half Done"/>
	<register name="DONE5"  parent="MXVR_INT_STAT_1" bit-position="21" bit-size="1" target="EMU" description="DMA5 Done"/>
	<register name="HDONE6" parent="MXVR_INT_STAT_1" bit-position="24" bit-size="1" target="EMU" description="DMA6 Half Done"/>
	<register name="DONE6"  parent="MXVR_INT_STAT_1" bit-position="25" bit-size="1" target="EMU" description="DMA6 Done"/>
	<register name="HDONE7" parent="MXVR_INT_STAT_1" bit-position="28" bit-size="1" target="EMU" description="DMA7 Half Done"/>
	<register name="DONE7"  parent="MXVR_INT_STAT_1" bit-position="29" bit-size="1" target="EMU" description="DMA7 Done"/>

<register name="MXVR_INT_EN_0" group="MXVR" mask="FFFFFFFF" description="MXVR Interrupt Enable Register 0" bit-size="32" read-address="0xFFC02718" write-address="0xFFC02718" type="IO" target="EMU" />
	<register name="NI2AEN"   parent="MXVR_INT_EN_0" bit-position="0"  bit-size="1" target="EMU" description="Network Inactive to Active Interrupt Enable"/>
	<register name="NA2IEN"   parent="MXVR_INT_EN_0" bit-position="1"  bit-size="1" target="EMU" description="Network Active to Inactive Interrupt Enable"/>
	<register name="SBU2LEN"  parent="MXVR_INT_EN_0" bit-position="2"  bit-size="1" target="EMU" description="Super Block Unlock to Lock Interrupt Enable"/>
	<register name="SBL2UEN"  parent="MXVR_INT_EN_0" bit-position="3"  bit-size="1" target="EMU" description="Super Block Lock to Unlock Interrupt Enable"/>
	<register name="PRUEN"    parent="MXVR_INT_EN_0" bit-position="4"  bit-size="1" target="EMU" description="Position Register Updated Interrupt Enable"/>
	<register name="MPRUEN"   parent="MXVR_INT_EN_0" bit-position="5"  bit-size="1" target="EMU" description="Maximum Position Register Updated Interrupt Enable"/>
	<register name="DRUEN"    parent="MXVR_INT_EN_0" bit-position="6"  bit-size="1" target="EMU" description="Delay Register Updated Interrupt Enable"/>
	<register name="MDRUEN"   parent="MXVR_INT_EN_0" bit-position="7"  bit-size="1" target="EMU" description="Maximum Delay Register Updated Interrupt Enable"/>
	<register name="SBUEN"    parent="MXVR_INT_EN_0" bit-position="8"  bit-size="1" target="EMU" description="Synchronous Boundary Updated Interrupt Enable"/>
	<register name="ATUEN"    parent="MXVR_INT_EN_0" bit-position="9"  bit-size="1" target="EMU" description="Allocation Table Updated Interrupt Enable"/>
	<register name="FCZ0EN"   parent="MXVR_INT_EN_0" bit-position="10" bit-size="1" target="EMU" description="Frame Counter 0 Zero Interrupt Enable"/>
	<register name="FCZ1EN"   parent="MXVR_INT_EN_0" bit-position="11" bit-size="1" target="EMU" description="Frame Counter 1 Zero Interrupt Enable"/>
	<register name="PERREN"   parent="MXVR_INT_EN_0" bit-position="12" bit-size="1" target="EMU" description="Parity Error Interrupt Enable"/>
	<register name="MH2LEN"   parent="MXVR_INT_EN_0" bit-position="13" bit-size="1" target="EMU" description="MRXONB High to Low Interrupt Enable"/>
	<register name="ML2HEN"   parent="MXVR_INT_EN_0" bit-position="14" bit-size="1" target="EMU" description="MRXONB Low to High Interrupt Enable"/>
	<register name="WUPEN"    parent="MXVR_INT_EN_0" bit-position="15" bit-size="1" target="EMU" description="Wake-Up Preamble Received Interrupt Enable"/>
	<register name="FU2LEN"   parent="MXVR_INT_EN_0" bit-position="16" bit-size="1" target="EMU" description="Frame Unlock to Lock Interrupt Enable"/>
	<register name="FL2UEN"   parent="MXVR_INT_EN_0" bit-position="17" bit-size="1" target="EMU" description="Frame Lock to Unlock Interrupt Enable"/>
	<register name="BU2LEN"   parent="MXVR_INT_EN_0" bit-position="18" bit-size="1" target="EMU" description="Block Unlock to Lock Interrupt Enable"/>
	<register name="BL2UEN"   parent="MXVR_INT_EN_0" bit-position="19" bit-size="1" target="EMU" description="Block Lock to Unlock Interrupt Enable"/>
	<register name="OBERREN"  parent="MXVR_INT_EN_0" bit-position="20" bit-size="1" target="EMU" description="DMA Out of Bounds Error Interrupt Enable"/>
	<register name="PFLEN"    parent="MXVR_INT_EN_0" bit-position="21" bit-size="1" target="EMU" description="PLL Frequency Locked Interrupt Enable"/>
	<register name="SCZEN"    parent="MXVR_INT_EN_0" bit-position="22" bit-size="1" target="EMU" description="System Clock Counter Zero Interrupt Enable"/>
	<register name="FERREN"   parent="MXVR_INT_EN_0" bit-position="23" bit-size="1" target="EMU" description="FIFO Error Interrupt Enable"/>
	<register name="CMREN"    parent="MXVR_INT_EN_0" bit-position="24" bit-size="1" target="EMU" description="Control Message Received Interrupt Enable"/>
	<register name="CMROFEN"  parent="MXVR_INT_EN_0" bit-position="25" bit-size="1" target="EMU" description="Control Message Receive Buffer Overflow Interrupt Enable"/>
	<register name="CMTSEN"   parent="MXVR_INT_EN_0" bit-position="26" bit-size="1" target="EMU" description="Control Message Transmit Buffer Successfully Sent Interrupt Enable"/>
	<register name="CMTCEN"   parent="MXVR_INT_EN_0" bit-position="27" bit-size="1" target="EMU" description="Control Message Transmit Buffer Successfully Cancelled Interrupt Enable"/>
	<register name="RWRCEN"   parent="MXVR_INT_EN_0" bit-position="28" bit-size="1" target="EMU" description="Remote Write Control Message Completed Interrupt Enable"/>
	<register name="BCZEN"    parent="MXVR_INT_EN_0" bit-position="29" bit-size="1" target="EMU" description="Block Counter Zero Interrupt Enable"/>
	<register name="BMERREN"  parent="MXVR_INT_EN_0" bit-position="30" bit-size="1" target="EMU" description="Biphase Mark Coding Error Interrupt Enable"/>
	<register name="DERREN"   parent="MXVR_INT_EN_0" bit-position="31" bit-size="1" target="EMU" description="DMA Error Interrupt Enable"/>

<register name="MXVR_INT_EN_1" group="MXVR" mask="FFFFFFFF" description="MXVR Interrupt Enable Register 1" bit-size="32" read-address="0xFFC0271C" write-address="0xFFC0271C" type="IO" target="EMU" />
	<register name="HDONEEN0" parent="MXVR_INT_EN_1" bit-position="0"  bit-size="1" target="EMU" description="DMA0 Half Done Interrupt Enable"/>
	<register name="DONEEN0"  parent="MXVR_INT_EN_1" bit-position="1"  bit-size="1" target="EMU" description="DMA0 Done Interrupt Enable"/>
	<register name="APREN"    parent="MXVR_INT_EN_1" bit-position="2"  bit-size="1" target="EMU" description="Asynchronous Packet Received Interrupt Enable"/>
	<register name="APROFEN"  parent="MXVR_INT_EN_1" bit-position="3"  bit-size="1" target="EMU" description="Asynchronous Packet Receive Buffer Overflow Interrupt Enable"/>
	<register name="HDONEEN1" parent="MXVR_INT_EN_1" bit-position="4"  bit-size="1" target="EMU" description="DMA1 Half Done Interrupt Enable"/>
	<register name="DONEEN1"  parent="MXVR_INT_EN_1" bit-position="5"  bit-size="1" target="EMU" description="DMA1 Done Interrupt Enable"/>
	<register name="APTSEN"   parent="MXVR_INT_EN_1" bit-position="6"  bit-size="1" target="EMU" description="Asynchronous Packet Transmit Buffer Successfully Sent Interrupt Enable"/>
	<register name="APTCEN"   parent="MXVR_INT_EN_1" bit-position="7"  bit-size="1" target="EMU" description="Asynchronous Packet Transmit Buffer Successfully Cancelled Interrupt Enable"/>
	<register name="HDONEEN2" parent="MXVR_INT_EN_1" bit-position="8"  bit-size="1" target="EMU" description="DMA2 Half Done Interrupt Enable"/>
	<register name="DONEEN2"  parent="MXVR_INT_EN_1" bit-position="9"  bit-size="1" target="EMU" description="DMA2 Done Interrupt Enable"/>
	<register name="APRCEEN"  parent="MXVR_INT_EN_1" bit-position="10" bit-size="1" target="EMU" description="Asynchronous Packet Receive CRC Error Interrupt Enable"/>
	<register name="APRPEEN"  parent="MXVR_INT_EN_1" bit-position="11" bit-size="1" target="EMU" description="Asynchronous Packet Receive Packet Error Interrupt Enable"/>
	<register name="HDONEEN3" parent="MXVR_INT_EN_1" bit-position="12" bit-size="1" target="EMU" description="DMA3 Half Done Interrupt Enable"/>
	<register name="DONEEN3"  parent="MXVR_INT_EN_1" bit-position="13" bit-size="1" target="EMU" description="DMA3 Done Interrupt Enable"/>
	<register name="HDONEEN4" parent="MXVR_INT_EN_1" bit-position="16" bit-size="1" target="EMU" description="DMA4 Half Done Interrupt Enable"/>
	<register name="DONEEN4"  parent="MXVR_INT_EN_1" bit-position="17" bit-size="1" target="EMU" description="DMA4 Done Interrupt Enable"/>
	<register name="HDONEEN5" parent="MXVR_INT_EN_1" bit-position="20" bit-size="1" target="EMU" description="DMA5 Half Done Interrupt Enable"/>
	<register name="DONEEN5"  parent="MXVR_INT_EN_1" bit-position="21" bit-size="1" target="EMU" description="DMA5 Done Interrupt Enable"/>
	<register name="HDONEEN6" parent="MXVR_INT_EN_1" bit-position="24" bit-size="1" target="EMU" description="DMA6 Half Done Interrupt Enable"/>
	<register name="DONEEN6"  parent="MXVR_INT_EN_1" bit-position="25" bit-size="1" target="EMU" description="DMA6 Done Interrupt Enable"/>
	<register name="HDONEEN7" parent="MXVR_INT_EN_1" bit-position="28" bit-size="1" target="EMU" description="DMA7 Half Done Interrupt Enable"/>
	<register name="DONEEN7"  parent="MXVR_INT_EN_1" bit-position="29" bit-size="1" target="EMU" description="DMA7 Done Interrupt Enable"/>

<register name="MXVR_POSITION" group="MXVR" mask="FFFF" description="MXVR Node Position Register" bit-size="16" read-address="0xFFC02720" write-address="0xFFC02720" type="IO" target="EMU" />
<register name="MXVR_MAX_POSITION" group="MXVR" mask="FFFF" description="MXVR Maximum Node Position Register" bit-size="16" read-address="0xFFC02724" write-address="0xFFC02724" type="IO" target="EMU" />
<register name="MXVR_DELAY" group="MXVR" mask="FFFF" description="MXVR Node Frame Delay Register" bit-size="16" read-address="0xFFC02728" write-address="0xFFC02728" type="IO" target="EMU" />
<register name="MXVR_MAX_DELAY" group="MXVR" mask="FFFF" description="MXVR Maximum Node Frame Delay Register" bit-size="16" read-address="0xFFC0272C" write-address="0xFFC0272C" type="IO" target="EMU" />
<register name="MXVR_LADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Logical Address Register" bit-size="32" read-address="0xFFC02730" write-address="0xFFC02730" type="IO" target="EMU" />
<register name="MXVR_GADDR" group="MXVR" mask="FFFF" description="MXVR Group Address Register" bit-size="16" read-address="0xFFC02734" write-address="0xFFC02734" type="IO" target="EMU" />
<register name="MXVR_AADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Alternate Address Register" bit-size="32" read-address="0xFFC02738" write-address="0xFFC02738" type="IO" target="EMU" />

<register name="MXVR_ALLOC_0" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 0" bit-size="32" read-address="0xFFC0273C" write-address="0xFFC0273C" type="IO" target="EMU" def-comment="MXVR Allocation Table Registers" />
<register name="MXVR_ALLOC_1" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 1" bit-size="32" read-address="0xFFC02740" write-address="0xFFC02740" type="IO" target="EMU" />
<register name="MXVR_ALLOC_2" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 2" bit-size="32" read-address="0xFFC02744" write-address="0xFFC02744" type="IO" target="EMU" />
<register name="MXVR_ALLOC_3" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 3" bit-size="32" read-address="0xFFC02748" write-address="0xFFC02748" type="IO" target="EMU" />
<register name="MXVR_ALLOC_4" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 4" bit-size="32" read-address="0xFFC0274C" write-address="0xFFC0274C" type="IO" target="EMU" />
<register name="MXVR_ALLOC_5" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 5" bit-size="32" read-address="0xFFC02750" write-address="0xFFC02750" type="IO" target="EMU" />
<register name="MXVR_ALLOC_6" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 6" bit-size="32" read-address="0xFFC02754" write-address="0xFFC02754" type="IO" target="EMU" />
<register name="MXVR_ALLOC_7" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 7" bit-size="32" read-address="0xFFC02758" write-address="0xFFC02758" type="IO" target="EMU" />
<register name="MXVR_ALLOC_8" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 8" bit-size="32" read-address="0xFFC0275C" write-address="0xFFC0275C" type="IO" target="EMU" />
<register name="MXVR_ALLOC_9" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 9" bit-size="32" read-address="0xFFC02760" write-address="0xFFC02760" type="IO" target="EMU" />
<register name="MXVR_ALLOC_10" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 10" bit-size="32" read-address="0xFFC02764" write-address="0xFFC02764" type="IO" target="EMU" />
<register name="MXVR_ALLOC_11" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 11" bit-size="32" read-address="0xFFC02768" write-address="0xFFC02768" type="IO" target="EMU" />
<register name="MXVR_ALLOC_12" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 12" bit-size="32" read-address="0xFFC0276C" write-address="0xFFC0276C" type="IO" target="EMU" />
<register name="MXVR_ALLOC_13" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 13" bit-size="32" read-address="0xFFC02770" write-address="0xFFC02770" type="IO" target="EMU" />
<register name="MXVR_ALLOC_14" group="MXVR" mask="FFFFFFFF" description="MXVR Allocation Table Register 14" bit-size="32" read-address="0xFFC02774" write-address="0xFFC02774" type="IO" target="EMU" />

<register name="MXVR_SYNC_LCHAN_0" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data Logical Channel Assign Register 0" bit-size="32" read-address="0xFFC02778" write-address="0xFFC02778" type="IO" target="EMU" def-comment="MXVR Channel Assign Registers" />
<register name="MXVR_SYNC_LCHAN_1" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data Logical Channel Assign Register 1" bit-size="32" read-address="0xFFC0277C" write-address="0xFFC0277C" type="IO" target="EMU" />
<register name="MXVR_SYNC_LCHAN_2" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data Logical Channel Assign Register 2" bit-size="32" read-address="0xFFC02780" write-address="0xFFC02780" type="IO" target="EMU" />
<register name="MXVR_SYNC_LCHAN_3" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data Logical Channel Assign Register 3" bit-size="32" read-address="0xFFC02784" write-address="0xFFC02784" type="IO" target="EMU" />
<register name="MXVR_SYNC_LCHAN_4" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data Logical Channel Assign Register 4" bit-size="32" read-address="0xFFC02788" write-address="0xFFC02788" type="IO" target="EMU" />
<register name="MXVR_SYNC_LCHAN_5" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data Logical Channel Assign Register 5" bit-size="32" read-address="0xFFC0278C" write-address="0xFFC0278C" type="IO" target="EMU" />
<register name="MXVR_SYNC_LCHAN_6" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data Logical Channel Assign Register 6" bit-size="32" read-address="0xFFC02790" write-address="0xFFC02790" type="IO" target="EMU" />
<register name="MXVR_SYNC_LCHAN_7" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data Logical Channel Assign Register 7" bit-size="32" read-address="0xFFC02794" write-address="0xFFC02794" type="IO" target="EMU" />

<register name="MXVR_DMA0_CONFIG" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA0 Config Register" bit-size="32" read-address="0xFFC02798" write-address="0xFFC02798" type="IO" target="EMU" def-comment="MXVR DMA0 Registers" />
	<register name="MXVR_DMA0_MDMAEN"    parent="MXVR_DMA0_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="DMA Channel Enable" />
	<register name="MXVR_DMA0_DD"        parent="MXVR_DMA0_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="DMA Channel Direction" />
	<register name="MXVR_DMA0_BY4SWAPEN" parent="MXVR_DMA0_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="DMA Channel Four Byte Swap Enable" />
	<register name="MXVR_DMA0_LCHAN"     parent="MXVR_DMA0_CONFIG" bit-position="6"  bit-size="4" target="EMU" description="DMA Channel Logical Channel" />
	<register name="MXVR_DMA0_BITSWAPEN" parent="MXVR_DMA0_CONFIG" bit-position="10" bit-size="1" target="EMU" description="DMA Channel Bit Swap Enable" />
	<register name="MXVR_DMA0_BY2SWAPEN" parent="MXVR_DMA0_CONFIG" bit-position="11" bit-size="1" target="EMU" description="DMA Channel Two Byte Swap Enable" />
	<register name="MXVR_DMA0_MFLOW"     parent="MXVR_DMA0_CONFIG" bit-position="12" bit-size="3" target="EMU" description="DMA Channel Operation Flow" />
	<register name="MXVR_DMA0_FIXEDPM"   parent="MXVR_DMA0_CONFIG" bit-position="19" bit-size="1" target="EMU" description="DMA Channel Fixed Pattern Matching Select" />
	<register name="MXVR_DMA0_STARTPAT"  parent="MXVR_DMA0_CONFIG" bit-position="20" bit-size="2" target="EMU" description="DMA Channel Start Pattern Select" />
	<register name="MXVR_DMA0_STOPPAT"   parent="MXVR_DMA0_CONFIG" bit-position="22" bit-size="2" target="EMU" description="DMA Channel Stop Pattern Select" />
	<register name="MXVR_DMA0_COUNTPOS"  parent="MXVR_DMA0_CONFIG" bit-position="26" bit-size="3" target="EMU" description="DMA Channel Count Position" />

<register name="MXVR_DMA0_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA0 Start Address" bit-size="32" read-address="0xFFC0279C" write-address="0xFFC0279C" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA0_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA0 Loop Count Register" bit-size="16" read-address="0xFFC027A0" write-address="0xFFC027A0" type="IO" target="EMU" />
<register name="MXVR_DMA0_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA0 Current Address" bit-size="32" read-address="0xFFC027A4" write-address="0xFFC027A4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA0_CURR_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA0 Current Loop Count" bit-size="16" read-address="0xFFC027A8" write-address="0xFFC027A8" type="IO" target="EMU" />

<register name="MXVR_DMA1_CONFIG" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA1 Config Register" bit-size="32" read-address="0xFFC027AC" write-address="0xFFC027AC" type="IO" target="EMU" def-comment="MXVR DMA1 Registers" />
	<register name="MXVR_DMA1_MDMAEN"    parent="MXVR_DMA1_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="DMA Channel Enable" />
	<register name="MXVR_DMA1_DD"        parent="MXVR_DMA1_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="DMA Channel Direction" />
	<register name="MXVR_DMA1_BY4SWAPEN" parent="MXVR_DMA1_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="DMA Channel Four Byte Swap Enable" />
	<register name="MXVR_DMA1_LCHAN"     parent="MXVR_DMA1_CONFIG" bit-position="6"  bit-size="4" target="EMU" description="DMA Channel Logical Channel" />
	<register name="MXVR_DMA1_BITSWAPEN" parent="MXVR_DMA1_CONFIG" bit-position="10" bit-size="1" target="EMU" description="DMA Channel Bit Swap Enable" />
	<register name="MXVR_DMA1_BY2SWAPEN" parent="MXVR_DMA1_CONFIG" bit-position="11" bit-size="1" target="EMU" description="DMA Channel Two Byte Swap Enable" />
	<register name="MXVR_DMA1_MFLOW"     parent="MXVR_DMA1_CONFIG" bit-position="12" bit-size="3" target="EMU" description="DMA Channel Operation Flow" />
	<register name="MXVR_DMA1_FIXEDPM"   parent="MXVR_DMA1_CONFIG" bit-position="19" bit-size="1" target="EMU" description="DMA Channel Fixed Pattern Matching Select" />
	<register name="MXVR_DMA1_STARTPAT"  parent="MXVR_DMA1_CONFIG" bit-position="20" bit-size="2" target="EMU" description="DMA Channel Start Pattern Select" />
	<register name="MXVR_DMA1_STOPPAT"   parent="MXVR_DMA1_CONFIG" bit-position="22" bit-size="2" target="EMU" description="DMA Channel Stop Pattern Select" />
	<register name="MXVR_DMA1_COUNTPOS"  parent="MXVR_DMA1_CONFIG" bit-position="26" bit-size="3" target="EMU" description="DMA Channel Count Position" />

<register name="MXVR_DMA1_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA1 Start Address" bit-size="32" read-address="0xFFC027B0" write-address="0xFFC027B0" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA1_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA1 Loop Count Register" bit-size="16" read-address="0xFFC027B4" write-address="0xFFC027B4" type="IO" target="EMU" />
<register name="MXVR_DMA1_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA1 Current Address" bit-size="32" read-address="0xFFC027B8" write-address="0xFFC027B8" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA1_CURR_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA1 Current Loop Count" bit-size="16" read-address="0xFFC027BC" write-address="0xFFC027BC" type="IO" target="EMU" />

<register name="MXVR_DMA2_CONFIG" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA2 Config Register" bit-size="32" read-address="0xFFC027C0" write-address="0xFFC027C0" type="IO" target="EMU" def-comment="MXVR DMA2 Registers" />
	<register name="MXVR_DMA2_MDMAEN"    parent="MXVR_DMA2_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="DMA Channel Enable" />
	<register name="MXVR_DMA2_DD"        parent="MXVR_DMA2_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="DMA Channel Direction" />
	<register name="MXVR_DMA2_BY4SWAPEN" parent="MXVR_DMA2_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="DMA Channel Four Byte Swap Enable" />
	<register name="MXVR_DMA2_LCHAN"     parent="MXVR_DMA2_CONFIG" bit-position="6"  bit-size="4" target="EMU" description="DMA Channel Logical Channel" />
	<register name="MXVR_DMA2_BITSWAPEN" parent="MXVR_DMA2_CONFIG" bit-position="10" bit-size="1" target="EMU" description="DMA Channel Bit Swap Enable" />
	<register name="MXVR_DMA2_BY2SWAPEN" parent="MXVR_DMA2_CONFIG" bit-position="11" bit-size="1" target="EMU" description="DMA Channel Two Byte Swap Enable" />
	<register name="MXVR_DMA2_MFLOW"     parent="MXVR_DMA2_CONFIG" bit-position="12" bit-size="3" target="EMU" description="DMA Channel Operation Flow" />
	<register name="MXVR_DMA2_FIXEDPM"   parent="MXVR_DMA2_CONFIG" bit-position="19" bit-size="1" target="EMU" description="DMA Channel Fixed Pattern Matching Select" />
	<register name="MXVR_DMA2_STARTPAT"  parent="MXVR_DMA2_CONFIG" bit-position="20" bit-size="2" target="EMU" description="DMA Channel Start Pattern Select" />
	<register name="MXVR_DMA2_STOPPAT"   parent="MXVR_DMA2_CONFIG" bit-position="22" bit-size="2" target="EMU" description="DMA Channel Stop Pattern Select" />
	<register name="MXVR_DMA2_COUNTPOS"  parent="MXVR_DMA2_CONFIG" bit-position="26" bit-size="3" target="EMU" description="DMA Channel Count Position" />

<register name="MXVR_DMA2_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA2 Start Address" bit-size="32" read-address="0xFFC027C4" write-address="0xFFC027C4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA2_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA2 Loop Count Register" bit-size="16" read-address="0xFFC027C8" write-address="0xFFC027C8" type="IO" target="EMU" />
<register name="MXVR_DMA2_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA2 Current Address" bit-size="32" read-address="0xFFC027CC" write-address="0xFFC027CC" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA2_CURR_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA2 Current Loop Count" bit-size="16" read-address="0xFFC027D0" write-address="0xFFC027D0" type="IO" target="EMU" />

<register name="MXVR_DMA3_CONFIG" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA3 Config Register" bit-size="32" read-address="0xFFC027D4" write-address="0xFFC027D4" type="IO" target="EMU" def-comment="MXVR DMA3 Registers" />
	<register name="MXVR_DMA3_MDMAEN"    parent="MXVR_DMA3_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="DMA Channel Enable" />
	<register name="MXVR_DMA3_DD"        parent="MXVR_DMA3_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="DMA Channel Direction" />
	<register name="MXVR_DMA3_BY4SWAPEN" parent="MXVR_DMA3_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="DMA Channel Four Byte Swap Enable" />
	<register name="MXVR_DMA3_LCHAN"     parent="MXVR_DMA3_CONFIG" bit-position="6"  bit-size="4" target="EMU" description="DMA Channel Logical Channel" />
	<register name="MXVR_DMA3_BITSWAPEN" parent="MXVR_DMA3_CONFIG" bit-position="10" bit-size="1" target="EMU" description="DMA Channel Bit Swap Enable" />
	<register name="MXVR_DMA3_BY2SWAPEN" parent="MXVR_DMA3_CONFIG" bit-position="11" bit-size="1" target="EMU" description="DMA Channel Two Byte Swap Enable" />
	<register name="MXVR_DMA3_MFLOW"     parent="MXVR_DMA3_CONFIG" bit-position="12" bit-size="3" target="EMU" description="DMA Channel Operation Flow" />
	<register name="MXVR_DMA3_FIXEDPM"   parent="MXVR_DMA3_CONFIG" bit-position="19" bit-size="1" target="EMU" description="DMA Channel Fixed Pattern Matching Select" />
	<register name="MXVR_DMA3_STARTPAT"  parent="MXVR_DMA3_CONFIG" bit-position="20" bit-size="2" target="EMU" description="DMA Channel Start Pattern Select" />
	<register name="MXVR_DMA3_STOPPAT"   parent="MXVR_DMA3_CONFIG" bit-position="22" bit-size="2" target="EMU" description="DMA Channel Stop Pattern Select" />
	<register name="MXVR_DMA3_COUNTPOS"  parent="MXVR_DMA3_CONFIG" bit-position="26" bit-size="3" target="EMU" description="DMA Channel Count Position" />

<register name="MXVR_DMA3_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA3 Start Address" bit-size="32" read-address="0xFFC027D8" write-address="0xFFC027D8" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA3_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA3 Loop Count Register" bit-size="16" read-address="0xFFC027DC" write-address="0xFFC027DC" type="IO" target="EMU" />
<register name="MXVR_DMA3_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA3 Current Address" bit-size="32" read-address="0xFFC027E0" write-address="0xFFC027E0" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA3_CURR_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA3 Current Loop Count" bit-size="16" read-address="0xFFC027E4" write-address="0xFFC027E4" type="IO" target="EMU" />

<register name="MXVR_DMA4_CONFIG" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA4 Config Register" bit-size="32" read-address="0xFFC027E8" write-address="0xFFC027E8" type="IO" target="EMU" def-comment="MXVR DMA4 Registers" />
	<register name="MXVR_DMA4_MDMAEN"    parent="MXVR_DMA4_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="DMA Channel Enable" />
	<register name="MXVR_DMA4_DD"        parent="MXVR_DMA4_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="DMA Channel Direction" />
	<register name="MXVR_DMA4_BY4SWAPEN" parent="MXVR_DMA4_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="DMA Channel Four Byte Swap Enable" />
	<register name="MXVR_DMA4_LCHAN"     parent="MXVR_DMA4_CONFIG" bit-position="6"  bit-size="4" target="EMU" description="DMA Channel Logical Channel" />
	<register name="MXVR_DMA4_BITSWAPEN" parent="MXVR_DMA4_CONFIG" bit-position="10" bit-size="1" target="EMU" description="DMA Channel Bit Swap Enable" />
	<register name="MXVR_DMA4_BY2SWAPEN" parent="MXVR_DMA4_CONFIG" bit-position="11" bit-size="1" target="EMU" description="DMA Channel Two Byte Swap Enable" />
	<register name="MXVR_DMA4_MFLOW"     parent="MXVR_DMA4_CONFIG" bit-position="12" bit-size="3" target="EMU" description="DMA Channel Operation Flow" />
	<register name="MXVR_DMA4_FIXEDPM"   parent="MXVR_DMA4_CONFIG" bit-position="19" bit-size="1" target="EMU" description="DMA Channel Fixed Pattern Matching Select" />
	<register name="MXVR_DMA4_STARTPAT"  parent="MXVR_DMA4_CONFIG" bit-position="20" bit-size="2" target="EMU" description="DMA Channel Start Pattern Select" />
	<register name="MXVR_DMA4_STOPPAT"   parent="MXVR_DMA4_CONFIG" bit-position="22" bit-size="2" target="EMU" description="DMA Channel Stop Pattern Select" />
	<register name="MXVR_DMA4_COUNTPOS"  parent="MXVR_DMA4_CONFIG" bit-position="26" bit-size="3" target="EMU" description="DMA Channel Count Position" />

<register name="MXVR_DMA4_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA4 Start Address" bit-size="32" read-address="0xFFC027EC" write-address="0xFFC027EC" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA4_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA4 Loop Count Register" bit-size="16" read-address="0xFFC027F0" write-address="0xFFC027F0" type="IO" target="EMU" />
<register name="MXVR_DMA4_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA4 Current Address" bit-size="32" read-address="0xFFC027F4" write-address="0xFFC027F4" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA4_CURR_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA4 Current Loop Count" bit-size="16" read-address="0xFFC027F8" write-address="0xFFC027F8" type="IO" target="EMU" />

<register name="MXVR_DMA5_CONFIG" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA5 Config Register" bit-size="32" read-address="0xFFC027FC" write-address="0xFFC027FC" type="IO" target="EMU" def-comment="MXVR DMA5 Registers" />
	<register name="MXVR_DMA5_MDMAEN"    parent="MXVR_DMA5_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="DMA Channel Enable" />
	<register name="MXVR_DMA5_DD"        parent="MXVR_DMA5_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="DMA Channel Direction" />
	<register name="MXVR_DMA5_BY4SWAPEN" parent="MXVR_DMA5_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="DMA Channel Four Byte Swap Enable" />
	<register name="MXVR_DMA5_LCHAN"     parent="MXVR_DMA5_CONFIG" bit-position="6"  bit-size="4" target="EMU" description="DMA Channel Logical Channel" />
	<register name="MXVR_DMA5_BITSWAPEN" parent="MXVR_DMA5_CONFIG" bit-position="10" bit-size="1" target="EMU" description="DMA Channel Bit Swap Enable" />
	<register name="MXVR_DMA5_BY2SWAPEN" parent="MXVR_DMA5_CONFIG" bit-position="11" bit-size="1" target="EMU" description="DMA Channel Two Byte Swap Enable" />
	<register name="MXVR_DMA5_MFLOW"     parent="MXVR_DMA5_CONFIG" bit-position="12" bit-size="3" target="EMU" description="DMA Channel Operation Flow" />
	<register name="MXVR_DMA5_FIXEDPM"   parent="MXVR_DMA5_CONFIG" bit-position="19" bit-size="1" target="EMU" description="DMA Channel Fixed Pattern Matching Select" />
	<register name="MXVR_DMA5_STARTPAT"  parent="MXVR_DMA5_CONFIG" bit-position="20" bit-size="2" target="EMU" description="DMA Channel Start Pattern Select" />
	<register name="MXVR_DMA5_STOPPAT"   parent="MXVR_DMA5_CONFIG" bit-position="22" bit-size="2" target="EMU" description="DMA Channel Stop Pattern Select" />
	<register name="MXVR_DMA5_COUNTPOS"  parent="MXVR_DMA5_CONFIG" bit-position="26" bit-size="3" target="EMU" description="DMA Channel Count Position" />

<register name="MXVR_DMA5_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA5 Start Address" bit-size="32" read-address="0xFFC02800" write-address="0xFFC02800" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA5_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA5 Loop Count Register" bit-size="16" read-address="0xFFC02804" write-address="0xFFC02804" type="IO" target="EMU" />
<register name="MXVR_DMA5_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA5 Current Address" bit-size="32" read-address="0xFFC02808" write-address="0xFFC02808" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA5_CURR_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA5 Current Loop Count" bit-size="16" read-address="0xFFC0280C" write-address="0xFFC0280C" type="IO" target="EMU" />

<register name="MXVR_DMA6_CONFIG" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA6 Config Register" bit-size="32" read-address="0xFFC02810" write-address="0xFFC02810" type="IO" target="EMU" def-comment="MXVR DMA6 Registers" />
	<register name="MXVR_DMA6_MDMAEN"    parent="MXVR_DMA6_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="DMA Channel Enable" />
	<register name="MXVR_DMA6_DD"        parent="MXVR_DMA6_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="DMA Channel Direction" />
	<register name="MXVR_DMA6_BY4SWAPEN" parent="MXVR_DMA6_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="DMA Channel Four Byte Swap Enable" />
	<register name="MXVR_DMA6_LCHAN"     parent="MXVR_DMA6_CONFIG" bit-position="6"  bit-size="4" target="EMU" description="DMA Channel Logical Channel" />
	<register name="MXVR_DMA6_BITSWAPEN" parent="MXVR_DMA6_CONFIG" bit-position="10" bit-size="1" target="EMU" description="DMA Channel Bit Swap Enable" />
	<register name="MXVR_DMA6_BY2SWAPEN" parent="MXVR_DMA6_CONFIG" bit-position="11" bit-size="1" target="EMU" description="DMA Channel Two Byte Swap Enable" />
	<register name="MXVR_DMA6_MFLOW"     parent="MXVR_DMA6_CONFIG" bit-position="12" bit-size="3" target="EMU" description="DMA Channel Operation Flow" />
	<register name="MXVR_DMA6_FIXEDPM"   parent="MXVR_DMA6_CONFIG" bit-position="19" bit-size="1" target="EMU" description="DMA Channel Fixed Pattern Matching Select" />
	<register name="MXVR_DMA6_STARTPAT"  parent="MXVR_DMA6_CONFIG" bit-position="20" bit-size="2" target="EMU" description="DMA Channel Start Pattern Select" />
	<register name="MXVR_DMA6_STOPPAT"   parent="MXVR_DMA6_CONFIG" bit-position="22" bit-size="2" target="EMU" description="DMA Channel Stop Pattern Select" />
	<register name="MXVR_DMA6_COUNTPOS"  parent="MXVR_DMA6_CONFIG" bit-position="26" bit-size="3" target="EMU" description="DMA Channel Count Position" />

<register name="MXVR_DMA6_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA6 Start Address" bit-size="32" read-address="0xFFC02814" write-address="0xFFC02814" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA6_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA6 Loop Count Register" bit-size="16" read-address="0xFFC02818" write-address="0xFFC02818" type="IO" target="EMU" />
<register name="MXVR_DMA6_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA6 Current Address" bit-size="32" read-address="0xFFC0281C" write-address="0xFFC0281C" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA6_CURR_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA6 Current Loop Count" bit-size="16" read-address="0xFFC02820" write-address="0xFFC02820" type="IO" target="EMU" />

<register name="MXVR_DMA7_CONFIG" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA7 Config Register" bit-size="32" read-address="0xFFC02824" write-address="0xFFC02824" type="IO" target="EMU" def-comment="MXVR DMA7 Registers" />
	<register name="MXVR_DMA7_MDMAEN"    parent="MXVR_DMA7_CONFIG" bit-position="0"  bit-size="1" target="EMU" description="DMA Channel Enable" />
	<register name="MXVR_DMA7_DD"        parent="MXVR_DMA7_CONFIG" bit-position="1"  bit-size="1" target="EMU" description="DMA Channel Direction" />
	<register name="MXVR_DMA7_BY4SWAPEN" parent="MXVR_DMA7_CONFIG" bit-position="5"  bit-size="1" target="EMU" description="DMA Channel Four Byte Swap Enable" />
	<register name="MXVR_DMA7_LCHAN"     parent="MXVR_DMA7_CONFIG" bit-position="6"  bit-size="4" target="EMU" description="DMA Channel Logical Channel" />
	<register name="MXVR_DMA7_BITSWAPEN" parent="MXVR_DMA7_CONFIG" bit-position="10" bit-size="1" target="EMU" description="DMA Channel Bit Swap Enable" />
	<register name="MXVR_DMA7_BY2SWAPEN" parent="MXVR_DMA7_CONFIG" bit-position="11" bit-size="1" target="EMU" description="DMA Channel Two Byte Swap Enable" />
	<register name="MXVR_DMA7_MFLOW"     parent="MXVR_DMA7_CONFIG" bit-position="12" bit-size="3" target="EMU" description="DMA Channel Operation Flow" />
	<register name="MXVR_DMA7_FIXEDPM"   parent="MXVR_DMA7_CONFIG" bit-position="19" bit-size="1" target="EMU" description="DMA Channel Fixed Pattern Matching Select" />
	<register name="MXVR_DMA7_STARTPAT"  parent="MXVR_DMA7_CONFIG" bit-position="20" bit-size="2" target="EMU" description="DMA Channel Start Pattern Select" />
	<register name="MXVR_DMA7_STOPPAT"   parent="MXVR_DMA7_CONFIG" bit-position="22" bit-size="2" target="EMU" description="DMA Channel Stop Pattern Select" />
	<register name="MXVR_DMA7_COUNTPOS"  parent="MXVR_DMA7_CONFIG" bit-position="26" bit-size="3" target="EMU" description="DMA Channel Count Position" />

<register name="MXVR_DMA7_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA7 Start Address" bit-size="32" read-address="0xFFC02828" write-address="0xFFC02828" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA7_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA7 Loop Count Register" bit-size="16" read-address="0xFFC0282C" write-address="0xFFC0282C" type="IO" target="EMU" />
<register name="MXVR_DMA7_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Sync Data DMA7 Current Address" bit-size="32" read-address="0xFFC02830" write-address="0xFFC02830" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_DMA7_CURR_COUNT" group="MXVR" mask="FFFF" description="MXVR Sync Data DMA7 Current Loop Count" bit-size="16" read-address="0xFFC02834" write-address="0xFFC02834" type="IO" target="EMU" />

<register name="MXVR_AP_CTL" group="MXVR" mask="FFFF" description="MXVR Async Packet Control Register" bit-size="16" read-address="0xFFC02838" write-address="0xFFC02838" type="IO" target="EMU" def-comment="MXVR Asynch Packet Registers" />
	<register name="STARTAP"  parent="MXVR_AP_CTL" bit-position="0"  bit-size="1" target="EMU" description="Start Asynchronous Packet Transmission"/>
	<register name="CANCELAP" parent="MXVR_AP_CTL" bit-position="1"  bit-size="1" target="EMU" description="Cancel Asynchronous Packet Transmission"/>
	<register name="RESETAP"  parent="MXVR_AP_CTL" bit-position="2"  bit-size="1" target="EMU" description="Reset Asynchronous Packet Arbitration"/>
	<register name="APRBE0"   parent="MXVR_AP_CTL" bit-position="14" bit-size="1" target="EMU" description="Asynchronous Packet Receive Buffer Entry 0"/>
	<register name="APRBE1"   parent="MXVR_AP_CTL" bit-position="15" bit-size="1" target="EMU" description="Asynchronous Packet Receive Buffer Entry 1"/>

<register name="MXVR_APRB_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Async Packet RX Buffer Start Addr Register" bit-size="32" read-address="0xFFC0283C" write-address="0xFFC0283C" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_APRB_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Async Packet RX Buffer Current Addr Register" bit-size="32" read-address="0xFFC02840" write-address="0xFFC02840" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_APTB_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Async Packet TX Buffer Start Addr Register" bit-size="32" read-address="0xFFC02844" write-address="0xFFC02844" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_APTB_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Async Packet TX Buffer Current Addr Register" bit-size="32" read-address="0xFFC02848" write-address="0xFFC02848" type="IO" target="EMU" cdef-type="ADDR" />

<register name="MXVR_CM_CTL" group="MXVR" mask="FFFFFFFF" description="MXVR Control Message Control Register" bit-size="32" read-address="0xFFC0284C" write-address="0xFFC0284C" type="IO" target="EMU" def-comment="MXVR Control Message Registers" />
	<register name="STARTCM"  parent="MXVR_CM_CTL" bit-position="0"  bit-size="1" target="EMU" description="Start Control Message Transmission"/>
	<register name="CANCELCM" parent="MXVR_CM_CTL" bit-position="1"  bit-size="1" target="EMU" description="Cancel Control Message Transmission"/>
	<register name="CMRBE0"   parent="MXVR_CM_CTL" bit-position="16" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 0"/>
	<register name="CMRBE1"   parent="MXVR_CM_CTL" bit-position="17" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 1"/>
	<register name="CMRBE2"   parent="MXVR_CM_CTL" bit-position="18" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 2"/>
	<register name="CMRBE3"   parent="MXVR_CM_CTL" bit-position="19" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 3"/>
	<register name="CMRBE4"   parent="MXVR_CM_CTL" bit-position="20" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 4"/>
	<register name="CMRBE5"   parent="MXVR_CM_CTL" bit-position="21" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 5"/>
	<register name="CMRBE6"   parent="MXVR_CM_CTL" bit-position="22" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 6"/>
	<register name="CMRBE7"   parent="MXVR_CM_CTL" bit-position="23" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 7"/>
	<register name="CMRBE8"   parent="MXVR_CM_CTL" bit-position="24" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 8"/>
	<register name="CMRBE9"   parent="MXVR_CM_CTL" bit-position="25" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 9"/>
	<register name="CMRBE10"  parent="MXVR_CM_CTL" bit-position="26" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 10"/>
	<register name="CMRBE11"  parent="MXVR_CM_CTL" bit-position="27" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 11"/>
	<register name="CMRBE12"  parent="MXVR_CM_CTL" bit-position="28" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 12"/>
	<register name="CMRBE13"  parent="MXVR_CM_CTL" bit-position="29" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 13"/>
	<register name="CMRBE14"  parent="MXVR_CM_CTL" bit-position="30" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 14"/>
	<register name="CMRBE15"  parent="MXVR_CM_CTL" bit-position="31" bit-size="1" target="EMU" description="Control Message Receive Buffer Entry 15"/>

<register name="MXVR_CMRB_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Control Message RX Buffer Start Addr Register" bit-size="32" read-address="0xFFC02850" write-address="0xFFC02850" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_CMRB_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Control Message RX Buffer Current Address" bit-size="32" read-address="0xFFC02854" write-address="0xFFC02854" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_CMTB_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Control Message TX Buffer Start Addr Register" bit-size="32" read-address="0xFFC02858" write-address="0xFFC02858" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_CMTB_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Control Message TX Buffer Current Address" bit-size="32" read-address="0xFFC0285C" write-address="0xFFC0285C" type="IO" target="EMU" cdef-type="ADDR" />
<register name="MXVR_RRDB_START_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Remote Read Buffer Start Addr Register" bit-size="32" read-address="0xFFC02860" write-address="0xFFC02860" type="IO" target="EMU" cdef-type="ADDR" def-comment="MXVR Remote Read Registers" />
<register name="MXVR_RRDB_CURR_ADDR" group="MXVR" mask="FFFFFFFF" description="MXVR Remote Read Buffer Current Addr Register" bit-size="32" read-address="0xFFC02864" write-address="0xFFC02864" type="IO" target="EMU" cdef-type="ADDR" />

<register name="MXVR_PAT_DATA_0" group="MXVR" mask="FFFFFFFF" description="MXVR Pattern Data Register 0" bit-size="32" read-address="0xFFC02868" write-address="0xFFC02868" type="IO" target="EMU" def-comment="MXVR Pattern Data Registers" />
<register name="MXVR_PAT_EN_0" group="MXVR" mask="FFFFFFFF" description="MXVR Pattern Enable Register 0" bit-size="32" read-address="0xFFC0286C" write-address="0xFFC0286C" type="IO" target="EMU" />
<register name="MXVR_PAT_DATA_1" group="MXVR" mask="FFFFFFFF" description="MXVR Pattern Data Register 1" bit-size="32" read-address="0xFFC02870" write-address="0xFFC02870" type="IO" target="EMU" />
<register name="MXVR_PAT_EN_1" group="MXVR" mask="FFFFFFFF" description="MXVR Pattern Enable Register 1" bit-size="32" read-address="0xFFC02874" write-address="0xFFC02874" type="IO" target="EMU" />

<register name="MXVR_FRAME_CNT_0" group="MXVR" mask="FFFF" description="MXVR Frame Counter 0" bit-size="16" read-address="0xFFC02878" write-address="0xFFC02878" type="IO" target="EMU" def-comment="MXVR Frame Counter Registers" />
<register name="MXVR_FRAME_CNT_1" group="MXVR" mask="FFFF" description="MXVR Frame Counter 1" bit-size="16" read-address="0xFFC0287C" write-address="0xFFC0287C" type="IO" target="EMU" />

<register name="MXVR_ROUTING_0" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 0" bit-size="32" read-address="0xFFC02880" write-address="0xFFC02880" type="IO" target="EMU" def-comment="MXVR Routing Table Registers" />
<register name="MXVR_ROUTING_1" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 1" bit-size="32" read-address="0xFFC02884" write-address="0xFFC02884" type="IO" target="EMU" />
<register name="MXVR_ROUTING_2" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 2" bit-size="32" read-address="0xFFC02888" write-address="0xFFC02888" type="IO" target="EMU" />
<register name="MXVR_ROUTING_3" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 3" bit-size="32" read-address="0xFFC0288C" write-address="0xFFC0288C" type="IO" target="EMU" />
<register name="MXVR_ROUTING_4" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 4" bit-size="32" read-address="0xFFC02890" write-address="0xFFC02890" type="IO" target="EMU" />
<register name="MXVR_ROUTING_5" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 5" bit-size="32" read-address="0xFFC02894" write-address="0xFFC02894" type="IO" target="EMU" />
<register name="MXVR_ROUTING_6" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 6" bit-size="32" read-address="0xFFC02898" write-address="0xFFC02898" type="IO" target="EMU" />
<register name="MXVR_ROUTING_7" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 7" bit-size="32" read-address="0xFFC0289C" write-address="0xFFC0289C" type="IO" target="EMU" />
<register name="MXVR_ROUTING_8" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 8" bit-size="32" read-address="0xFFC028A0" write-address="0xFFC028A0" type="IO" target="EMU" />
<register name="MXVR_ROUTING_9" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 9" bit-size="32" read-address="0xFFC028A4" write-address="0xFFC028A4" type="IO" target="EMU" />
<register name="MXVR_ROUTING_10" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 10" bit-size="32" read-address="0xFFC028A8" write-address="0xFFC028A8" type="IO" target="EMU" />
<register name="MXVR_ROUTING_11" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 11" bit-size="32" read-address="0xFFC028AC" write-address="0xFFC028AC" type="IO" target="EMU" />
<register name="MXVR_ROUTING_12" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 12" bit-size="32" read-address="0xFFC028B0" write-address="0xFFC028B0" type="IO" target="EMU" />
<register name="MXVR_ROUTING_13" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 13" bit-size="32" read-address="0xFFC028B4" write-address="0xFFC028B4" type="IO" target="EMU" />
<register name="MXVR_ROUTING_14" group="MXVR" mask="FFFFFFFF" description="MXVR Routing Table Register 14" bit-size="32" read-address="0xFFC028B8" write-address="0xFFC028B8" type="IO" target="EMU" />

<register name="MXVR_BLOCK_CNT" group="MXVR" mask="FFFF" description="MXVR Block Counter" bit-size="16" read-address="0xFFC028C0" write-address="0xFFC028C0" type="IO" target="EMU" def-comment="MXVR Counter-Clock-Control Registers" />

<register name="MXVR_CLK_CTL" group="MXVR" mask="FFFFFFFF" description="MXVR Clock Control Register" bit-size="32" read-address="0xFFC028D0" write-address="0xFFC028D0" type="IO" target="EMU" />
	<register name="MXTALCEN" parent="MXVR_CLK_CTL" bit-position="0"  bit-size="1" target="EMU" description="MXVR Crystal Oscillator Clock Enable"/>
	<register name="MXTALFEN" parent="MXVR_CLK_CTL" bit-position="1"  bit-size="1" target="EMU" description="MXVR Crystal Oscillator Feedback Enable"/>
	<register name="MXTALMUL" parent="MXVR_CLK_CTL" bit-position="4"  bit-size="2" target="EMU" description="MXVR Crystal Multiplier"/>
	<register name="CLKX3SEL" parent="MXVR_CLK_CTL" bit-position="7"  bit-size="1" target="EMU" description="Clock Generation Source Select"/>
	<register name="MMCLKEN"  parent="MXVR_CLK_CTL" bit-position="8"  bit-size="1" target="EMU" description="Master Clock Enable"/>
	<register name="MMCLKMUL" parent="MXVR_CLK_CTL" bit-position="9"  bit-size="4" target="EMU" description="Master Clock Multiplication Factor"/>
	<register name="PLLSMPS"  parent="MXVR_CLK_CTL" bit-position="13" bit-size="3" target="EMU" description="MXVR PLL State Machine Prescaler"/>
	<register name="MBCLKEN"  parent="MXVR_CLK_CTL" bit-position="16" bit-size="1" target="EMU" description="Bit Clock Enable"/>
	<register name="MBCLKDIV" parent="MXVR_CLK_CTL" bit-position="17" bit-size="4" target="EMU" description="Bit Clock Divide Factor"/>
	<register name="INVRX"    parent="MXVR_CLK_CTL" bit-position="23" bit-size="1" target="EMU" description="Invert Receive Data"/>
	<register name="MFSEN"    parent="MXVR_CLK_CTL" bit-position="24" bit-size="1" target="EMU" description="Frame Sync Enable"/>
	<register name="MFSDIV"   parent="MXVR_CLK_CTL" bit-position="25" bit-size="4" target="EMU" description="Frame Sync Divide Factor"/>
	<register name="MFSSEL"   parent="MXVR_CLK_CTL" bit-position="29" bit-size="2" target="EMU" description="Frame Sync Select"/>
	<register name="MFSSYNC"  parent="MXVR_CLK_CTL" bit-position="31" bit-size="1" target="EMU" description="Frame Sync Synchronization Select"/>

<register name="MXVR_CDRPLL_CTL" group="MXVR" mask="FFFFFFFF" description="MXVR Clock/Data Recovery PLL Control Register" bit-size="32" read-address="0xFFC028D4" write-address="0xFFC028D4" type="IO" target="EMU" />
	<register name="CDRSMEN"   parent="MXVR_CDRPLL_CTL" bit-position="0"  bit-size="1" target="EMU" description="MXVR CDRPLL State Machine Enable"/>
	<register name="CDRRSTB"   parent="MXVR_CDRPLL_CTL" bit-position="1"  bit-size="1" target="EMU" description="MXVR CDRPLL Reset"/>
	<register name="CDRSVCO"   parent="MXVR_CDRPLL_CTL" bit-position="2"  bit-size="1" target="EMU" description="MXVR CDRPLL Start VCO"/>
	<register name="CDRMODE"   parent="MXVR_CDRPLL_CTL" bit-position="3"  bit-size="1" target="EMU" description="MXVR CDRPLL CDR Mode Select"/>
	<register name="CDRSCNT"   parent="MXVR_CDRPLL_CTL" bit-position="4"  bit-size="6" target="EMU" description="MXVR CDRPLL Start Counter"/>
	<register name="CDRLCNT"   parent="MXVR_CDRPLL_CTL" bit-position="10" bit-size="6" target="EMU" description="MXVR CDRPLL Lock Counter"/>
	<register name="CDRSHPSEL" parent="MXVR_CDRPLL_CTL" bit-position="16" bit-size="6" target="EMU" description="MXVR CDRPLL Shaper Select"/>
	<register name="CDRSHPEN"  parent="MXVR_CDRPLL_CTL" bit-position="23" bit-size="1" target="EMU" description="MXVR CDRPLL Shaper Enable"/>
	<register name="CDRCPSEL"  parent="MXVR_CDRPLL_CTL" bit-position="24" bit-size="8" target="EMU" description="MXVR CDRPLL Charge Pump Current Select"/>

<register name="MXVR_FMPLL_CTL" group="MXVR" mask="FFFFFFFF" description="MXVR Frequency Multiply PLL Control Register" bit-size="32" read-address="0xFFC028D8" write-address="0xFFC028D8" type="IO" target="EMU" />
	<register name="FMSMEN"  parent="MXVR_FMPLL_CTL" bit-position="0"  bit-size="1" target="EMU" description="MXVR FMPLL State Machine Enable"/>
	<register name="FMRSTB"  parent="MXVR_FMPLL_CTL" bit-position="1"  bit-size="1" target="EMU" description="MXVR FMPLL Reset"/>
	<register name="FMSVCO"  parent="MXVR_FMPLL_CTL" bit-position="2"  bit-size="1" target="EMU" description="MXVR FMPLL Start VCO"/>
	<register name="FMSCNT"  parent="MXVR_FMPLL_CTL" bit-position="4"  bit-size="6" target="EMU" description="MXVR FMPLL Start Counter"/>
	<register name="FMLCNT"  parent="MXVR_FMPLL_CTL" bit-position="10" bit-size="6" target="EMU" description="MXVR FMPLL Lock Counter"/>
	<register name="FMCPSEL" parent="MXVR_FMPLL_CTL" bit-position="24" bit-size="8" target="EMU" description="MXVR FMPLL Charge Pump Current Select"/>

<register name="MXVR_PIN_CTL" group="MXVR" mask="FFFF" description="MXVR Pin Control Register" bit-size="16" read-address="0xFFC028DC" write-address="0xFFC028DC" type="IO" target="EMU" />
	<register name="MTXONBOD" parent="MXVR_PIN_CTL" bit-position="0" bit-size="1" target="EMU" description="MTXONB Open Drain Select"/>
	<register name="MTXONBG"  parent="MXVR_PIN_CTL" bit-position="1" bit-size="1" target="EMU" description="MTXONB Gates MTX Select"/>
	<register name="MFSOE"    parent="MXVR_PIN_CTL" bit-position="4" bit-size="1" target="EMU" description="MFS Output Enable"/>
	<register name="MFSGPSEL" parent="MXVR_PIN_CTL" bit-position="5" bit-size="1" target="EMU" description="MFS General Purpose Output Select"/>
	<register name="MFSGPDAT" parent="MXVR_PIN_CTL" bit-position="6" bit-size="1" target="EMU" description="MFS General Purpose Output Data"/>

<register name="MXVR_SCLK_CNT" group="MXVR" mask="FFFF" description="MXVR System Clock Counter Register" bit-size="16" read-address="0xFFC028E0" write-address="0xFFC028E0" type="IO" target="EMU" />


<!-- Proc Periph HWR, chap  3, KEYPAD Register Definitions  -->

<register name="KPAD_CTL" group="KEYPAD" mask="FFFF" description="Controls keypad module enable and disable" bit-size="16" read-address="0xFFC04100" write-address="0xFFC04100" type="IO" target="EMU" def-comment="Keypad Registers" />
	<register name="KEY_EN"      parent="KPAD_CTL" bit-position="0"  bit-size="1" target="EMU" description="Keypad Enable" />
	<register name="KEY_IRQMODE" parent="KPAD_CTL" bit-position="1"  bit-size="2" target="EMU" description="Key Press Interrupt Enable" />
	<register name="KEY_ROWEN"   parent="KPAD_CTL" bit-position="10" bit-size="3" target="EMU" description="Row Enable Width" />
	<register name="KEY_COLEN"   parent="KPAD_CTL" bit-position="13" bit-size="3" target="EMU" description="Column Enable Width" />

<register name="KPAD_PRESCALE" group="KEYPAD" mask="FFFF" description="Establish a time base for programing the KPAD_MSEL register" bit-size="16" read-address="0xFFC04104" write-address="0xFFC04104" type="IO" target="EMU" />
	<register name="KEY_PRESCALE_VAL" parent="KPAD_PRESCALE" bit-position="0" bit-size="6" target="EMU" description="Key Prescale Value" />

<register name="KPAD_MSEL" group="KEYPAD" mask="FFFF" description="Selects delay parameters for keypad interface sensitivity" bit-size="16" read-address="0xFFC04108" write-address="0xFFC04108" type="IO" target="EMU" />
	<register name="DBON_SCALE"     parent="KPAD_MSEL" bit-position="0" bit-size="8" target="EMU" description="Debounce Scale Value" />
	<register name="COLDRV_SCALE"   parent="KPAD_MSEL" bit-position="8" bit-size="8" target="EMU" description="Column Driver Scale Value" />

<register name="KPAD_ROWCOL" group="KEYPAD" mask="FFFF" description="Captures the row and column output values of the keys pressed" bit-size="16" read-address="0xFFC0410C" write-address="0xFFC0410C" type="IO" target="EMU" />
	<register name="KEY_ROW"        parent="KPAD_ROWCOL" bit-position="0" bit-size="8" target="EMU" description="Rows Pressed" />
	<register name="KEY_COL"        parent="KPAD_ROWCOL" bit-position="8" bit-size="8" target="EMU" description="Columns Pressed" />

<register name="KPAD_STAT" group="KEYPAD" mask="FFFF" description="Holds and clears the status of the keypad interface interrupt" bit-size="16" read-address="0xFFC04110" write-address="0xFFC04110" type="IO" target="EMU" />
	<register name="KEY_IRQ"        parent="KPAD_STAT" bit-position="0" bit-size="1" target="EMU" description="Keypad Interrupt Status" />
	<register name="KEY_MROWCOL"    parent="KPAD_STAT" bit-position="1" bit-size="2" target="EMU" description="Multiple Row/Column Keypress Status" />
	<register name="KEY_PRESSED"    parent="KPAD_STAT" bit-position="3" bit-size="1" target="EMU" description="Key press current status" />

<register name="KPAD_SOFTEVAL" group="KEYPAD" mask="FFFF" description="Lets software force keypad interface to check for keys being pressed" bit-size="16" read-address="0xFFC04114" write-address="0xFFC04114" type="IO" target="EMU" />
	<register name="KEY_SOFTEVAL_E" parent="KPAD_SOFTEVAL" bit-position="1" bit-size="1" target="EMU" description="Software Programmable Force Evaluate" />

<!-- Proc Periph HWR, chap  4, SDIO Register Definitions -->

<register name="SDH_PWR_CTL" group="SDH" mask="FFFF" description="SDH Power Control" bit-size="16" read-address="0xFFC03900" write-address="0xFFC03900" type="IO" target="EMU" def-comment="SDH Registers" />
	<register name="PWR_ON"     parent="SDH_PWR_CTL" bit-position="0" bit-size="2" target="EMU" description="Power On"/>
	<register name="TBD"        parent="SDH_PWR_CTL" bit-position="2" bit-size="4" target="EMU" description="TBD"/>
	<register name="SD_CMD_OD"  parent="SDH_PWR_CTL" bit-position="6" bit-size="1" target="EMU" description="Open Drain Output"/>
	<register name="ROD_CTL"    parent="SDH_PWR_CTL" bit-position="7" bit-size="1" target="EMU" description="Rod Control"/>

<register name="SDH_CLK_CTL" group="SDH" mask="FFFF" description="SDH Clock Control" bit-size="16" read-address="0xFFC03904" write-address="0xFFC03904" type="IO" target="EMU" />
	<register name="CLKDIV"        parent="SDH_CLK_CTL" bit-position="0"  bit-size="8" target="EMU" description="MC_CLK Divisor"/>
	<register name="CLK_E"         parent="SDH_CLK_CTL" bit-position="8"  bit-size="1" target="EMU" description="MC_CLK Bus Clock Enable"/>
	<register name="PWR_SV_E"      parent="SDH_CLK_CTL" bit-position="9"  bit-size="1" target="EMU" description="Power Save Enable"/>
	<register name="CLKDIV_BYPASS" parent="SDH_CLK_CTL" bit-position="10" bit-size="1" target="EMU" description="Bypass Divisor"/>
	<register name="WIDE_BUS"      parent="SDH_CLK_CTL" bit-position="11" bit-size="1" target="EMU" description="Wide Bus Mode Enable"/>

<register name="SDH_ARGUMENT" group="SDH" mask="FFFFFFFF" description="SDH Argument" bit-size="32" read-address="0xFFC03908" write-address="0xFFC03908" type="IO" target="EMU" />

<register name="SDH_COMMAND" group="SDH" mask="FFFF" description="SDH Command" bit-size="16" read-address="0xFFC0390C" write-address="0xFFC0390C" type="IO" target="EMU" />
	<register name="CMD_IDX"    parent="SDH_COMMAND" bit-position="0"  bit-size="6" target="EMU" description="Command Index"/>
	<register name="CMD_RSP"    parent="SDH_COMMAND" bit-position="6"  bit-size="1" target="EMU" description="Response"/>
	<register name="CMD_L_RSP"  parent="SDH_COMMAND" bit-position="7"  bit-size="1" target="EMU" description="Long Response"/>
	<register name="CMD_INT_E"  parent="SDH_COMMAND" bit-position="8"  bit-size="1" target="EMU" description="Command Interrupt"/>
	<register name="CMD_PEND_E" parent="SDH_COMMAND" bit-position="9"  bit-size="1" target="EMU" description="Command Pending"/>
	<register name="CMD_E"      parent="SDH_COMMAND" bit-position="10" bit-size="1" target="EMU" description="Command Enable"/>

<register name="SDH_RESP_CMD" group="SDH" mask="FFFF" description="SDH Response Command" bit-size="16" read-address="0xFFC03910" write-address="0xFFC03910" type="IO" target="EMU" />
	<register name="RESP_CMD"      parent="SDH_RESP_CMD" bit-position="0" bit-size="6" target="EMU" description="Response Command"/>

<register name="SDH_RESPONSE0" group="SDH" mask="FFFFFFFF" description="SDH Response0" bit-size="32" read-address="0xFFC03914" write-address="0xFFC03914" type="IO" target="EMU" />
<register name="SDH_RESPONSE1" group="SDH" mask="FFFFFFFF" description="SDH Response1" bit-size="32" read-address="0xFFC03918" write-address="0xFFC03918" type="IO" target="EMU" />
<register name="SDH_RESPONSE2" group="SDH" mask="FFFFFFFF" description="SDH Response2" bit-size="32" read-address="0xFFC0391C" write-address="0xFFC0391C" type="IO" target="EMU" />
<register name="SDH_RESPONSE3" group="SDH" mask="FFFFFFFF" description="SDH Response3" bit-size="32" read-address="0xFFC03920" write-address="0xFFC03920" type="IO" target="EMU" />
<register name="SDH_DATA_TIMER" group="SDH" mask="FFFFFFFF" description="SDH Data Timer" bit-size="32" read-address="0xFFC03924" write-address="0xFFC03924" type="IO" target="EMU" />

<register name="SDH_DATA_LGTH" group="SDH" mask="FFFF" description="SDH Data Length" bit-size="16" read-address="0xFFC03928" write-address="0xFFC03928" type="IO" target="EMU" />

<register name="SDH_DATA_CTL" group="SDH" mask="FFFF" description="SDH Data Control" bit-size="16" read-address="0xFFC0392C" write-address="0xFFC0392C" type="IO" target="EMU" />
	<register name="DTX_E"         parent="SDH_DATA_CTL" bit-position="0" bit-size="1" target="EMU" description="Data Transfer Enable"/>
	<register name="DTX_DIR"       parent="SDH_DATA_CTL" bit-position="1" bit-size="1" target="EMU" description="Data Transfer Direction"/>
	<register name="DTX_MODE"      parent="SDH_DATA_CTL" bit-position="2" bit-size="1" target="EMU" description="Data Transfer Mode"/>
	<register name="DTX_DMA_E"     parent="SDH_DATA_CTL" bit-position="3" bit-size="1" target="EMU" description="Data Transfer DMA Enable"/>
	<register name="DTX_BLK_LGTH"  parent="SDH_DATA_CTL" bit-position="4" bit-size="4" target="EMU" description="Data Transfer Block Length"/>

<register name="SDH_DATA_CNT" group="SDH" mask="FFFF" description="SDH Data Counter" bit-size="16" read-address="0xFFC03930" write-address="0xFFC03930" type="IO" target="EMU" />
<register name="SDH_STATUS" group="SDH" mask="FFFFFFFF" description="SDH Status" bit-size="32" read-address="0xFFC03934" write-address="0xFFC03934" type="IO" target="EMU" />
	<register name="CMD_CRC_FAIL"  parent="SDH_STATUS" bit-position="0" bit-size="1"  target="EMU" description="CMD CRC Fail"/>
	<register name="DAT_CRC_FAIL"  parent="SDH_STATUS" bit-position="1" bit-size="1"  target="EMU" description="Data CRC Fail"/>
	<register name="CMD_TIMEOUT"   parent="SDH_STATUS" bit-position="2" bit-size="1"  target="EMU" description="CMD Time Out"/>
	<register name="DAT_TIMEOUT"   parent="SDH_STATUS" bit-position="3" bit-size="1"  target="EMU" description="Data Time Out"/>
	<register name="TX_UNDERRUN"   parent="SDH_STATUS" bit-position="4" bit-size="1"  target="EMU" description="Transmit Underrun"/>
	<register name="RX_OVERRUN"    parent="SDH_STATUS" bit-position="5" bit-size="1"  target="EMU" description="Receive Overrun"/>
	<register name="CMD_RESP_END"  parent="SDH_STATUS" bit-position="6" bit-size="1"  target="EMU" description="CMD Response End"/>
	<register name="CMD_SENT"      parent="SDH_STATUS" bit-position="7" bit-size="1"  target="EMU" description="CMD Sent"/>
	<register name="DAT_END"       parent="SDH_STATUS" bit-position="8" bit-size="1"  target="EMU" description="Data End"/>
	<register name="START_BIT_ERR" parent="SDH_STATUS" bit-position="9" bit-size="1"  target="EMU" description="Start Bit Error"/>
	<register name="DAT_BLK_END"   parent="SDH_STATUS" bit-position="10" bit-size="1" target="EMU" description="Data Block End"/>
	<register name="CMD_ACT"       parent="SDH_STATUS" bit-position="11" bit-size="1" target="EMU" description="CMD Active"/>
	<register name="TX_ACT"        parent="SDH_STATUS" bit-position="12" bit-size="1" target="EMU" description="Transmit Active"/>
	<register name="RX_ACT"        parent="SDH_STATUS" bit-position="13" bit-size="1" target="EMU" description="Receive Active"/>
	<register name="TX_FIFO_STAT"  parent="SDH_STATUS" bit-position="14" bit-size="1" target="EMU" description="Transmit FIFO Status"/>
	<register name="RX_FIFO_STAT"  parent="SDH_STATUS" bit-position="15" bit-size="1" target="EMU" description="Receive FIFO Status"/>
	<register name="TX_FIFO_FULL"  parent="SDH_STATUS" bit-position="16" bit-size="1" target="EMU" description="Transmit FIFO Full"/>
	<register name="RX_FIFO_FULL"  parent="SDH_STATUS" bit-position="17" bit-size="1" target="EMU" description="Receive FIFO Full"/>
	<register name="TX_FIFO_ZERO"  parent="SDH_STATUS" bit-position="18" bit-size="1" target="EMU" description="Transmit FIFO Empty"/>
	<register name="RX_DAT_ZERO"   parent="SDH_STATUS" bit-position="19" bit-size="1" target="EMU" description="Receive FIFO Empty"/>
	<register name="TX_DAT_RDY"    parent="SDH_STATUS" bit-position="20" bit-size="1" target="EMU" description="Transmit Data Available"/>
	<register name="RX_FIFO_RDY"   parent="SDH_STATUS" bit-position="21" bit-size="1" target="EMU" description="Receive Data Available"/>

<register name="SDH_STATUS_CLR" group="SDH" mask="FFFF" description="SDH Status Clear" bit-size="16" read-address="0xFFC03938" write-address="0xFFC03938" type="IO" target="EMU" />
	<register name="CMD_CRC_FAIL_STAT"  parent="SDH_STATUS_CLR" bit-position="0"  bit-size="1" target="EMU" description="CMD CRC Fail Status"/>
	<register name="DAT_CRC_FAIL_STAT"  parent="SDH_STATUS_CLR" bit-position="1"  bit-size="1" target="EMU" description="Data CRC Fail Status"/>
	<register name="CMD_TIMEOUT_STAT"   parent="SDH_STATUS_CLR" bit-position="2"  bit-size="1" target="EMU" description="CMD Time Out Status"/>
	<register name="DAT_TIMEOUT_STAT"   parent="SDH_STATUS_CLR" bit-position="3"  bit-size="1" target="EMU" description="Data Time Out status"/>
	<register name="TX_UNDERRUN_STAT"   parent="SDH_STATUS_CLR" bit-position="4"  bit-size="1" target="EMU" description="Transmit Underrun Status"/>
	<register name="RX_OVERRUN_STAT"    parent="SDH_STATUS_CLR" bit-position="5"  bit-size="1" target="EMU" description="Receive Overrun Status"/>
	<register name="CMD_RESP_END_STAT"  parent="SDH_STATUS_CLR" bit-position="6"  bit-size="1" target="EMU" description="CMD Response End Status"/>
	<register name="CMD_SENT_STAT"      parent="SDH_STATUS_CLR" bit-position="7"  bit-size="1" target="EMU" description="CMD Sent Status"/>
	<register name="DAT_END_STAT"       parent="SDH_STATUS_CLR" bit-position="8"  bit-size="1" target="EMU" description="Data End Status"/>
	<register name="START_BIT_ERR_STAT" parent="SDH_STATUS_CLR" bit-position="9"  bit-size="1" target="EMU" description="Start Bit Error Status"/>
	<register name="DAT_BLK_END_STAT"   parent="SDH_STATUS_CLR" bit-position="10" bit-size="1" target="EMU" description="Data Block End Status"/>

<register name="SDH_MASK0" group="SDH" mask="FFFFFFFF" description="SDH Interrupt0 Mask" bit-size="32" read-address="0xFFC0393C" write-address="0xFFC0393C" type="IO" target="EMU" />
	<register name="MASK0_CMD_CRC_FAIL_MASK"  parent="SDH_MASK0" bit-position="0"  bit-size="1" target="EMU" description="CMD CRC Fail Mask"/>
	<register name="MASK0_DAT_CRC_FAIL_MASK"  parent="SDH_MASK0" bit-position="1"  bit-size="1" target="EMU" description="Data CRC Fail Mask"/>
	<register name="MASK0_CMD_TIMEOUT_MASK"   parent="SDH_MASK0" bit-position="2"  bit-size="1" target="EMU" description="CMD Time Out Mask"/>
	<register name="MASK0_DAT_TIMEOUT_MASK"   parent="SDH_MASK0" bit-position="3"  bit-size="1" target="EMU" description="Data Time Out Mask"/>
	<register name="MASK0_TX_UNDERRUN_MASK"   parent="SDH_MASK0" bit-position="4"  bit-size="1" target="EMU" description="Transmit Underrun Mask"/>
	<register name="MASK0_RX_OVERRUN_MASK"    parent="SDH_MASK0" bit-position="5"  bit-size="1" target="EMU" description="Receive Overrun Mask"/>
	<register name="MASK0_CMD_RESP_END_MASK"  parent="SDH_MASK0" bit-position="6"  bit-size="1" target="EMU" description="CMD Response End Mask"/>
	<register name="MASK0_CMD_SENT_MASK"      parent="SDH_MASK0" bit-position="7"  bit-size="1" target="EMU" description="CMD Sent Mask"/>
	<register name="MASK0_DAT_END_MASK"       parent="SDH_MASK0" bit-position="8"  bit-size="1" target="EMU" description="Data End Mask"/>
	<register name="MASK0_START_BIT_ERR_MASK" parent="SDH_MASK0" bit-position="9"  bit-size="1" target="EMU" description="Start Bit Error Mask"/>
	<register name="MASK0_DAT_BLK_END_MASK"   parent="SDH_MASK0" bit-position="10" bit-size="1" target="EMU" description="Data Block End Mask"/>
	<register name="MASK0_CMD_ACT_MASK"       parent="SDH_MASK0" bit-position="11" bit-size="1" target="EMU" description="CMD Active Mask"/>
	<register name="MASK0_TX_ACT_MASK"        parent="SDH_MASK0" bit-position="12" bit-size="1" target="EMU" description="Transmit Active Mask"/>
	<register name="MASK0_RX_ACT_MASK"        parent="SDH_MASK0" bit-position="13" bit-size="1" target="EMU" description="Receive Active Mask"/>
	<register name="MASK0_TX_FIFO_STAT_MASK"  parent="SDH_MASK0" bit-position="14" bit-size="1" target="EMU" description="Transmit FIFO Status Mask"/>
	<register name="MASK0_RX_FIFO_STAT_MASK"  parent="SDH_MASK0" bit-position="15" bit-size="1" target="EMU" description="Receive FIFO Status Mask"/>
	<register name="MASK0_TX_FIFO_FULL_MASK"  parent="SDH_MASK0" bit-position="16" bit-size="1" target="EMU" description="Transmit FIFO Full Mask"/>
	<register name="MASK0_RX_FIFO_FULL_MASK"  parent="SDH_MASK0" bit-position="17" bit-size="1" target="EMU" description="Receive FIFO Full Mask"/>
	<register name="MASK0_TX_FIFO_ZERO_MASK"  parent="SDH_MASK0" bit-position="18" bit-size="1" target="EMU" description="Transmit FIFO Empty Mask"/>
	<register name="MASK0_RX_DAT_ZERO_MASK"   parent="SDH_MASK0" bit-position="19" bit-size="1" target="EMU" description="Receive FIFO Empty Mask"/>
	<register name="MASK0_TX_DAT_RDY_MASK"    parent="SDH_MASK0" bit-position="20" bit-size="1" target="EMU" description="Transmit Data Available Mask"/>
	<register name="MASK0_RX_FIFO_RDY_MASK"   parent="SDH_MASK0" bit-position="21" bit-size="1" target="EMU" description="Receive Data Available Mask"/>

<register name="SDH_MASK1" group="SDH" mask="FFFFFFFF" description="SDH Interrupt1 Mask" bit-size="32" read-address="0xFFC03940" write-address="0xFFC03940" type="IO" target="EMU" />
	<register name="MASK1_CMD_CRC_FAIL_MASK"  parent="SDH_MASK1" bit-position="0"  bit-size="1" target="EMU" description="CMD CRC Fail Mask"/>
	<register name="MASK1_DAT_CRC_FAIL_MASK"  parent="SDH_MASK1" bit-position="1"  bit-size="1" target="EMU" description="Data CRC Fail Mask"/>
	<register name="MASK1_CMD_TIMEOUT_MASK"   parent="SDH_MASK1" bit-position="2"  bit-size="1" target="EMU" description="CMD Time Out Mask"/>
	<register name="MASK1_DAT_TIMEOUT_MASK"   parent="SDH_MASK1" bit-position="3"  bit-size="1" target="EMU" description="Data Time Out Mask"/>
	<register name="MASK1_TX_UNDERRUN_MASK"   parent="SDH_MASK1" bit-position="4"  bit-size="1" target="EMU" description="Transmit Underrun Mask"/>
	<register name="MASK1_RX_OVERRUN_MASK"    parent="SDH_MASK1" bit-position="5"  bit-size="1" target="EMU" description="Receive Overrun Mask"/>
	<register name="MASK1_CMD_RESP_END_MASK"  parent="SDH_MASK1" bit-position="6"  bit-size="1" target="EMU" description="CMD Response End Mask"/>
	<register name="MASK1_CMD_SENT_MASK"      parent="SDH_MASK1" bit-position="7"  bit-size="1" target="EMU" description="CMD Sent Mask"/>
	<register name="MASK1_DAT_END_MASK"       parent="SDH_MASK1" bit-position="8"  bit-size="1" target="EMU" description="Data End Mask"/>
	<register name="MASK1_START_BIT_ERR_MASK" parent="SDH_MASK1" bit-position="9"  bit-size="1" target="EMU" description="Start Bit Error Mask"/>
	<register name="MASK1_DAT_BLK_END_MASK"   parent="SDH_MASK1" bit-position="10" bit-size="1" target="EMU" description="Data Block End Mask"/>
	<register name="MASK1_CMD_ACT_MASK"       parent="SDH_MASK1" bit-position="11" bit-size="1" target="EMU" description="CMD Active Mask"/>
	<register name="MASK1_TX_ACT_MASK"        parent="SDH_MASK1" bit-position="12" bit-size="1" target="EMU" description="Transmit Active Mask"/>
	<register name="MASK1_RX_ACT_MASK"        parent="SDH_MASK1" bit-position="13" bit-size="1" target="EMU" description="Receive Active Mask"/>
	<register name="MASK1_TX_FIFO_STAT_MASK"  parent="SDH_MASK1" bit-position="14" bit-size="1" target="EMU" description="Transmit FIFO Status Mask"/>
	<register name="MASK1_RX_FIFO_STAT_MASK"  parent="SDH_MASK1" bit-position="15" bit-size="1" target="EMU" description="Receive FIFO Status Mask"/>
	<register name="MASK1_TX_FIFO_FULL_MASK"  parent="SDH_MASK1" bit-position="16" bit-size="1" target="EMU" description="Transmit FIFO Full Mask"/>
	<register name="MASK1_RX_FIFO_FULL_MASK"  parent="SDH_MASK1" bit-position="17" bit-size="1" target="EMU" description="Receive FIFO Full Mask"/>
	<register name="MASK1_TX_FIFO_ZERO_MASK"  parent="SDH_MASK1" bit-position="18" bit-size="1" target="EMU" description="Transmit FIFO Empty Mask"/>
	<register name="MASK1_RX_DAT_ZERO_MASK"   parent="SDH_MASK1" bit-position="19" bit-size="1" target="EMU" description="Receive FIFO Empty Mask"/>
	<register name="MASK1_TX_DAT_RDY_MASK"    parent="SDH_MASK1" bit-position="20" bit-size="1" target="EMU" description="Transmit Data Available Mask"/>
	<register name="MASK1_RX_FIFO_RDY_MASK"   parent="SDH_MASK1" bit-position="21" bit-size="1" target="EMU" description="Receive Data Available Mask"/>

<register name="SDH_FIFO_CNT" group="SDH" mask="FFFF" description="SDH FIFO Counter" bit-size="16" read-address="0xFFC03948" write-address="0xFFC03948" type="IO" target="EMU" />
	<register name="FIFO_COUNT" parent="SDH_FIFO_CNT" bit-position="0" bit-size="15" target="EMU" description="FIFO Count"/>

<register name="SDH_FIFO" group="SDH" mask="FFFFFFFF" description="SDH Data FIFO" bit-size="32" read-address="0xFFC03980" write-address="0xFFC03980" type="IO" target="EMU" />

<register name="SDH_E_STATUS" group="SDH" mask="FFFF" description="SDH Exception Status" bit-size="16" read-address="0xFFC039C0" write-address="0xFFC039C0" type="IO" target="EMU" />
	<register name="SDIO_INT_DET" parent="SDH_E_STATUS" bit-position="1" bit-size="1" target="EMU" description="SDIO Int Detected"/>
	<register name="SD_CARD_DET"  parent="SDH_E_STATUS" bit-position="4" bit-size="1" target="EMU" description="SD Card Detect"/>

<register name="SDH_E_MASK" group="SDH" mask="FFFF" description="SDH Exception Mask" bit-size="16" read-address="0xFFC039C4" write-address="0xFFC039C4" type="IO" target="EMU" />
	<register name="SDIO_MSK" parent="SDH_E_MASK" bit-position="1" bit-size="1" target="EMU" description="Mask SDIO Int Detected"/>
	<register name="SCD_MSK"  parent="SDH_E_MASK" bit-position="6" bit-size="1" target="EMU" description="Mask Card Detect"/>

<register name="SDH_CFG" group="SDH" mask="FFFF" description="SDH Configuration" bit-size="16" read-address="0xFFC039C8" write-address="0xFFC039C8" type="IO" target="EMU" />
	<register name="CLKS_EN"    parent="SDH_CFG" bit-position="0" bit-size="1" target="EMU" description="Clocks Enable"/>
	<register name="SD4E"       parent="SDH_CFG" bit-position="2" bit-size="1" target="EMU" description="SDIO 4-Bit Enable"/>
	<register name="MWE"        parent="SDH_CFG" bit-position="3" bit-size="1" target="EMU" description="Moving Window Enable"/>
	<register name="SD_RST"     parent="SDH_CFG" bit-position="4" bit-size="1" target="EMU" description="SDMMC Reset"/>
	<register name="PUP_SDDAT"  parent="SDH_CFG" bit-position="5" bit-size="1" target="EMU" description="Pull-up SD_DAT"/>
	<register name="PUP_SDDAT3" parent="SDH_CFG" bit-position="6" bit-size="1" target="EMU" description="Pull-up SD_DAT3"/>
	<register name="PD_SDDAT3"  parent="SDH_CFG" bit-position="7" bit-size="1" target="EMU" description="Pull-down SD_DAT3"/>

<register name="SDH_RD_WAIT_EN" group="SDH" mask="FFFF" description="SDH Read Wait Enable" bit-size="16" read-address="0xFFC039CC" write-address="0xFFC039CC" type="IO" target="EMU" />
	<register name="RWR" parent="SDH_RD_WAIT_EN" bit-position="0" bit-size="1" target="EMU" description="Read Wait Request"/>

<register name="SDH_PID0" group="SDH" mask="FFFF" description="SDH Peripheral Identification0" bit-size="16" read-address="0xFFC039D0" write-address="0xFFC039D0" type="IO" target="EMU" />
<register name="SDH_PID1" group="SDH" mask="FFFF" description="SDH Peripheral Identification1" bit-size="16" read-address="0xFFC039D4" write-address="0xFFC039D4" type="IO" target="EMU" />
<register name="SDH_PID2" group="SDH" mask="FFFF" description="SDH Peripheral Identification2" bit-size="16" read-address="0xFFC039D8" write-address="0xFFC039D8" type="IO" target="EMU" />
<register name="SDH_PID3" group="SDH" mask="FFFF" description="SDH Peripheral Identification3" bit-size="16" read-address="0xFFC039DC" write-address="0xFFC039DC" type="IO" target="EMU" />
<register name="SDH_PID4" group="SDH" mask="FFFF" description="SDH Peripheral Identification4" bit-size="16" read-address="0xFFC039E0" write-address="0xFFC039E0" type="IO" target="EMU" />
<register name="SDH_PID5" group="SDH" mask="FFFF" description="SDH Peripheral Identification5" bit-size="16" read-address="0xFFC039E4" write-address="0xFFC039E4" type="IO" target="EMU" />
<register name="SDH_PID6" group="SDH" mask="FFFF" description="SDH Peripheral Identification6" bit-size="16" read-address="0xFFC039E8" write-address="0xFFC039E8" type="IO" target="EMU" />
<register name="SDH_PID7" group="SDH" mask="FFFF" description="SDH Peripheral Identification7" bit-size="16" read-address="0xFFC039EC" write-address="0xFFC039EC" type="IO" target="EMU" />


<!-- Proc Periph HWR, chap  5, ATAPI Register Definitions -->

<register name="ATAPI_CONTROL" group="ATAPI" mask="FFFF" description="ATAPI Control Register" bit-size="16" read-address="0xFFC03800" write-address="0xFFC03800" type="IO" target="EMU" def-comment="ATAPI Registers" />
	<register name="PIO_START"        parent="ATAPI_CONTROL" bit-position="0"  bit-size="1" target="EMU" description="Start PIO/Reg Op"/>
	<register name="MULTI_START"      parent="ATAPI_CONTROL" bit-position="1"  bit-size="1" target="EMU" description="Start Multi-DMA Op"/>
	<register name="ULTRA_START"      parent="ATAPI_CONTROL" bit-position="2"  bit-size="1" target="EMU" description="Start Ultra-DMA Op"/>
	<register name="XFER_DIR"         parent="ATAPI_CONTROL" bit-position="3"  bit-size="1" target="EMU" description="Transfer Direction"/>
	<register name="IORDY_EN"         parent="ATAPI_CONTROL" bit-position="4"  bit-size="1" target="EMU" description="IORDY Enable"/>
	<register name="FIFO_FLUSH"       parent="ATAPI_CONTROL" bit-position="5"  bit-size="1" target="EMU" description="Flush FIFOs"/>
	<register name="SOFT_RST"         parent="ATAPI_CONTROL" bit-position="6"  bit-size="1" target="EMU" description="Soft Reset"/>
	<register name="DEV_RST"          parent="ATAPI_CONTROL" bit-position="7"  bit-size="1" target="EMU" description="Device Reset"/>
	<register name="TFRCNT_RST"       parent="ATAPI_CONTROL" bit-position="8"  bit-size="1" target="EMU" description="Trans Count Reset"/>
	<register name="END_ON_TERM"      parent="ATAPI_CONTROL" bit-position="9"  bit-size="1" target="EMU" description="End/Terminate Select"/>
	<register name="PIO_USE_DMA"      parent="ATAPI_CONTROL" bit-position="10" bit-size="1" target="EMU" description="PIO-DMA Enable"/>
	<register name="UDMAIN_FIFO_THRS" parent="ATAPI_CONTROL" bit-position="12" bit-size="4" target="EMU" description="Ultra DMA-IN FIFO Threshold"/>

<register name="ATAPI_STATUS" group="ATAPI" mask="FFFF" description="ATAPI Status Register" bit-size="16" read-address="0xFFC03804" write-address="0xFFC03804" type="IO" target="EMU" />
	<register name="PIO_XFER_ON"      parent="ATAPI_STATUS" bit-position="0" bit-size="1" target="EMU" description="PIO transfer in progress"/>
	<register name="MULTI_XFER_ON"    parent="ATAPI_STATUS" bit-position="1" bit-size="1" target="EMU" description="Multi-word DMA transfer in progress"/>
	<register name="ULTRA_XFER_ON"    parent="ATAPI_STATUS" bit-position="2" bit-size="1" target="EMU" description="Ultra DMA transfer in progress"/>
	<register name="ULTRA_IN_FL"      parent="ATAPI_STATUS" bit-position="4" bit-size="4" target="EMU" description="Ultra DMA Input FIFO Level"/>

<register name="ATAPI_DEV_ADDR" group="ATAPI" mask="FFFF" description="ATAPI Device Register Address" bit-size="16" read-address="0xFFC03808" write-address="0xFFC03808" type="IO" target="EMU" />
	<register name="DEV_ADDR"         parent="ATAPI_DEV_ADDR" bit-position="0" bit-size="5" target="EMU" description="Device Address"/>

<register name="ATAPI_DEV_TXBUF" group="ATAPI" mask="FFFF" description="ATAPI Device Register Write Data" bit-size="16" read-address="0xFFC0380C" write-address="0xFFC0380C" type="IO" target="EMU" />
<register name="ATAPI_DEV_RXBUF" group="ATAPI" mask="FFFF" description="ATAPI Device Register Read Data" bit-size="16" read-address="0xFFC03810" write-address="0xFFC03810" type="IO" target="EMU" />

<register name="ATAPI_INT_MASK" group="ATAPI" mask="FFFF" description="ATAPI Interrupt Mask Register" bit-size="16" read-address="0xFFC03814" write-address="0xFFC03814" type="IO" target="EMU" />
	<register name="ATAPI_DEV_INT_MASK"  parent="ATAPI_INT_MASK" bit-position="0" bit-size="1" target="EMU" description="Device interrupt mask"/>
	<register name="PIO_DONE_MASK"       parent="ATAPI_INT_MASK" bit-position="1" bit-size="1" target="EMU" description="PIO transfer done interrupt mask"/>
	<register name="MULTI_DONE_MASK"     parent="ATAPI_INT_MASK" bit-position="2" bit-size="1" target="EMU" description="Multi-DMA transfer done interrupt mask"/>
	<register name="UDMAIN_DONE_MASK"    parent="ATAPI_INT_MASK" bit-position="3" bit-size="1" target="EMU" description="Ultra-DMA in transfer done interrupt mask"/>
	<register name="UDMAOUT_DONE_MASK"   parent="ATAPI_INT_MASK" bit-position="4" bit-size="1" target="EMU" description="Ultra-DMA out transfer done interrupt mask"/>
	<register name="HOST_TERM_XFER_MASK" parent="ATAPI_INT_MASK" bit-position="5" bit-size="1" target="EMU" description="Host terminate current transfer interrupt mask"/>
	<register name="MULTI_TERM_MASK"     parent="ATAPI_INT_MASK" bit-position="6" bit-size="1" target="EMU" description="Device terminate Multi-DMA transfer interrupt mask"/>
	<register name="UDMAIN_TERM_MASK"    parent="ATAPI_INT_MASK" bit-position="7" bit-size="1" target="EMU" description="Device terminate Ultra-DMA-in transfer interrupt mask"/>
	<register name="UDMAOUT_TERM_MASK"   parent="ATAPI_INT_MASK" bit-position="8" bit-size="1" target="EMU" description="Device terminate Ultra-DMA-out transfer interrupt mask"/>

<register name="ATAPI_INT_STATUS" group="ATAPI" mask="FFFF" description="ATAPI Interrupt Status Register" bit-size="16" read-address="0xFFC03818" write-address="0xFFC03818" type="IO" target="EMU" />
	<register name="ATAPI_DEV_INT"       parent="ATAPI_INT_STATUS" bit-position="0" bit-size="1" target="EMU" description="Device interrupt status"/>
	<register name="PIO_DONE_INT"        parent="ATAPI_INT_STATUS" bit-position="1" bit-size="1" target="EMU" description="PIO transfer done interrupt status"/>
	<register name="MULTI_DONE_INT"      parent="ATAPI_INT_STATUS" bit-position="2" bit-size="1" target="EMU" description="Multi-DMA transfer done interrupt status"/>
	<register name="UDMAIN_DONE_INT"     parent="ATAPI_INT_STATUS" bit-position="3" bit-size="1" target="EMU" description="Ultra-DMA in transfer done interrupt status"/>
	<register name="UDMAOUT_DONE_INT"    parent="ATAPI_INT_STATUS" bit-position="4" bit-size="1" target="EMU" description="Ultra-DMA out transfer done interrupt status"/>
	<register name="HOST_TERM_XFER_INT"  parent="ATAPI_INT_STATUS" bit-position="5" bit-size="1" target="EMU" description="Host terminate current transfer interrupt status"/>
	<register name="MULTI_TERM_INT"      parent="ATAPI_INT_STATUS" bit-position="6" bit-size="1" target="EMU" description="Device terminate Multi-DMA transfer interrupt status"/>
	<register name="UDMAIN_TERM_INT"     parent="ATAPI_INT_STATUS" bit-position="7" bit-size="1" target="EMU" description="Device terminate Ultra-DMA-in transfer interrupt status"/>
	<register name="UDMAOUT_TERM_INT"    parent="ATAPI_INT_STATUS" bit-position="8" bit-size="1" target="EMU" description="Device terminate Ultra-DMA-out transfer interrupt status"/>

<register name="ATAPI_XFER_LEN" group="ATAPI" mask="FFFF" description="ATAPI Length of Transfer" bit-size="16" read-address="0xFFC0381C" write-address="0xFFC0381C" type="IO" target="EMU" />

<register name="ATAPI_LINE_STATUS" group="ATAPI" mask="FFFF" description="ATAPI Line Status" bit-size="16" read-address="0xFFC03820" write-address="0xFFC03820" type="IO" target="EMU" />
	<register name="ATAPI_INTR"    parent="ATAPI_LINE_STATUS" bit-position="0" bit-size="1" target="EMU" description="Device interrupt to host line status"/>
	<register name="ATAPI_DASP"    parent="ATAPI_LINE_STATUS" bit-position="1" bit-size="1" target="EMU" description="Device dasp to host line status"/>
	<register name="ATAPI_CS0N"    parent="ATAPI_LINE_STATUS" bit-position="2" bit-size="1" target="EMU" description="ATAPI chip select 0 line status"/>
	<register name="ATAPI_CS1N"    parent="ATAPI_LINE_STATUS" bit-position="3" bit-size="1" target="EMU" description="ATAPI chip select 1 line status"/>
	<register name="ATAPI_ADDR"    parent="ATAPI_LINE_STATUS" bit-position="4" bit-size="3" target="EMU" description="ATAPI address line status"/>
	<register name="ATAPI_DMAREQ"  parent="ATAPI_LINE_STATUS" bit-position="7" bit-size="1" target="EMU" description="ATAPI DMA request line status"/>
	<register name="ATAPI_DMAACKN" parent="ATAPI_LINE_STATUS" bit-position="8" bit-size="1" target="EMU" description="ATAPI DMA acknowledge line status"/>
	<register name="ATAPI_DIOWN"   parent="ATAPI_LINE_STATUS" bit-position="9" bit-size="1" target="EMU" description="ATAPI write line status"/>
	<register name="ATAPI_DIORN"   parent="ATAPI_LINE_STATUS" bit-position="10" bit-size="1" target="EMU" description="ATAPI read line status"/>
	<register name="ATAPI_IORDY"   parent="ATAPI_LINE_STATUS" bit-position="11" bit-size="1" target="EMU" description="ATAPI IORDY line status"/>

<register name="ATAPI_SM_STATE" group="ATAPI" mask="FFFF" description="ATAPI State Machine Status" bit-size="16" read-address="0xFFC03824" write-address="0xFFC03824" type="IO" target="EMU" />
	<register name="PIO_CSTATE"    parent="ATAPI_SM_STATE" bit-position="0" bit-size="4" target="EMU" description="PIO mode state machine current state"/>
	<register name="DMA_CSTATE"    parent="ATAPI_SM_STATE" bit-position="4" bit-size="4" target="EMU" description="DMA mode state machine current state"/>
	<register name="UDMAIN_CSTATE" parent="ATAPI_SM_STATE" bit-position="8" bit-size="4" target="EMU" description="Ultra DMA-In mode state machine current state"/>
	<register name="UDMAOUT_CSTATE"  parent="ATAPI_SM_STATE"  bit-position="12" bit-size="4" target="EMU" description="ATAPI IORDY line status"/>

<register name="ATAPI_TERMINATE" group="ATAPI" mask="FFFF" description="ATAPI Host Terminate" bit-size="16" read-address="0xFFC03828" write-address="0xFFC03828" type="IO" target="EMU" />
<register name="ATAPI_PIO_TFRCNT" group="ATAPI" mask="FFFF" description="ATAPI PIO mode transfer count" bit-size="16" read-address="0xFFC0382C" write-address="0xFFC0382C" type="IO" target="EMU" />
<register name="ATAPI_DMA_TFRCNT" group="ATAPI" mask="FFFF" description="ATAPI DMA mode transfer count" bit-size="16" read-address="0xFFC03830" write-address="0xFFC03830" type="IO" target="EMU" />
<register name="ATAPI_UMAIN_TFRCNT" group="ATAPI" mask="FFFF" description="ATAPI UDMAIN transfer count" bit-size="16" read-address="0xFFC03834" write-address="0xFFC03834" type="IO" target="EMU" />
<register name="ATAPI_UDMAOUT_TFRCNT" group="ATAPI" mask="FFFF" description="ATAPI UDMAOUT transfer count" bit-size="16" read-address="0xFFC03838" write-address="0xFFC03838" type="IO" target="EMU" />
<register name="ATAPI_REG_TIM_0" group="ATAPI" mask="FFFF" description="ATAPI Register Transfer Timing 0" bit-size="16" read-address="0xFFC03840" write-address="0xFFC03840" type="IO" target="EMU" />
<register name="ATAPI_PIO_TIM_0" group="ATAPI" mask="FFFF" description="ATAPI PIO Timing 0 Register" bit-size="16" read-address="0xFFC03844" write-address="0xFFC03844" type="IO" target="EMU" />
<register name="ATAPI_PIO_TIM_1" group="ATAPI" mask="FFFF" description="ATAPI PIO Timing 1 Register" bit-size="16" read-address="0xFFC03848" write-address="0xFFC03848" type="IO" target="EMU" />
<register name="ATAPI_MULTI_TIM_0" group="ATAPI" mask="FFFF" description="ATAPI Multi-DMA Timing 0 Register" bit-size="16" read-address="0xFFC03850" write-address="0xFFC03850" type="IO" target="EMU" />
<register name="ATAPI_MULTI_TIM_1" group="ATAPI" mask="FFFF" description="ATAPI Multi-DMA Timing 1 Register" bit-size="16" read-address="0xFFC03854" write-address="0xFFC03854" type="IO" target="EMU" />
<register name="ATAPI_MULTI_TIM_2" group="ATAPI" mask="FFFF" description="ATAPI Multi-DMA Timing 2 Register" bit-size="16" read-address="0xFFC03858" write-address="0xFFC03858" type="IO" target="EMU" />
<register name="ATAPI_ULTRA_TIM_0" group="ATAPI" mask="FFFF" description="ATAPI Ultra-DMA Timing 0 Register" bit-size="16" read-address="0xFFC03860" write-address="0xFFC03860" type="IO" target="EMU" />
<register name="ATAPI_ULTRA_TIM_1" group="ATAPI" mask="FFFF" description="ATAPI Ultra-DMA Timing 1 Register" bit-size="16" read-address="0xFFC03864" write-address="0xFFC03864" type="IO" target="EMU" />
<register name="ATAPI_ULTRA_TIM_2" group="ATAPI" mask="FFFF" description="ATAPI Ultra-DMA Timing 2 Register" bit-size="16" read-address="0xFFC03868" write-address="0xFFC03868" type="IO" target="EMU" />
<register name="ATAPI_ULTRA_TIM_3" group="ATAPI" mask="FFFF" description="ATAPI Ultra-DMA Timing 3 Register" bit-size="16" read-address="0xFFC0386C" write-address="0xFFC0386C" type="IO" target="EMU" />



<!-- Proc Periph HWR, chap  6, NFC Register Definitions -->

<register name="NFC_CTL" group="NFC" mask="FFFF" description="NAND Control Register" bit-size="16" read-address="0xFFC03B00" write-address="0xFFC03B00" type="IO" target="EMU" def-comment="NFC Registers" />
	<register name="WR_DLY"  parent="NFC_CTL" bit-position="0" bit-size="4" target="EMU" description="Write Strobe Delay"/>
	<register name="RD_DLY"  parent="NFC_CTL" bit-position="4" bit-size="4" target="EMU" description="Read Strobe Delay"/>
	<register name="NWIDTH"  parent="NFC_CTL" bit-position="8" bit-size="1" target="EMU" description="NAND Data Width"/>
	<register name="PG_SIZE" parent="NFC_CTL" bit-position="9" bit-size="1" target="EMU" description="Page Size"/>

<register name="NFC_STAT" group="NFC" mask="FFFF" description="NAND Status Register" bit-size="16" read-address="0xFFC03B04" write-address="0xFFC03B04" type="IO" target="EMU" />
	<register name="NBUSY"      parent="NFC_STAT" bit-position="0" bit-size="1" target="EMU" description="Not Busy"/>
	<register name="WB_FULL"    parent="NFC_STAT" bit-position="1" bit-size="1" target="EMU" description="Write Buffer Full"/>
	<register name="PG_WR_STAT" parent="NFC_STAT" bit-position="2" bit-size="1" target="EMU" description="Page Write Pending"/>
	<register name="PG_RD_STAT" parent="NFC_STAT" bit-position="3" bit-size="1" target="EMU" description="Page Read Pending"/>
	<register name="WB_EMPTY"   parent="NFC_STAT" bit-position="4" bit-size="1" target="EMU" description="Write Buffer Empty"/>

<register name="NFC_IRQSTAT" group="NFC" mask="FFFF" description="NAND Interrupt Status Register" bit-size="16" read-address="0xFFC03B08" write-address="0xFFC03B08" type="IO" target="EMU" />
	<register name="NBUSYIRQ"   parent="NFC_IRQSTAT" bit-position="0" bit-size="1" target="EMU" description="Not Busy IRQ"/>
	<register name="WB_OVF"     parent="NFC_IRQSTAT" bit-position="1" bit-size="1" target="EMU" description="Write Buffer Overflow"/>
	<register name="WB_EDGE"    parent="NFC_IRQSTAT" bit-position="2" bit-size="1" target="EMU" description="Write Buffer Edge Detect"/>
	<register name="RD_RDY"     parent="NFC_IRQSTAT" bit-position="3" bit-size="1" target="EMU" description="Read Data Ready"/>
	<register name="WR_DONE"    parent="NFC_IRQSTAT" bit-position="4" bit-size="1" target="EMU" description="Page Write Done"/>

<register name="NFC_IRQMASK" group="NFC" mask="FFFF" description="NAND Interrupt Mask Register" bit-size="16" read-address="0xFFC03B0C" write-address="0xFFC03B0C" type="IO" target="EMU" />
	<register name="MASK_BUSYIRQ" parent="NFC_IRQMASK" bit-position="0" bit-size="1" target="EMU" description="Mask Not Busy IRQ"/>
	<register name="MASK_WBOVF"   parent="NFC_IRQMASK" bit-position="1" bit-size="1" target="EMU" description="Mask Write Buffer Overflow"/>
	<register name="MASK_WBEDGE"  parent="NFC_IRQMASK" bit-position="2" bit-size="1" target="EMU" description="Mask Write Buffer Edge Detect"/>
	<register name="MASK_RDRDY"   parent="NFC_IRQMASK" bit-position="3" bit-size="1" target="EMU" description="Mask Read Data Ready"/>
	<register name="MASK_WRDONE"  parent="NFC_IRQMASK" bit-position="4" bit-size="1" target="EMU" description="Mask Write Done"/>

<register name="NFC_ECC0" group="NFC" mask="FFFF" description="NAND ECC Register 0" bit-size="16" read-address="0xFFC03B10" write-address="0xFFC03B10" type="IO" target="EMU" />
<register name="NFC_ECC1" group="NFC" mask="FFFF" description="NAND ECC Register 1" bit-size="16" read-address="0xFFC03B14" write-address="0xFFC03B14" type="IO" target="EMU" />
<register name="NFC_ECC2" group="NFC" mask="FFFF" description="NAND ECC Register 2" bit-size="16" read-address="0xFFC03B18" write-address="0xFFC03B18" type="IO" target="EMU" />
<register name="NFC_ECC3" group="NFC" mask="FFFF" description="NAND ECC Register 3" bit-size="16" read-address="0xFFC03B1C" write-address="0xFFC03B1C" type="IO" target="EMU" />

<register name="NFC_COUNT" group="NFC" mask="FFFF" description="NAND ECC Count Register" bit-size="16" read-address="0xFFC03B20" write-address="0xFFC03B20" type="IO" target="EMU" />
<register name="NFC_RST" group="NFC" mask="FFFF" description="NAND ECC Reset Register" bit-size="16" read-address="0xFFC03B24" write-address="0xFFC03B24" type="IO" target="EMU" />
<register name="NFC_PGCTL" group="NFC" mask="FFFF" description="NAND Page Control Register" bit-size="16" read-address="0xFFC03B28" write-address="0xFFC03B28" type="IO" target="EMU" />
<register name="NFC_READ" group="NFC" mask="FFFF" description="NAND Read Data Register" bit-size="16" read-address="0xFFC03B2C" write-address="0xFFC03B2C" type="IO" target="EMU" />
<register name="NFC_ADDR" group="NFC" mask="FFFF" description="NAND Address Register" bit-size="16" read-address="0xFFC03B40" write-address="0xFFC03B40" type="IO" target="EMU" />
<register name="NFC_CMD" group="NFC" mask="FFFF" description="NAND Command Register" bit-size="16" read-address="0xFFC03B44" write-address="0xFFC03B44" type="IO" target="EMU" />
<register name="NFC_DATA_WR" group="NFC" mask="FFFF" description="NAND Data Write Register" bit-size="16" read-address="0xFFC03B48" write-address="0xFFC03B48" type="IO" target="EMU" />
<register name="NFC_DATA_RD" group="NFC" mask="FFFF" description="NAND Data Read Register" bit-size="16" read-address="0xFFC03B4C" write-address="0xFFC03B4C" type="IO" target="EMU" />



<!-- Proc Periph HWR, chap  7, EPPI Registers Definitions -->

<register name="EPPI0_STATUS" group="EPPI" mask="FFFF" description="EPPI0 Status Register" bit-size="16" read-address="0xFFC01000" write-address="0xFFC01000" type="IO" target="EMU" def-comment="EPPI0 Registers" />
<register name="EPPI0_HCOUNT" group="EPPI" mask="FFFF" description="EPPI0 Horizontal Transfer Count Register" bit-size="16" read-address="0xFFC01004" write-address="0xFFC01004" type="IO" target="EMU" />
<register name="EPPI0_HDELAY" group="EPPI" mask="FFFF" description="EPPI0 Horizontal Delay Count Register" bit-size="16" read-address="0xFFC01008" write-address="0xFFC01008" type="IO" target="EMU" />
<register name="EPPI0_VCOUNT" group="EPPI" mask="FFFF" description="EPPI0 Vertical Transfer Count Register" bit-size="16" read-address="0xFFC0100C" write-address="0xFFC0100C" type="IO" target="EMU" />
<register name="EPPI0_VDELAY" group="EPPI" mask="FFFFFFFF" description="EPPI0 Vertical Delay Count Register" bit-size="16" read-address="0xFFC01010" write-address="0xFFC01010" type="IO" target="EMU" />
<register name="EPPI0_FRAME" group="EPPI" mask="FFFFFFFF" description="EPPI0 Lines per Frame Register" bit-size="16" read-address="0xFFC01014" write-address="0xFFC01014" type="IO" target="EMU" />
<register name="EPPI0_LINE" group="EPPI" mask="FFFF" description="EPPI0 Samples per Line Register" bit-size="16" read-address="0xFFC01018" write-address="0xFFC01018" type="IO" target="EMU" />
<register name="EPPI0_CLKDIV" group="EPPI" mask="FFFF" description="EPPI0 Clock Divide Register" bit-size="16" read-address="0xFFC0101C" write-address="0xFFC0101C" type="IO" target="EMU" />
<register name="EPPI0_CONTROL" group="EPPI" mask="FFFF" description="EPPI0 Control Register" bit-size="32" read-address="0xFFC01020" write-address="0xFFC01020" type="IO" target="EMU" />
<register name="EPPI0_FS1W_HBL" group="EPPI" mask="FFFF" description="EPPI0 FS1 Width Register / EPPI0 Horizontal Blanking Samples Per Line Register" bit-size="32" read-address="0xFFC01024" write-address="0xFFC01024" type="IO" target="EMU" />
<register name="EPPI0_FS1P_AVPL" group="EPPI" mask="FFFF" description="EPPI0 FS1 Period Register / EPPI0 Active Video Samples Per Line Register" bit-size="32" read-address="0xFFC01028" write-address="0xFFC01028" type="IO" target="EMU" />
<register name="EPPI0_FS2W_LVB" group="EPPI" mask="FFFFFFFF" description="EPPI0 FS2 Width Register / EPPI0 Lines of Vertical Blanking Register" bit-size="32" read-address="0xFFC0102C" write-address="0xFFC0102C" type="IO" target="EMU" />
<register name="EPPI0_FS2P_LAVF" group="EPPI" mask="FFFFFFFF" description="EPPI0 FS2 Period Register/ EPPI0 Lines of Active Video Per Field Register" bit-size="32" read-address="0xFFC01030" write-address="0xFFC01030" type="IO" target="EMU" />
<register name="EPPI0_CLIP" group="EPPI" mask="FFFF" description="EPPI0 Clipping Register" bit-size="32" read-address="0xFFC01034" write-address="0xFFC01034" type="IO" target="EMU" />



<!-- Proc Periph HWR, chap  7, EPPI Registers Definitions -->

<register name="EPPI1_STATUS" group="EPPI" mask="FFFF" description="EPPI1 Status Register" bit-size="16" read-address="0xFFC01300" write-address="0xFFC01300" type="IO" target="EMU" def-comment="EPPI1 Registers" />
<register name="EPPI1_HCOUNT" group="EPPI" mask="FFFF" description="EPPI1 Horizontal Transfer Count Register" bit-size="16" read-address="0xFFC01304" write-address="0xFFC01304" type="IO" target="EMU" />
<register name="EPPI1_HDELAY" group="EPPI" mask="FFFF" description="EPPI1 Horizontal Delay Count Register" bit-size="16" read-address="0xFFC01308" write-address="0xFFC01308" type="IO" target="EMU" />
<register name="EPPI1_VCOUNT" group="EPPI" mask="FFFFFFFF" description="EPPI1 Vertical Transfer Count Register" bit-size="16" read-address="0xFFC0130C" write-address="0xFFC0130C" type="IO" target="EMU" />
<register name="EPPI1_VDELAY" group="EPPI" mask="FFFFFFFF" description="EPPI1 Vertical Delay Count Register" bit-size="16" read-address="0xFFC01310" write-address="0xFFC01310" type="IO" target="EMU" />
<register name="EPPI1_FRAME" group="EPPI" mask="FFFF" description="EPPI1 Lines per Frame Register" bit-size="16" read-address="0xFFC01314" write-address="0xFFC01314" type="IO" target="EMU" />
<register name="EPPI1_LINE" group="EPPI" mask="FFFF" description="EPPI1 Samples per Line Register" bit-size="16" read-address="0xFFC01318" write-address="0xFFC01318" type="IO" target="EMU" />
<register name="EPPI1_CLKDIV" group="EPPI" mask="FFFF" description="EPPI1 Clock Divide Register" bit-size="16" read-address="0xFFC0131C" write-address="0xFFC0131C" type="IO" target="EMU" />
<register name="EPPI1_CONTROL" group="EPPI" mask="FFFF" description="EPPI1 Control Register" bit-size="32" read-address="0xFFC01320" write-address="0xFFC01320" type="IO" target="EMU" />
<register name="EPPI1_FS1W_HBL" group="EPPI" mask="FFFF" description="EPPI1 FS1 Width Register / EPPI1 Horizontal Blanking Samples Per Line Register" bit-size="32" read-address="0xFFC01324" write-address="0xFFC01324" type="IO" target="EMU" />
<register name="EPPI1_FS1P_AVPL" group="EPPI" mask="FFFFFFFF" description="EPPI1 FS1 Period Register / EPPI1 Active Video Samples Per Line Register" bit-size="32" read-address="0xFFC01328" write-address="0xFFC01328" type="IO" target="EMU" />
<register name="EPPI1_FS2W_LVB" group="EPPI" mask="FFFFFFFF" description="EPPI1 FS2 Width Register / EPPI1 Lines of Vertical Blanking Register" bit-size="32" read-address="0xFFC0132C" write-address="0xFFC0132C" type="IO" target="EMU" />
<register name="EPPI1_FS2P_LAVF" group="EPPI" mask="FFFF" description="EPPI1 FS2 Period Register/ EPPI1 Lines of Active Video Per Field Register" bit-size="32" read-address="0xFFC01330" write-address="0xFFC01330" type="IO" target="EMU" />
<register name="EPPI1_CLIP" group="EPPI" mask="FFFF" description="EPPI1 Clipping Register" bit-size="32" read-address="0xFFC01334" write-address="0xFFC01334" type="IO" target="EMU" />

<register name="EPPI2_STATUS" group="EPPI" mask="FFFF" description="EPPI2 Status Register" bit-size="16" read-address="0xFFC02900" write-address="0xFFC02900" type="IO" target="EMU" def-comment="EPPI2 Registers" />
<register name="EPPI2_HCOUNT" group="EPPI" mask="FFFF" description="EPPI2 Horizontal Transfer Count Register" bit-size="16" read-address="0xFFC02904" write-address="0xFFC02904" type="IO" target="EMU" />
<register name="EPPI2_HDELAY" group="EPPI" mask="FFFFFFFF" description="EPPI2 Horizontal Delay Count Register" bit-size="16" read-address="0xFFC02908" write-address="0xFFC02908" type="IO" target="EMU" />
<register name="EPPI2_VCOUNT" group="EPPI" mask="FFFFFFFF" description="EPPI2 Vertical Transfer Count Register" bit-size="16" read-address="0xFFC0290C" write-address="0xFFC0290C" type="IO" target="EMU" />
<register name="EPPI2_VDELAY" group="EPPI" mask="FFFF" description="EPPI2 Vertical Delay Count Register" bit-size="16" read-address="0xFFC02910" write-address="0xFFC02910" type="IO" target="EMU" />
<register name="EPPI2_FRAME" group="EPPI" mask="FFFF" description="EPPI2 Lines per Frame Register" bit-size="16" read-address="0xFFC02914" write-address="0xFFC02914" type="IO" target="EMU" />
<register name="EPPI2_LINE" group="EPPI" mask="FFFF" description="EPPI2 Samples per Line Register" bit-size="16" read-address="0xFFC02918" write-address="0xFFC02918" type="IO" target="EMU" />
<register name="EPPI2_CLKDIV" group="EPPI" mask="FFFF" description="EPPI2 Clock Divide Register" bit-size="16" read-address="0xFFC0291C" write-address="0xFFC0291C" type="IO" target="EMU" />
<register name="EPPI2_CONTROL" group="EPPI" mask="FFFF" description="EPPI2 Control Register" bit-size="32" read-address="0xFFC02920" write-address="0xFFC02920" type="IO" target="EMU" />
<register name="EPPI2_FS1W_HBL" group="EPPI" mask="FFFFFFFF" description="EPPI2 FS1 Width Register / EPPI2 Horizontal Blanking Samples Per Line Register" bit-size="32" read-address="0xFFC02924" write-address="0xFFC02924" type="IO" target="EMU" />
<register name="EPPI2_FS1P_AVPL" group="EPPI" mask="FFFFFFFF" description="EPPI2 FS1 Period Register / EPPI2 Active Video Samples Per Line Register" bit-size="32" read-address="0xFFC02928" write-address="0xFFC02928" type="IO" target="EMU" />
<register name="EPPI2_FS2W_LVB" group="EPPI" mask="FFFF" description="EPPI2 FS2 Width Register / EPPI2 Lines of Vertical Blanking Register" bit-size="32" read-address="0xFFC0292C" write-address="0xFFC0292C" type="IO" target="EMU" />
<register name="EPPI2_FS2P_LAVF" group="EPPI" mask="FFFF" description="EPPI2 FS2 Period Register/ EPPI2 Lines of Active Video Per Field Register" bit-size="32" read-address="0xFFC02930" write-address="0xFFC02930" type="IO" target="EMU" />
<register name="EPPI2_CLIP" group="EPPI" mask="FFFF" description="EPPI2 Clipping Register" bit-size="32" read-address="0xFFC02934" write-address="0xFFC02934" type="IO" target="EMU" />



<!-- Proc Periph HWR, chap  8, CAN Register Definitions -->

<register name="CAN0_MC1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Configuration Register 1" bit-size="16" read-address="0xFFC02A00" write-address="0xFFC02A00" type="IO" target="EMU" def-comment="CAN Controller 0 Config 1 Registers" />
<register name="CAN0_MD1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Direction Register 1" bit-size="16" read-address="0xFFC02A04" write-address="0xFFC02A04" type="IO" target="EMU" />
<register name="CAN0_TRS1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Transmit Request Set Register 1" bit-size="16" read-address="0xFFC02A08" write-address="0xFFC02A08" type="IO" target="EMU" />
<register name="CAN0_TRR1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Transmit Request Reset Register 1" bit-size="16" read-address="0xFFC02A0C" write-address="0xFFC02A0C" type="IO" target="EMU" />
<register name="CAN0_TA1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Transmit Acknowledge Register 1" bit-size="16" read-address="0xFFC02A10" write-address="0xFFC02A10" type="IO" target="EMU" />
<register name="CAN0_AA1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Abort Acknowledge Register 1" bit-size="16" read-address="0xFFC02A14" write-address="0xFFC02A14" type="IO" target="EMU" />
<register name="CAN0_RMP1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Receive Message Pending Register 1" bit-size="16" read-address="0xFFC02A18" write-address="0xFFC02A18" type="IO" target="EMU" />
<register name="CAN0_RML1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Receive Message Lost Register 1" bit-size="16" read-address="0xFFC02A1C" write-address="0xFFC02A1C" type="IO" target="EMU" />
<register name="CAN0_MBTIF1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Transmit Interrupt Flag Register 1" bit-size="16" read-address="0xFFC02A20" write-address="0xFFC02A20" type="IO" target="EMU" />
<register name="CAN0_MBRIF1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Receive Interrupt Flag Register 1" bit-size="16" read-address="0xFFC02A24" write-address="0xFFC02A24" type="IO" target="EMU" />
<register name="CAN0_MBIM1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Interrupt Mask Register 1" bit-size="16" read-address="0xFFC02A28" write-address="0xFFC02A28" type="IO" target="EMU" />
<register name="CAN0_RFH1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Remote Frame Handling Enable Register 1" bit-size="16" read-address="0xFFC02A2C" write-address="0xFFC02A2C" type="IO" target="EMU" />
<register name="CAN0_OPSS1" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Overwrite Protection Single Shot Transmit Register 1" bit-size="16" read-address="0xFFC02A30" write-address="0xFFC02A30" type="IO" target="EMU" />

<register name="CAN0_MC2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Configuration Register 2" bit-size="16" read-address="0xFFC02A40" write-address="0xFFC02A40" type="IO" target="EMU" def-comment="CAN Controller 0 Config 2 Registers" />
<register name="CAN0_MD2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Direction Register 2" bit-size="16" read-address="0xFFC02A44" write-address="0xFFC02A44" type="IO" target="EMU" />
<register name="CAN0_TRS2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Transmit Request Set Register 2" bit-size="16" read-address="0xFFC02A48" write-address="0xFFC02A48" type="IO" target="EMU" />
<register name="CAN0_TRR2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Transmit Request Reset Register 2" bit-size="16" read-address="0xFFC02A4C" write-address="0xFFC02A4C" type="IO" target="EMU" />
<register name="CAN0_TA2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Transmit Acknowledge Register 2" bit-size="16" read-address="0xFFC02A50" write-address="0xFFC02A50" type="IO" target="EMU" />
<register name="CAN0_AA2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Abort Acknowledge Register 2" bit-size="16" read-address="0xFFC02A54" write-address="0xFFC02A54" type="IO" target="EMU" />
<register name="CAN0_RMP2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Receive Message Pending Register 2" bit-size="16" read-address="0xFFC02A58" write-address="0xFFC02A58" type="IO" target="EMU" />
<register name="CAN0_RML2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Receive Message Lost Register 2" bit-size="16" read-address="0xFFC02A5C" write-address="0xFFC02A5C" type="IO" target="EMU" />
<register name="CAN0_MBTIF2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Transmit Interrupt Flag Register 2" bit-size="16" read-address="0xFFC02A60" write-address="0xFFC02A60" type="IO" target="EMU" />
<register name="CAN0_MBRIF2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Receive Interrupt Flag Register 2" bit-size="16" read-address="0xFFC02A64" write-address="0xFFC02A64" type="IO" target="EMU" />
<register name="CAN0_MBIM2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Interrupt Mask Register 2" bit-size="16" read-address="0xFFC02A68" write-address="0xFFC02A68" type="IO" target="EMU" />
<register name="CAN0_RFH2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Remote Frame Handling Enable Register 2" bit-size="16" read-address="0xFFC02A6C" write-address="0xFFC02A6C" type="IO" target="EMU" />
<register name="CAN0_OPSS2" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Overwrite Protection Single Shot Transmit Register 2" bit-size="16" read-address="0xFFC02A70" write-address="0xFFC02A70" type="IO" target="EMU" />

<register name="CAN0_CLOCK" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Clock Register" bit-size="16" read-address="0xFFC02A80" write-address="0xFFC02A80" type="IO" target="EMU" def-comment="CAN Controller 0 Clock/Interrupt/Counter Registers" />
<register name="CAN0_TIMING" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Timing Register" bit-size="16" read-address="0xFFC02A84" write-address="0xFFC02A84" type="IO" target="EMU" />
<register name="CAN0_DEBUG" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Debug Register" bit-size="16" read-address="0xFFC02A88" write-address="0xFFC02A88" type="IO" target="EMU" />
<register name="CAN0_STATUS" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Global Status Register" bit-size="16" read-address="0xFFC02A8C" write-address="0xFFC02A8C" type="IO" target="EMU" />
<register name="CAN0_CEC" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Error Counter Register" bit-size="16" read-address="0xFFC02A90" write-address="0xFFC02A90" type="IO" target="EMU" />
<register name="CAN0_GIS" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Global Interrupt Status Register" bit-size="16" read-address="0xFFC02A94" write-address="0xFFC02A94" type="IO" target="EMU" />
<register name="CAN0_GIM" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Global Interrupt Mask Register" bit-size="16" read-address="0xFFC02A98" write-address="0xFFC02A98" type="IO" target="EMU" />
<register name="CAN0_GIF" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Global Interrupt Flag Register" bit-size="16" read-address="0xFFC02A9C" write-address="0xFFC02A9C" type="IO" target="EMU" />
<register name="CAN0_CONTROL" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Master Control Register" bit-size="16" read-address="0xFFC02AA0" write-address="0xFFC02AA0" type="IO" target="EMU" />
<register name="CAN0_INTR" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Interrupt Pending Register" bit-size="16" read-address="0xFFC02AA4" write-address="0xFFC02AA4" type="IO" target="EMU" />
<register name="CAN0_MBTD" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Mailbox Temporary Disable Register" bit-size="16" read-address="0xFFC02AAC" write-address="0xFFC02AAC" type="IO" target="EMU" />
<register name="CAN0_EWR" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Programmable Warning Level Register" bit-size="16" read-address="0xFFC02AB0" write-address="0xFFC02AB0" type="IO" target="EMU" />
<register name="CAN0_ESR" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Error Status Register" bit-size="16" read-address="0xFFC02AB4" write-address="0xFFC02AB4" type="IO" target="EMU" />
<register name="CAN0_UCCNT" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Universal Counter Register" bit-size="16" read-address="0xFFC02AC4" write-address="0xFFC02AC4" type="IO" target="EMU" />
<register name="CAN0_UCRC" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Universal Counter Force Reload Register" bit-size="16" read-address="0xFFC02AC8" write-address="0xFFC02AC8" type="IO" target="EMU" />
<register name="CAN0_UCCNF" group="CAN0 Control and Status" mask="FFFF" description="CAN Controller 0 Universal Counter Configuration Register" bit-size="16" read-address="0xFFC02ACC" write-address="0xFFC02ACC" type="IO" target="EMU" />

<register name="CAN0_AM00L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B00" write-address="0xFFC02B00" type="IO" target="EMU" def-comment="CAN Controller 0 Acceptance Registers" />
<register name="CAN0_AM00H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B04" write-address="0xFFC02B04" type="IO" target="EMU" />
<register name="CAN0_AM01L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B08" write-address="0xFFC02B08" type="IO" target="EMU" />
<register name="CAN0_AM01H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B0C" write-address="0xFFC02B0C" type="IO" target="EMU" />
<register name="CAN0_AM02L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B10" write-address="0xFFC02B10" type="IO" target="EMU" />
<register name="CAN0_AM02H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B14" write-address="0xFFC02B14" type="IO" target="EMU" />
<register name="CAN0_AM03L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B18" write-address="0xFFC02B18" type="IO" target="EMU" />
<register name="CAN0_AM03H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B1C" write-address="0xFFC02B1C" type="IO" target="EMU" />
<register name="CAN0_AM04L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B20" write-address="0xFFC02B20" type="IO" target="EMU" />
<register name="CAN0_AM04H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B24" write-address="0xFFC02B24" type="IO" target="EMU" />
<register name="CAN0_AM05L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B28" write-address="0xFFC02B28" type="IO" target="EMU" />
<register name="CAN0_AM05H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B2C" write-address="0xFFC02B2C" type="IO" target="EMU" />
<register name="CAN0_AM06L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B30" write-address="0xFFC02B30" type="IO" target="EMU" />
<register name="CAN0_AM06H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B34" write-address="0xFFC02B34" type="IO" target="EMU" />
<register name="CAN0_AM07L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B38" write-address="0xFFC02B38" type="IO" target="EMU" />
<register name="CAN0_AM07H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B3C" write-address="0xFFC02B3C" type="IO" target="EMU" />
<register name="CAN0_AM08L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B40" write-address="0xFFC02B40" type="IO" target="EMU" />
<register name="CAN0_AM08H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B44" write-address="0xFFC02B44" type="IO" target="EMU" />
<register name="CAN0_AM09L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B48" write-address="0xFFC02B48" type="IO" target="EMU" />
<register name="CAN0_AM09H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B4C" write-address="0xFFC02B4C" type="IO" target="EMU" />
<register name="CAN0_AM10L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B50" write-address="0xFFC02B50" type="IO" target="EMU" />
<register name="CAN0_AM10H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B54" write-address="0xFFC02B54" type="IO" target="EMU" />
<register name="CAN0_AM11L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B58" write-address="0xFFC02B58" type="IO" target="EMU" />
<register name="CAN0_AM11H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B5C" write-address="0xFFC02B5C" type="IO" target="EMU" />
<register name="CAN0_AM12L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B60" write-address="0xFFC02B60" type="IO" target="EMU" />
<register name="CAN0_AM12H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B64" write-address="0xFFC02B64" type="IO" target="EMU" />
<register name="CAN0_AM13L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B68" write-address="0xFFC02B68" type="IO" target="EMU" />
<register name="CAN0_AM13H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B6C" write-address="0xFFC02B6C" type="IO" target="EMU" />
<register name="CAN0_AM14L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B70" write-address="0xFFC02B70" type="IO" target="EMU" />
<register name="CAN0_AM14H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B74" write-address="0xFFC02B74" type="IO" target="EMU" />
<register name="CAN0_AM15L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B78" write-address="0xFFC02B78" type="IO" target="EMU" />
<register name="CAN0_AM15H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B7C" write-address="0xFFC02B7C" type="IO" target="EMU" />

<register name="CAN0_AM16L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B80" write-address="0xFFC02B80" type="IO" target="EMU" def-comment="CAN Controller 0 Acceptance Registers" />
<register name="CAN0_AM16H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B84" write-address="0xFFC02B84" type="IO" target="EMU" />
<register name="CAN0_AM17L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B88" write-address="0xFFC02B88" type="IO" target="EMU" />
<register name="CAN0_AM17H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B8C" write-address="0xFFC02B8C" type="IO" target="EMU" />
<register name="CAN0_AM18L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B90" write-address="0xFFC02B90" type="IO" target="EMU" />
<register name="CAN0_AM18H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B94" write-address="0xFFC02B94" type="IO" target="EMU" />
<register name="CAN0_AM19L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02B98" write-address="0xFFC02B98" type="IO" target="EMU" />
<register name="CAN0_AM19H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02B9C" write-address="0xFFC02B9C" type="IO" target="EMU" />
<register name="CAN0_AM20L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BA0" write-address="0xFFC02BA0" type="IO" target="EMU" />
<register name="CAN0_AM20H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BA4" write-address="0xFFC02BA4" type="IO" target="EMU" />
<register name="CAN0_AM21L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BA8" write-address="0xFFC02BA8" type="IO" target="EMU" />
<register name="CAN0_AM21H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BAC" write-address="0xFFC02BAC" type="IO" target="EMU" />
<register name="CAN0_AM22L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BB0" write-address="0xFFC02BB0" type="IO" target="EMU" />
<register name="CAN0_AM22H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BB4" write-address="0xFFC02BB4" type="IO" target="EMU" />
<register name="CAN0_AM23L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BB8" write-address="0xFFC02BB8" type="IO" target="EMU" />
<register name="CAN0_AM23H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BBC" write-address="0xFFC02BBC" type="IO" target="EMU" />
<register name="CAN0_AM24L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BC0" write-address="0xFFC02BC0" type="IO" target="EMU" />
<register name="CAN0_AM24H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BC4" write-address="0xFFC02BC4" type="IO" target="EMU" />
<register name="CAN0_AM25L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BC8" write-address="0xFFC02BC8" type="IO" target="EMU" />
<register name="CAN0_AM25H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BCC" write-address="0xFFC02BCC" type="IO" target="EMU" />
<register name="CAN0_AM26L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BD0" write-address="0xFFC02BD0" type="IO" target="EMU" />
<register name="CAN0_AM26H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BD4" write-address="0xFFC02BD4" type="IO" target="EMU" />
<register name="CAN0_AM27L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BD8" write-address="0xFFC02BD8" type="IO" target="EMU" />
<register name="CAN0_AM27H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BDC" write-address="0xFFC02BDC" type="IO" target="EMU" />
<register name="CAN0_AM28L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BE0" write-address="0xFFC02BE0" type="IO" target="EMU" />
<register name="CAN0_AM28H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BE4" write-address="0xFFC02BE4" type="IO" target="EMU" />
<register name="CAN0_AM29L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BE8" write-address="0xFFC02BE8" type="IO" target="EMU" />
<register name="CAN0_AM29H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BEC" write-address="0xFFC02BEC" type="IO" target="EMU" />
<register name="CAN0_AM30L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BF0" write-address="0xFFC02BF0" type="IO" target="EMU" />
<register name="CAN0_AM30H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BF4" write-address="0xFFC02BF4" type="IO" target="EMU" />
<register name="CAN0_AM31L" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 Acceptance Mask High Register" bit-size="16" read-address="0xFFC02BF8" write-address="0xFFC02BF8" type="IO" target="EMU" />
<register name="CAN0_AM31H" group="CAN0 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC02BFC" write-address="0xFFC02BFC" type="IO" target="EMU" />

<register name="CAN0_MB00_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 Data 0 Register" bit-size="16" read-address="0xFFC02C00" write-address="0xFFC02C00" type="IO" target="EMU" def-comment="CAN Controller 0 Mailbox Data Registers" />
<register name="CAN0_MB00_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 Data 1 Register" bit-size="16" read-address="0xFFC02C04" write-address="0xFFC02C04" type="IO" target="EMU" />
<register name="CAN0_MB00_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 Data 2 Register" bit-size="16" read-address="0xFFC02C08" write-address="0xFFC02C08" type="IO" target="EMU" />
<register name="CAN0_MB00_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 Data 3 Register" bit-size="16" read-address="0xFFC02C0C" write-address="0xFFC02C0C" type="IO" target="EMU" />
<register name="CAN0_MB00_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 Length Register" bit-size="16" read-address="0xFFC02C10" write-address="0xFFC02C10" type="IO" target="EMU" />
<register name="CAN0_MB00_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 Timestamp Register" bit-size="16" read-address="0xFFC02C14" write-address="0xFFC02C14" type="IO" target="EMU" />
<register name="CAN0_MB00_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 ID0 Register" bit-size="16" read-address="0xFFC02C18" write-address="0xFFC02C18" type="IO" target="EMU" />
<register name="CAN0_MB00_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 0 ID1 Register" bit-size="16" read-address="0xFFC02C1C" write-address="0xFFC02C1C" type="IO" target="EMU" />
<register name="CAN0_MB01_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 Data 0 Register" bit-size="16" read-address="0xFFC02C20" write-address="0xFFC02C20" type="IO" target="EMU" />
<register name="CAN0_MB01_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 Data 1 Register" bit-size="16" read-address="0xFFC02C24" write-address="0xFFC02C24" type="IO" target="EMU" />
<register name="CAN0_MB01_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 Data 2 Register" bit-size="16" read-address="0xFFC02C28" write-address="0xFFC02C28" type="IO" target="EMU" />
<register name="CAN0_MB01_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 Data 3 Register" bit-size="16" read-address="0xFFC02C2C" write-address="0xFFC02C2C" type="IO" target="EMU" />
<register name="CAN0_MB01_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 Length Register" bit-size="16" read-address="0xFFC02C30" write-address="0xFFC02C30" type="IO" target="EMU" />
<register name="CAN0_MB01_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 Timestamp Register" bit-size="16" read-address="0xFFC02C34" write-address="0xFFC02C34" type="IO" target="EMU" />
<register name="CAN0_MB01_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 ID0 Register" bit-size="16" read-address="0xFFC02C38" write-address="0xFFC02C38" type="IO" target="EMU" />
<register name="CAN0_MB01_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 1 ID1 Register" bit-size="16" read-address="0xFFC02C3C" write-address="0xFFC02C3C" type="IO" target="EMU" />
<register name="CAN0_MB02_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 Data 0 Register" bit-size="16" read-address="0xFFC02C40" write-address="0xFFC02C40" type="IO" target="EMU" />
<register name="CAN0_MB02_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 Data 1 Register" bit-size="16" read-address="0xFFC02C44" write-address="0xFFC02C44" type="IO" target="EMU" />
<register name="CAN0_MB02_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 Data 2 Register" bit-size="16" read-address="0xFFC02C48" write-address="0xFFC02C48" type="IO" target="EMU" />
<register name="CAN0_MB02_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 Data 3 Register" bit-size="16" read-address="0xFFC02C4C" write-address="0xFFC02C4C" type="IO" target="EMU" />
<register name="CAN0_MB02_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 Length Register" bit-size="16" read-address="0xFFC02C50" write-address="0xFFC02C50" type="IO" target="EMU" />
<register name="CAN0_MB02_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 Timestamp Register" bit-size="16" read-address="0xFFC02C54" write-address="0xFFC02C54" type="IO" target="EMU" />
<register name="CAN0_MB02_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 ID0 Register" bit-size="16" read-address="0xFFC02C58" write-address="0xFFC02C58" type="IO" target="EMU" />
<register name="CAN0_MB02_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 2 ID1 Register" bit-size="16" read-address="0xFFC02C5C" write-address="0xFFC02C5C" type="IO" target="EMU" />
<register name="CAN0_MB03_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 Data 0 Register" bit-size="16" read-address="0xFFC02C60" write-address="0xFFC02C60" type="IO" target="EMU" />
<register name="CAN0_MB03_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 Data 1 Register" bit-size="16" read-address="0xFFC02C64" write-address="0xFFC02C64" type="IO" target="EMU" />
<register name="CAN0_MB03_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 Data 2 Register" bit-size="16" read-address="0xFFC02C68" write-address="0xFFC02C68" type="IO" target="EMU" />
<register name="CAN0_MB03_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 Data 3 Register" bit-size="16" read-address="0xFFC02C6C" write-address="0xFFC02C6C" type="IO" target="EMU" />
<register name="CAN0_MB03_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 Length Register" bit-size="16" read-address="0xFFC02C70" write-address="0xFFC02C70" type="IO" target="EMU" />
<register name="CAN0_MB03_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 Timestamp Register" bit-size="16" read-address="0xFFC02C74" write-address="0xFFC02C74" type="IO" target="EMU" />
<register name="CAN0_MB03_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 ID0 Register" bit-size="16" read-address="0xFFC02C78" write-address="0xFFC02C78" type="IO" target="EMU" />
<register name="CAN0_MB03_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 3 ID1 Register" bit-size="16" read-address="0xFFC02C7C" write-address="0xFFC02C7C" type="IO" target="EMU" />
<register name="CAN0_MB04_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 Data 0 Register" bit-size="16" read-address="0xFFC02C80" write-address="0xFFC02C80" type="IO" target="EMU" />
<register name="CAN0_MB04_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 Data 1 Register" bit-size="16" read-address="0xFFC02C84" write-address="0xFFC02C84" type="IO" target="EMU" />
<register name="CAN0_MB04_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 Data 2 Register" bit-size="16" read-address="0xFFC02C88" write-address="0xFFC02C88" type="IO" target="EMU" />
<register name="CAN0_MB04_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 Data 3 Register" bit-size="16" read-address="0xFFC02C8C" write-address="0xFFC02C8C" type="IO" target="EMU" />
<register name="CAN0_MB04_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 Length Register" bit-size="16" read-address="0xFFC02C90" write-address="0xFFC02C90" type="IO" target="EMU" />
<register name="CAN0_MB04_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 Timestamp Register" bit-size="16" read-address="0xFFC02C94" write-address="0xFFC02C94" type="IO" target="EMU" />
<register name="CAN0_MB04_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 ID0 Register" bit-size="16" read-address="0xFFC02C98" write-address="0xFFC02C98" type="IO" target="EMU" />
<register name="CAN0_MB04_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 4 ID1 Register" bit-size="16" read-address="0xFFC02C9C" write-address="0xFFC02C9C" type="IO" target="EMU" />
<register name="CAN0_MB05_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 Data 0 Register" bit-size="16" read-address="0xFFC02CA0" write-address="0xFFC02CA0" type="IO" target="EMU" />
<register name="CAN0_MB05_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 Data 1 Register" bit-size="16" read-address="0xFFC02CA4" write-address="0xFFC02CA4" type="IO" target="EMU" />
<register name="CAN0_MB05_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 Data 2 Register" bit-size="16" read-address="0xFFC02CA8" write-address="0xFFC02CA8" type="IO" target="EMU" />
<register name="CAN0_MB05_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 Data 3 Register" bit-size="16" read-address="0xFFC02CAC" write-address="0xFFC02CAC" type="IO" target="EMU" />
<register name="CAN0_MB05_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 Length Register" bit-size="16" read-address="0xFFC02CB0" write-address="0xFFC02CB0" type="IO" target="EMU" />
<register name="CAN0_MB05_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 Timestamp Register" bit-size="16" read-address="0xFFC02CB4" write-address="0xFFC02CB4" type="IO" target="EMU" />
<register name="CAN0_MB05_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 ID0 Register" bit-size="16" read-address="0xFFC02CB8" write-address="0xFFC02CB8" type="IO" target="EMU" />
<register name="CAN0_MB05_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 5 ID1 Register" bit-size="16" read-address="0xFFC02CBC" write-address="0xFFC02CBC" type="IO" target="EMU" />
<register name="CAN0_MB06_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 Data 0 Register" bit-size="16" read-address="0xFFC02CC0" write-address="0xFFC02CC0" type="IO" target="EMU" />
<register name="CAN0_MB06_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 Data 1 Register" bit-size="16" read-address="0xFFC02CC4" write-address="0xFFC02CC4" type="IO" target="EMU" />
<register name="CAN0_MB06_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 Data 2 Register" bit-size="16" read-address="0xFFC02CC8" write-address="0xFFC02CC8" type="IO" target="EMU" />
<register name="CAN0_MB06_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 Data 3 Register" bit-size="16" read-address="0xFFC02CCC" write-address="0xFFC02CCC" type="IO" target="EMU" />
<register name="CAN0_MB06_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 Length Register" bit-size="16" read-address="0xFFC02CD0" write-address="0xFFC02CD0" type="IO" target="EMU" />
<register name="CAN0_MB06_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 Timestamp Register" bit-size="16" read-address="0xFFC02CD4" write-address="0xFFC02CD4" type="IO" target="EMU" />
<register name="CAN0_MB06_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 ID0 Register" bit-size="16" read-address="0xFFC02CD8" write-address="0xFFC02CD8" type="IO" target="EMU" />
<register name="CAN0_MB06_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 6 ID1 Register" bit-size="16" read-address="0xFFC02CDC" write-address="0xFFC02CDC" type="IO" target="EMU" />
<register name="CAN0_MB07_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 Data 0 Register" bit-size="16" read-address="0xFFC02CE0" write-address="0xFFC02CE0" type="IO" target="EMU" />
<register name="CAN0_MB07_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 Data 1 Register" bit-size="16" read-address="0xFFC02CE4" write-address="0xFFC02CE4" type="IO" target="EMU" />
<register name="CAN0_MB07_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 Data 2 Register" bit-size="16" read-address="0xFFC02CE8" write-address="0xFFC02CE8" type="IO" target="EMU" />
<register name="CAN0_MB07_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 Data 3 Register" bit-size="16" read-address="0xFFC02CEC" write-address="0xFFC02CEC" type="IO" target="EMU" />
<register name="CAN0_MB07_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 Length Register" bit-size="16" read-address="0xFFC02CF0" write-address="0xFFC02CF0" type="IO" target="EMU" />
<register name="CAN0_MB07_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 Timestamp Register" bit-size="16" read-address="0xFFC02CF4" write-address="0xFFC02CF4" type="IO" target="EMU" />
<register name="CAN0_MB07_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 ID0 Register" bit-size="16" read-address="0xFFC02CF8" write-address="0xFFC02CF8" type="IO" target="EMU" />
<register name="CAN0_MB07_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 7 ID1 Register" bit-size="16" read-address="0xFFC02CFC" write-address="0xFFC02CFC" type="IO" target="EMU" />
<register name="CAN0_MB08_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 Data 0 Register" bit-size="16" read-address="0xFFC02D00" write-address="0xFFC02D00" type="IO" target="EMU" />
<register name="CAN0_MB08_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 Data 1 Register" bit-size="16" read-address="0xFFC02D04" write-address="0xFFC02D04" type="IO" target="EMU" />
<register name="CAN0_MB08_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 Data 2 Register" bit-size="16" read-address="0xFFC02D08" write-address="0xFFC02D08" type="IO" target="EMU" />
<register name="CAN0_MB08_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 Data 3 Register" bit-size="16" read-address="0xFFC02D0C" write-address="0xFFC02D0C" type="IO" target="EMU" />
<register name="CAN0_MB08_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 Length Register" bit-size="16" read-address="0xFFC02D10" write-address="0xFFC02D10" type="IO" target="EMU" />
<register name="CAN0_MB08_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 Timestamp Register" bit-size="16" read-address="0xFFC02D14" write-address="0xFFC02D14" type="IO" target="EMU" />
<register name="CAN0_MB08_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 ID0 Register" bit-size="16" read-address="0xFFC02D18" write-address="0xFFC02D18" type="IO" target="EMU" />
<register name="CAN0_MB08_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 8 ID1 Register" bit-size="16" read-address="0xFFC02D1C" write-address="0xFFC02D1C" type="IO" target="EMU" />
<register name="CAN0_MB09_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 Data 0 Register" bit-size="16" read-address="0xFFC02D20" write-address="0xFFC02D20" type="IO" target="EMU" />
<register name="CAN0_MB09_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 Data 1 Register" bit-size="16" read-address="0xFFC02D24" write-address="0xFFC02D24" type="IO" target="EMU" />
<register name="CAN0_MB09_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 Data 2 Register" bit-size="16" read-address="0xFFC02D28" write-address="0xFFC02D28" type="IO" target="EMU" />
<register name="CAN0_MB09_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 Data 3 Register" bit-size="16" read-address="0xFFC02D2C" write-address="0xFFC02D2C" type="IO" target="EMU" />
<register name="CAN0_MB09_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 Length Register" bit-size="16" read-address="0xFFC02D30" write-address="0xFFC02D30" type="IO" target="EMU" />
<register name="CAN0_MB09_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 Timestamp Register" bit-size="16" read-address="0xFFC02D34" write-address="0xFFC02D34" type="IO" target="EMU" />
<register name="CAN0_MB09_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 ID0 Register" bit-size="16" read-address="0xFFC02D38" write-address="0xFFC02D38" type="IO" target="EMU" />
<register name="CAN0_MB09_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 9 ID1 Register" bit-size="16" read-address="0xFFC02D3C" write-address="0xFFC02D3C" type="IO" target="EMU" />
<register name="CAN0_MB10_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 Data 0 Register" bit-size="16" read-address="0xFFC02D40" write-address="0xFFC02D40" type="IO" target="EMU" />
<register name="CAN0_MB10_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 Data 1 Register" bit-size="16" read-address="0xFFC02D44" write-address="0xFFC02D44" type="IO" target="EMU" />
<register name="CAN0_MB10_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 Data 2 Register" bit-size="16" read-address="0xFFC02D48" write-address="0xFFC02D48" type="IO" target="EMU" />
<register name="CAN0_MB10_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 Data 3 Register" bit-size="16" read-address="0xFFC02D4C" write-address="0xFFC02D4C" type="IO" target="EMU" />
<register name="CAN0_MB10_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 Length Register" bit-size="16" read-address="0xFFC02D50" write-address="0xFFC02D50" type="IO" target="EMU" />
<register name="CAN0_MB10_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 Timestamp Register" bit-size="16" read-address="0xFFC02D54" write-address="0xFFC02D54" type="IO" target="EMU" />
<register name="CAN0_MB10_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 ID0 Register" bit-size="16" read-address="0xFFC02D58" write-address="0xFFC02D58" type="IO" target="EMU" />
<register name="CAN0_MB10_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 10 ID1 Register" bit-size="16" read-address="0xFFC02D5C" write-address="0xFFC02D5C" type="IO" target="EMU" />
<register name="CAN0_MB11_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 Data 0 Register" bit-size="16" read-address="0xFFC02D60" write-address="0xFFC02D60" type="IO" target="EMU" />
<register name="CAN0_MB11_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 Data 1 Register" bit-size="16" read-address="0xFFC02D64" write-address="0xFFC02D64" type="IO" target="EMU" />
<register name="CAN0_MB11_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 Data 2 Register" bit-size="16" read-address="0xFFC02D68" write-address="0xFFC02D68" type="IO" target="EMU" />
<register name="CAN0_MB11_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 Data 3 Register" bit-size="16" read-address="0xFFC02D6C" write-address="0xFFC02D6C" type="IO" target="EMU" />
<register name="CAN0_MB11_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 Length Register" bit-size="16" read-address="0xFFC02D70" write-address="0xFFC02D70" type="IO" target="EMU" />
<register name="CAN0_MB11_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 Timestamp Register" bit-size="16" read-address="0xFFC02D74" write-address="0xFFC02D74" type="IO" target="EMU" />
<register name="CAN0_MB11_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 ID0 Register" bit-size="16" read-address="0xFFC02D78" write-address="0xFFC02D78" type="IO" target="EMU" />
<register name="CAN0_MB11_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 11 ID1 Register" bit-size="16" read-address="0xFFC02D7C" write-address="0xFFC02D7C" type="IO" target="EMU" />
<register name="CAN0_MB12_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 Data 0 Register" bit-size="16" read-address="0xFFC02D80" write-address="0xFFC02D80" type="IO" target="EMU" />
<register name="CAN0_MB12_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 Data 1 Register" bit-size="16" read-address="0xFFC02D84" write-address="0xFFC02D84" type="IO" target="EMU" />
<register name="CAN0_MB12_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 Data 2 Register" bit-size="16" read-address="0xFFC02D88" write-address="0xFFC02D88" type="IO" target="EMU" />
<register name="CAN0_MB12_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 Data 3 Register" bit-size="16" read-address="0xFFC02D8C" write-address="0xFFC02D8C" type="IO" target="EMU" />
<register name="CAN0_MB12_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 Length Register" bit-size="16" read-address="0xFFC02D90" write-address="0xFFC02D90" type="IO" target="EMU" />
<register name="CAN0_MB12_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 Timestamp Register" bit-size="16" read-address="0xFFC02D94" write-address="0xFFC02D94" type="IO" target="EMU" />
<register name="CAN0_MB12_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 ID0 Register" bit-size="16" read-address="0xFFC02D98" write-address="0xFFC02D98" type="IO" target="EMU" />
<register name="CAN0_MB12_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 12 ID1 Register" bit-size="16" read-address="0xFFC02D9C" write-address="0xFFC02D9C" type="IO" target="EMU" />
<register name="CAN0_MB13_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 Data 0 Register" bit-size="16" read-address="0xFFC02DA0" write-address="0xFFC02DA0" type="IO" target="EMU" />
<register name="CAN0_MB13_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 Data 1 Register" bit-size="16" read-address="0xFFC02DA4" write-address="0xFFC02DA4" type="IO" target="EMU" />
<register name="CAN0_MB13_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 Data 2 Register" bit-size="16" read-address="0xFFC02DA8" write-address="0xFFC02DA8" type="IO" target="EMU" />
<register name="CAN0_MB13_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 Data 3 Register" bit-size="16" read-address="0xFFC02DAC" write-address="0xFFC02DAC" type="IO" target="EMU" />
<register name="CAN0_MB13_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 Length Register" bit-size="16" read-address="0xFFC02DB0" write-address="0xFFC02DB0" type="IO" target="EMU" />
<register name="CAN0_MB13_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 Timestamp Register" bit-size="16" read-address="0xFFC02DB4" write-address="0xFFC02DB4" type="IO" target="EMU" />
<register name="CAN0_MB13_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 ID0 Register" bit-size="16" read-address="0xFFC02DB8" write-address="0xFFC02DB8" type="IO" target="EMU" />
<register name="CAN0_MB13_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 13 ID1 Register" bit-size="16" read-address="0xFFC02DBC" write-address="0xFFC02DBC" type="IO" target="EMU" />
<register name="CAN0_MB14_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 Data 0 Register" bit-size="16" read-address="0xFFC02DC0" write-address="0xFFC02DC0" type="IO" target="EMU" />
<register name="CAN0_MB14_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 Data 1 Register" bit-size="16" read-address="0xFFC02DC4" write-address="0xFFC02DC4" type="IO" target="EMU" />
<register name="CAN0_MB14_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 Data 2 Register" bit-size="16" read-address="0xFFC02DC8" write-address="0xFFC02DC8" type="IO" target="EMU" />
<register name="CAN0_MB14_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 Data 3 Register" bit-size="16" read-address="0xFFC02DCC" write-address="0xFFC02DCC" type="IO" target="EMU" />
<register name="CAN0_MB14_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 Length Register" bit-size="16" read-address="0xFFC02DD0" write-address="0xFFC02DD0" type="IO" target="EMU" />
<register name="CAN0_MB14_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 Timestamp Register" bit-size="16" read-address="0xFFC02DD4" write-address="0xFFC02DD4" type="IO" target="EMU" />
<register name="CAN0_MB14_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 ID0 Register" bit-size="16" read-address="0xFFC02DD8" write-address="0xFFC02DD8" type="IO" target="EMU" />
<register name="CAN0_MB14_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 14 ID1 Register" bit-size="16" read-address="0xFFC02DDC" write-address="0xFFC02DDC" type="IO" target="EMU" />
<register name="CAN0_MB15_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 Data 0 Register" bit-size="16" read-address="0xFFC02DE0" write-address="0xFFC02DE0" type="IO" target="EMU" />
<register name="CAN0_MB15_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 Data 1 Register" bit-size="16" read-address="0xFFC02DE4" write-address="0xFFC02DE4" type="IO" target="EMU" />
<register name="CAN0_MB15_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 Data 2 Register" bit-size="16" read-address="0xFFC02DE8" write-address="0xFFC02DE8" type="IO" target="EMU" />
<register name="CAN0_MB15_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 Data 3 Register" bit-size="16" read-address="0xFFC02DEC" write-address="0xFFC02DEC" type="IO" target="EMU" />
<register name="CAN0_MB15_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 Length Register" bit-size="16" read-address="0xFFC02DF0" write-address="0xFFC02DF0" type="IO" target="EMU" />
<register name="CAN0_MB15_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 Timestamp Register" bit-size="16" read-address="0xFFC02DF4" write-address="0xFFC02DF4" type="IO" target="EMU" />
<register name="CAN0_MB15_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 ID0 Register" bit-size="16" read-address="0xFFC02DF8" write-address="0xFFC02DF8" type="IO" target="EMU" />
<register name="CAN0_MB15_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 15 ID1 Register" bit-size="16" read-address="0xFFC02DFC" write-address="0xFFC02DFC" type="IO" target="EMU" />

<register name="CAN0_MB16_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 Data 0 Register" bit-size="16" read-address="0xFFC02E00" write-address="0xFFC02E00" type="IO" target="EMU" def-comment="CAN Controller 0 Mailbox Data Registers" />
<register name="CAN0_MB16_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 Data 1 Register" bit-size="16" read-address="0xFFC02E04" write-address="0xFFC02E04" type="IO" target="EMU" />
<register name="CAN0_MB16_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 Data 2 Register" bit-size="16" read-address="0xFFC02E08" write-address="0xFFC02E08" type="IO" target="EMU" />
<register name="CAN0_MB16_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 Data 3 Register" bit-size="16" read-address="0xFFC02E0C" write-address="0xFFC02E0C" type="IO" target="EMU" />
<register name="CAN0_MB16_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 Length Register" bit-size="16" read-address="0xFFC02E10" write-address="0xFFC02E10" type="IO" target="EMU" />
<register name="CAN0_MB16_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 Timestamp Register" bit-size="16" read-address="0xFFC02E14" write-address="0xFFC02E14" type="IO" target="EMU" />
<register name="CAN0_MB16_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 ID0 Register" bit-size="16" read-address="0xFFC02E18" write-address="0xFFC02E18" type="IO" target="EMU" />
<register name="CAN0_MB16_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 16 ID1 Register" bit-size="16" read-address="0xFFC02E1C" write-address="0xFFC02E1C" type="IO" target="EMU" />
<register name="CAN0_MB17_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 Data 0 Register" bit-size="16" read-address="0xFFC02E20" write-address="0xFFC02E20" type="IO" target="EMU" />
<register name="CAN0_MB17_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 Data 1 Register" bit-size="16" read-address="0xFFC02E24" write-address="0xFFC02E24" type="IO" target="EMU" />
<register name="CAN0_MB17_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 Data 2 Register" bit-size="16" read-address="0xFFC02E28" write-address="0xFFC02E28" type="IO" target="EMU" />
<register name="CAN0_MB17_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 Data 3 Register" bit-size="16" read-address="0xFFC02E2C" write-address="0xFFC02E2C" type="IO" target="EMU" />
<register name="CAN0_MB17_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 Length Register" bit-size="16" read-address="0xFFC02E30" write-address="0xFFC02E30" type="IO" target="EMU" />
<register name="CAN0_MB17_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 Timestamp Register" bit-size="16" read-address="0xFFC02E34" write-address="0xFFC02E34" type="IO" target="EMU" />
<register name="CAN0_MB17_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 ID0 Register" bit-size="16" read-address="0xFFC02E38" write-address="0xFFC02E38" type="IO" target="EMU" />
<register name="CAN0_MB17_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 17 ID1 Register" bit-size="16" read-address="0xFFC02E3C" write-address="0xFFC02E3C" type="IO" target="EMU" />
<register name="CAN0_MB18_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 Data 0 Register" bit-size="16" read-address="0xFFC02E40" write-address="0xFFC02E40" type="IO" target="EMU" />
<register name="CAN0_MB18_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 Data 1 Register" bit-size="16" read-address="0xFFC02E44" write-address="0xFFC02E44" type="IO" target="EMU" />
<register name="CAN0_MB18_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 Data 2 Register" bit-size="16" read-address="0xFFC02E48" write-address="0xFFC02E48" type="IO" target="EMU" />
<register name="CAN0_MB18_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 Data 3 Register" bit-size="16" read-address="0xFFC02E4C" write-address="0xFFC02E4C" type="IO" target="EMU" />
<register name="CAN0_MB18_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 Length Register" bit-size="16" read-address="0xFFC02E50" write-address="0xFFC02E50" type="IO" target="EMU" />
<register name="CAN0_MB18_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 Timestamp Register" bit-size="16" read-address="0xFFC02E54" write-address="0xFFC02E54" type="IO" target="EMU" />
<register name="CAN0_MB18_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 ID0 Register" bit-size="16" read-address="0xFFC02E58" write-address="0xFFC02E58" type="IO" target="EMU" />
<register name="CAN0_MB18_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 18 ID1 Register" bit-size="16" read-address="0xFFC02E5C" write-address="0xFFC02E5C" type="IO" target="EMU" />
<register name="CAN0_MB19_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 Data 0 Register" bit-size="16" read-address="0xFFC02E60" write-address="0xFFC02E60" type="IO" target="EMU" />
<register name="CAN0_MB19_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 Data 1 Register" bit-size="16" read-address="0xFFC02E64" write-address="0xFFC02E64" type="IO" target="EMU" />
<register name="CAN0_MB19_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 Data 2 Register" bit-size="16" read-address="0xFFC02E68" write-address="0xFFC02E68" type="IO" target="EMU" />
<register name="CAN0_MB19_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 Data 3 Register" bit-size="16" read-address="0xFFC02E6C" write-address="0xFFC02E6C" type="IO" target="EMU" />
<register name="CAN0_MB19_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 Length Register" bit-size="16" read-address="0xFFC02E70" write-address="0xFFC02E70" type="IO" target="EMU" />
<register name="CAN0_MB19_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 Timestamp Register" bit-size="16" read-address="0xFFC02E74" write-address="0xFFC02E74" type="IO" target="EMU" />
<register name="CAN0_MB19_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 ID0 Register" bit-size="16" read-address="0xFFC02E78" write-address="0xFFC02E78" type="IO" target="EMU" />
<register name="CAN0_MB19_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 19 ID1 Register" bit-size="16" read-address="0xFFC02E7C" write-address="0xFFC02E7C" type="IO" target="EMU" />
<register name="CAN0_MB20_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 Data 0 Register" bit-size="16" read-address="0xFFC02E80" write-address="0xFFC02E80" type="IO" target="EMU" />
<register name="CAN0_MB20_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 Data 1 Register" bit-size="16" read-address="0xFFC02E84" write-address="0xFFC02E84" type="IO" target="EMU" />
<register name="CAN0_MB20_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 Data 2 Register" bit-size="16" read-address="0xFFC02E88" write-address="0xFFC02E88" type="IO" target="EMU" />
<register name="CAN0_MB20_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 Data 3 Register" bit-size="16" read-address="0xFFC02E8C" write-address="0xFFC02E8C" type="IO" target="EMU" />
<register name="CAN0_MB20_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 Length Register" bit-size="16" read-address="0xFFC02E90" write-address="0xFFC02E90" type="IO" target="EMU" />
<register name="CAN0_MB20_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 Timestamp Register" bit-size="16" read-address="0xFFC02E94" write-address="0xFFC02E94" type="IO" target="EMU" />
<register name="CAN0_MB20_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 ID0 Register" bit-size="16" read-address="0xFFC02E98" write-address="0xFFC02E98" type="IO" target="EMU" />
<register name="CAN0_MB20_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 20 ID1 Register" bit-size="16" read-address="0xFFC02E9C" write-address="0xFFC02E9C" type="IO" target="EMU" />
<register name="CAN0_MB21_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 Data 0 Register" bit-size="16" read-address="0xFFC02EA0" write-address="0xFFC02EA0" type="IO" target="EMU" />
<register name="CAN0_MB21_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 Data 1 Register" bit-size="16" read-address="0xFFC02EA4" write-address="0xFFC02EA4" type="IO" target="EMU" />
<register name="CAN0_MB21_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 Data 2 Register" bit-size="16" read-address="0xFFC02EA8" write-address="0xFFC02EA8" type="IO" target="EMU" />
<register name="CAN0_MB21_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 Data 3 Register" bit-size="16" read-address="0xFFC02EAC" write-address="0xFFC02EAC" type="IO" target="EMU" />
<register name="CAN0_MB21_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 Length Register" bit-size="16" read-address="0xFFC02EB0" write-address="0xFFC02EB0" type="IO" target="EMU" />
<register name="CAN0_MB21_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 Timestamp Register" bit-size="16" read-address="0xFFC02EB4" write-address="0xFFC02EB4" type="IO" target="EMU" />
<register name="CAN0_MB21_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 ID0 Register" bit-size="16" read-address="0xFFC02EB8" write-address="0xFFC02EB8" type="IO" target="EMU" />
<register name="CAN0_MB21_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 21 ID1 Register" bit-size="16" read-address="0xFFC02EBC" write-address="0xFFC02EBC" type="IO" target="EMU" />
<register name="CAN0_MB22_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 Data 0 Register" bit-size="16" read-address="0xFFC02EC0" write-address="0xFFC02EC0" type="IO" target="EMU" />
<register name="CAN0_MB22_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 Data 1 Register" bit-size="16" read-address="0xFFC02EC4" write-address="0xFFC02EC4" type="IO" target="EMU" />
<register name="CAN0_MB22_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 Data 2 Register" bit-size="16" read-address="0xFFC02EC8" write-address="0xFFC02EC8" type="IO" target="EMU" />
<register name="CAN0_MB22_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 Data 3 Register" bit-size="16" read-address="0xFFC02ECC" write-address="0xFFC02ECC" type="IO" target="EMU" />
<register name="CAN0_MB22_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 Length Register" bit-size="16" read-address="0xFFC02ED0" write-address="0xFFC02ED0" type="IO" target="EMU" />
<register name="CAN0_MB22_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 Timestamp Register" bit-size="16" read-address="0xFFC02ED4" write-address="0xFFC02ED4" type="IO" target="EMU" />
<register name="CAN0_MB22_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 ID0 Register" bit-size="16" read-address="0xFFC02ED8" write-address="0xFFC02ED8" type="IO" target="EMU" />
<register name="CAN0_MB22_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 22 ID1 Register" bit-size="16" read-address="0xFFC02EDC" write-address="0xFFC02EDC" type="IO" target="EMU" />
<register name="CAN0_MB23_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 Data 0 Register" bit-size="16" read-address="0xFFC02EE0" write-address="0xFFC02EE0" type="IO" target="EMU" />
<register name="CAN0_MB23_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 Data 1 Register" bit-size="16" read-address="0xFFC02EE4" write-address="0xFFC02EE4" type="IO" target="EMU" />
<register name="CAN0_MB23_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 Data 2 Register" bit-size="16" read-address="0xFFC02EE8" write-address="0xFFC02EE8" type="IO" target="EMU" />
<register name="CAN0_MB23_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 Data 3 Register" bit-size="16" read-address="0xFFC02EEC" write-address="0xFFC02EEC" type="IO" target="EMU" />
<register name="CAN0_MB23_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 Length Register" bit-size="16" read-address="0xFFC02EF0" write-address="0xFFC02EF0" type="IO" target="EMU" />
<register name="CAN0_MB23_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 Timestamp Register" bit-size="16" read-address="0xFFC02EF4" write-address="0xFFC02EF4" type="IO" target="EMU" />
<register name="CAN0_MB23_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 ID0 Register" bit-size="16" read-address="0xFFC02EF8" write-address="0xFFC02EF8" type="IO" target="EMU" />
<register name="CAN0_MB23_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 23 ID1 Register" bit-size="16" read-address="0xFFC02EFC" write-address="0xFFC02EFC" type="IO" target="EMU" />
<register name="CAN0_MB24_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 Data 0 Register" bit-size="16" read-address="0xFFC02F00" write-address="0xFFC02F00" type="IO" target="EMU" />
<register name="CAN0_MB24_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 Data 1 Register" bit-size="16" read-address="0xFFC02F04" write-address="0xFFC02F04" type="IO" target="EMU" />
<register name="CAN0_MB24_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 Data 2 Register" bit-size="16" read-address="0xFFC02F08" write-address="0xFFC02F08" type="IO" target="EMU" />
<register name="CAN0_MB24_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 Data 3 Register" bit-size="16" read-address="0xFFC02F0C" write-address="0xFFC02F0C" type="IO" target="EMU" />
<register name="CAN0_MB24_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 Length Register" bit-size="16" read-address="0xFFC02F10" write-address="0xFFC02F10" type="IO" target="EMU" />
<register name="CAN0_MB24_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 Timestamp Register" bit-size="16" read-address="0xFFC02F14" write-address="0xFFC02F14" type="IO" target="EMU" />
<register name="CAN0_MB24_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 ID0 Register" bit-size="16" read-address="0xFFC02F18" write-address="0xFFC02F18" type="IO" target="EMU" />
<register name="CAN0_MB24_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 24 ID1 Register" bit-size="16" read-address="0xFFC02F1C" write-address="0xFFC02F1C" type="IO" target="EMU" />
<register name="CAN0_MB25_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 Data 0 Register" bit-size="16" read-address="0xFFC02F20" write-address="0xFFC02F20" type="IO" target="EMU" />
<register name="CAN0_MB25_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 Data 1 Register" bit-size="16" read-address="0xFFC02F24" write-address="0xFFC02F24" type="IO" target="EMU" />
<register name="CAN0_MB25_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 Data 2 Register" bit-size="16" read-address="0xFFC02F28" write-address="0xFFC02F28" type="IO" target="EMU" />
<register name="CAN0_MB25_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 Data 3 Register" bit-size="16" read-address="0xFFC02F2C" write-address="0xFFC02F2C" type="IO" target="EMU" />
<register name="CAN0_MB25_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 Length Register" bit-size="16" read-address="0xFFC02F30" write-address="0xFFC02F30" type="IO" target="EMU" />
<register name="CAN0_MB25_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 Timestamp Register" bit-size="16" read-address="0xFFC02F34" write-address="0xFFC02F34" type="IO" target="EMU" />
<register name="CAN0_MB25_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 ID0 Register" bit-size="16" read-address="0xFFC02F38" write-address="0xFFC02F38" type="IO" target="EMU" />
<register name="CAN0_MB25_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 25 ID1 Register" bit-size="16" read-address="0xFFC02F3C" write-address="0xFFC02F3C" type="IO" target="EMU" />
<register name="CAN0_MB26_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 Data 0 Register" bit-size="16" read-address="0xFFC02F40" write-address="0xFFC02F40" type="IO" target="EMU" />
<register name="CAN0_MB26_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 Data 1 Register" bit-size="16" read-address="0xFFC02F44" write-address="0xFFC02F44" type="IO" target="EMU" />
<register name="CAN0_MB26_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 Data 2 Register" bit-size="16" read-address="0xFFC02F48" write-address="0xFFC02F48" type="IO" target="EMU" />
<register name="CAN0_MB26_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 Data 3 Register" bit-size="16" read-address="0xFFC02F4C" write-address="0xFFC02F4C" type="IO" target="EMU" />
<register name="CAN0_MB26_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 Length Register" bit-size="16" read-address="0xFFC02F50" write-address="0xFFC02F50" type="IO" target="EMU" />
<register name="CAN0_MB26_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 Timestamp Register" bit-size="16" read-address="0xFFC02F54" write-address="0xFFC02F54" type="IO" target="EMU" />
<register name="CAN0_MB26_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 ID0 Register" bit-size="16" read-address="0xFFC02F58" write-address="0xFFC02F58" type="IO" target="EMU" />
<register name="CAN0_MB26_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 26 ID1 Register" bit-size="16" read-address="0xFFC02F5C" write-address="0xFFC02F5C" type="IO" target="EMU" />
<register name="CAN0_MB27_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 Data 0 Register" bit-size="16" read-address="0xFFC02F60" write-address="0xFFC02F60" type="IO" target="EMU" />
<register name="CAN0_MB27_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 Data 1 Register" bit-size="16" read-address="0xFFC02F64" write-address="0xFFC02F64" type="IO" target="EMU" />
<register name="CAN0_MB27_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 Data 2 Register" bit-size="16" read-address="0xFFC02F68" write-address="0xFFC02F68" type="IO" target="EMU" />
<register name="CAN0_MB27_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 Data 3 Register" bit-size="16" read-address="0xFFC02F6C" write-address="0xFFC02F6C" type="IO" target="EMU" />
<register name="CAN0_MB27_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 Length Register" bit-size="16" read-address="0xFFC02F70" write-address="0xFFC02F70" type="IO" target="EMU" />
<register name="CAN0_MB27_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 Timestamp Register" bit-size="16" read-address="0xFFC02F74" write-address="0xFFC02F74" type="IO" target="EMU" />
<register name="CAN0_MB27_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 ID0 Register" bit-size="16" read-address="0xFFC02F78" write-address="0xFFC02F78" type="IO" target="EMU" />
<register name="CAN0_MB27_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 27 ID1 Register" bit-size="16" read-address="0xFFC02F7C" write-address="0xFFC02F7C" type="IO" target="EMU" />
<register name="CAN0_MB28_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 Data 0 Register" bit-size="16" read-address="0xFFC02F80" write-address="0xFFC02F80" type="IO" target="EMU" />
<register name="CAN0_MB28_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 Data 1 Register" bit-size="16" read-address="0xFFC02F84" write-address="0xFFC02F84" type="IO" target="EMU" />
<register name="CAN0_MB28_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 Data 2 Register" bit-size="16" read-address="0xFFC02F88" write-address="0xFFC02F88" type="IO" target="EMU" />
<register name="CAN0_MB28_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 Data 3 Register" bit-size="16" read-address="0xFFC02F8C" write-address="0xFFC02F8C" type="IO" target="EMU" />
<register name="CAN0_MB28_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 Length Register" bit-size="16" read-address="0xFFC02F90" write-address="0xFFC02F90" type="IO" target="EMU" />
<register name="CAN0_MB28_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 Timestamp Register" bit-size="16" read-address="0xFFC02F94" write-address="0xFFC02F94" type="IO" target="EMU" />
<register name="CAN0_MB28_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 ID0 Register" bit-size="16" read-address="0xFFC02F98" write-address="0xFFC02F98" type="IO" target="EMU" />
<register name="CAN0_MB28_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 28 ID1 Register" bit-size="16" read-address="0xFFC02F9C" write-address="0xFFC02F9C" type="IO" target="EMU" />
<register name="CAN0_MB29_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 Data 0 Register" bit-size="16" read-address="0xFFC02FA0" write-address="0xFFC02FA0" type="IO" target="EMU" />
<register name="CAN0_MB29_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 Data 1 Register" bit-size="16" read-address="0xFFC02FA4" write-address="0xFFC02FA4" type="IO" target="EMU" />
<register name="CAN0_MB29_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 Data 2 Register" bit-size="16" read-address="0xFFC02FA8" write-address="0xFFC02FA8" type="IO" target="EMU" />
<register name="CAN0_MB29_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 Data 3 Register" bit-size="16" read-address="0xFFC02FAC" write-address="0xFFC02FAC" type="IO" target="EMU" />
<register name="CAN0_MB29_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 Length Register" bit-size="16" read-address="0xFFC02FB0" write-address="0xFFC02FB0" type="IO" target="EMU" />
<register name="CAN0_MB29_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 Timestamp Register" bit-size="16" read-address="0xFFC02FB4" write-address="0xFFC02FB4" type="IO" target="EMU" />
<register name="CAN0_MB29_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 ID0 Register" bit-size="16" read-address="0xFFC02FB8" write-address="0xFFC02FB8" type="IO" target="EMU" />
<register name="CAN0_MB29_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 29 ID1 Register" bit-size="16" read-address="0xFFC02FBC" write-address="0xFFC02FBC" type="IO" target="EMU" />
<register name="CAN0_MB30_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 Data 0 Register" bit-size="16" read-address="0xFFC02FC0" write-address="0xFFC02FC0" type="IO" target="EMU" />
<register name="CAN0_MB30_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 Data 1 Register" bit-size="16" read-address="0xFFC02FC4" write-address="0xFFC02FC4" type="IO" target="EMU" />
<register name="CAN0_MB30_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 Data 2 Register" bit-size="16" read-address="0xFFC02FC8" write-address="0xFFC02FC8" type="IO" target="EMU" />
<register name="CAN0_MB30_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 Data 3 Register" bit-size="16" read-address="0xFFC02FCC" write-address="0xFFC02FCC" type="IO" target="EMU" />
<register name="CAN0_MB30_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 Length Register" bit-size="16" read-address="0xFFC02FD0" write-address="0xFFC02FD0" type="IO" target="EMU" />
<register name="CAN0_MB30_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 Timestamp Register" bit-size="16" read-address="0xFFC02FD4" write-address="0xFFC02FD4" type="IO" target="EMU" />
<register name="CAN0_MB30_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 ID0 Register" bit-size="16" read-address="0xFFC02FD8" write-address="0xFFC02FD8" type="IO" target="EMU" />
<register name="CAN0_MB30_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 30 ID1 Register" bit-size="16" read-address="0xFFC02FDC" write-address="0xFFC02FDC" type="IO" target="EMU" />
<register name="CAN0_MB31_DATA0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 Data 0 Register" bit-size="16" read-address="0xFFC02FE0" write-address="0xFFC02FE0" type="IO" target="EMU" />
<register name="CAN0_MB31_DATA1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 Data 1 Register" bit-size="16" read-address="0xFFC02FE4" write-address="0xFFC02FE4" type="IO" target="EMU" />
<register name="CAN0_MB31_DATA2" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 Data 2 Register" bit-size="16" read-address="0xFFC02FE8" write-address="0xFFC02FE8" type="IO" target="EMU" />
<register name="CAN0_MB31_DATA3" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 Data 3 Register" bit-size="16" read-address="0xFFC02FEC" write-address="0xFFC02FEC" type="IO" target="EMU" />
<register name="CAN0_MB31_LENGTH" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 Length Register" bit-size="16" read-address="0xFFC02FF0" write-address="0xFFC02FF0" type="IO" target="EMU" />
<register name="CAN0_MB31_TIMESTAMP" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 Timestamp Register" bit-size="16" read-address="0xFFC02FF4" write-address="0xFFC02FF4" type="IO" target="EMU" />
<register name="CAN0_MB31_ID0" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 ID0 Register" bit-size="16" read-address="0xFFC02FF8" write-address="0xFFC02FF8" type="IO" target="EMU" />
<register name="CAN0_MB31_ID1" group="CAN0 Mailbox RAM" mask="FFFF" description="CAN Controller 0 Mailbox 31 ID1 Register" bit-size="16" read-address="0xFFC02FFC" write-address="0xFFC02FFC" type="IO" target="EMU" />



<!-- Proc Periph HWR, chap  8, CAN Register Definitions (CAN1) -->

<register name="CAN1_MC1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Configuration Register 1" bit-size="16" read-address="0xFFC03200" write-address="0xFFC03200" type="IO" target="EMU" def-comment="CAN Controller 1 Config 1 Registers" />
<register name="CAN1_MD1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Direction Register 1" bit-size="16" read-address="0xFFC03204" write-address="0xFFC03204" type="IO" target="EMU" />
<register name="CAN1_TRS1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Transmit Request Set Register 1" bit-size="16" read-address="0xFFC03208" write-address="0xFFC03208" type="IO" target="EMU" />
<register name="CAN1_TRR1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Transmit Request Reset Register 1" bit-size="16" read-address="0xFFC0320C" write-address="0xFFC0320C" type="IO" target="EMU" />
<register name="CAN1_TA1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Transmit Acknowledge Register 1" bit-size="16" read-address="0xFFC03210" write-address="0xFFC03210" type="IO" target="EMU" />
<register name="CAN1_AA1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Abort Acknowledge Register 1" bit-size="16" read-address="0xFFC03214" write-address="0xFFC03214" type="IO" target="EMU" />
<register name="CAN1_RMP1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Receive Message Pending Register 1" bit-size="16" read-address="0xFFC03218" write-address="0xFFC03218" type="IO" target="EMU" />
<register name="CAN1_RML1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Receive Message Lost Register 1" bit-size="16" read-address="0xFFC0321C" write-address="0xFFC0321C" type="IO" target="EMU" />
<register name="CAN1_MBTIF1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Transmit Interrupt Flag Register 1" bit-size="16" read-address="0xFFC03220" write-address="0xFFC03220" type="IO" target="EMU" />
<register name="CAN1_MBRIF1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Receive Interrupt Flag Register 1" bit-size="16" read-address="0xFFC03224" write-address="0xFFC03224" type="IO" target="EMU" />
<register name="CAN1_MBIM1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Interrupt Mask Register 1" bit-size="16" read-address="0xFFC03228" write-address="0xFFC03228" type="IO" target="EMU" />
<register name="CAN1_RFH1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Remote Frame Handling Enable Register 1" bit-size="16" read-address="0xFFC0322C" write-address="0xFFC0322C" type="IO" target="EMU" />
<register name="CAN1_OPSS1" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Overwrite Protection Single Shot Transmit Register 1" bit-size="16" read-address="0xFFC03230" write-address="0xFFC03230" type="IO" target="EMU" />

<register name="CAN1_MC2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Configuration Register 2" bit-size="16" read-address="0xFFC03240" write-address="0xFFC03240" type="IO" target="EMU" def-comment="CAN Controller 1 Config 2 Registers" />
<register name="CAN1_MD2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Direction Register 2" bit-size="16" read-address="0xFFC03244" write-address="0xFFC03244" type="IO" target="EMU" />
<register name="CAN1_TRS2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Transmit Request Set Register 2" bit-size="16" read-address="0xFFC03248" write-address="0xFFC03248" type="IO" target="EMU" />
<register name="CAN1_TRR2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Transmit Request Reset Register 2" bit-size="16" read-address="0xFFC0324C" write-address="0xFFC0324C" type="IO" target="EMU" />
<register name="CAN1_TA2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Transmit Acknowledge Register 2" bit-size="16" read-address="0xFFC03250" write-address="0xFFC03250" type="IO" target="EMU" />
<register name="CAN1_AA2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Abort Acknowledge Register 2" bit-size="16" read-address="0xFFC03254" write-address="0xFFC03254" type="IO" target="EMU" />
<register name="CAN1_RMP2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Receive Message Pending Register 2" bit-size="16" read-address="0xFFC03258" write-address="0xFFC03258" type="IO" target="EMU" />
<register name="CAN1_RML2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Receive Message Lost Register 2" bit-size="16" read-address="0xFFC0325C" write-address="0xFFC0325C" type="IO" target="EMU" />
<register name="CAN1_MBTIF2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Transmit Interrupt Flag Register 2" bit-size="16" read-address="0xFFC03260" write-address="0xFFC03260" type="IO" target="EMU" />
<register name="CAN1_MBRIF2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Receive Interrupt Flag Register 2" bit-size="16" read-address="0xFFC03264" write-address="0xFFC03264" type="IO" target="EMU" />
<register name="CAN1_MBIM2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Interrupt Mask Register 2" bit-size="16" read-address="0xFFC03268" write-address="0xFFC03268" type="IO" target="EMU" />
<register name="CAN1_RFH2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Remote Frame Handling Enable Register 2" bit-size="16" read-address="0xFFC0326C" write-address="0xFFC0326C" type="IO" target="EMU" />
<register name="CAN1_OPSS2" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Overwrite Protection Single Shot Transmit Register 2" bit-size="16" read-address="0xFFC03270" write-address="0xFFC03270" type="IO" target="EMU" />

<register name="CAN1_CLOCK" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Clock Register" bit-size="16" read-address="0xFFC03280" write-address="0xFFC03280" type="IO" target="EMU" def-comment="CAN Controller 1 Clock/Interrupt/Counter Registers" />
<register name="CAN1_TIMING" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Timing Register" bit-size="16" read-address="0xFFC03284" write-address="0xFFC03284" type="IO" target="EMU" />
<register name="CAN1_DEBUG" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Debug Register" bit-size="16" read-address="0xFFC03288" write-address="0xFFC03288" type="IO" target="EMU" />
<register name="CAN1_STATUS" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Global Status Register" bit-size="16" read-address="0xFFC0328C" write-address="0xFFC0328C" type="IO" target="EMU" />
<register name="CAN1_CEC" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Error Counter Register" bit-size="16" read-address="0xFFC03290" write-address="0xFFC03290" type="IO" target="EMU" />
<register name="CAN1_GIS" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Global Interrupt Status Register" bit-size="16" read-address="0xFFC03294" write-address="0xFFC03294" type="IO" target="EMU" />
<register name="CAN1_GIM" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Global Interrupt Mask Register" bit-size="16" read-address="0xFFC03298" write-address="0xFFC03298" type="IO" target="EMU" />
<register name="CAN1_GIF" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Global Interrupt Flag Register" bit-size="16" read-address="0xFFC0329C" write-address="0xFFC0329C" type="IO" target="EMU" />
<register name="CAN1_CONTROL" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Master Control Register" bit-size="16" read-address="0xFFC032A0" write-address="0xFFC032A0" type="IO" target="EMU" />
<register name="CAN1_INTR" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Interrupt Pending Register" bit-size="16" read-address="0xFFC032A4" write-address="0xFFC032A4" type="IO" target="EMU" />
<register name="CAN1_MBTD" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Mailbox Temporary Disable Register" bit-size="16" read-address="0xFFC032AC" write-address="0xFFC032AC" type="IO" target="EMU" />
<register name="CAN1_EWR" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Programmable Warning Level Register" bit-size="16" read-address="0xFFC032B0" write-address="0xFFC032B0" type="IO" target="EMU" />
<register name="CAN1_ESR" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Error Status Register" bit-size="16" read-address="0xFFC032B4" write-address="0xFFC032B4" type="IO" target="EMU" />
<register name="CAN1_UCCNT" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Universal Counter Register" bit-size="16" read-address="0xFFC032C4" write-address="0xFFC032C4" type="IO" target="EMU" />
<register name="CAN1_UCRC" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Universal Counter Force Reload Register" bit-size="16" read-address="0xFFC032C8" write-address="0xFFC032C8" type="IO" target="EMU" />
<register name="CAN1_UCCNF" group="CAN1 Control and Status" mask="FFFF" description="CAN Controller 1 Universal Counter Configuration Register" bit-size="16" read-address="0xFFC032CC" write-address="0xFFC032CC" type="IO" target="EMU" />

<register name="CAN1_AM00L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03300" write-address="0xFFC03300" type="IO" target="EMU" def-comment="CAN Controller 1 Mailbox Acceptance Registers" />
<register name="CAN1_AM00H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03304" write-address="0xFFC03304" type="IO" target="EMU" />
<register name="CAN1_AM01L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03308" write-address="0xFFC03308" type="IO" target="EMU" />
<register name="CAN1_AM01H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0330C" write-address="0xFFC0330C" type="IO" target="EMU" />
<register name="CAN1_AM02L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03310" write-address="0xFFC03310" type="IO" target="EMU" />
<register name="CAN1_AM02H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03314" write-address="0xFFC03314" type="IO" target="EMU" />
<register name="CAN1_AM03L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03318" write-address="0xFFC03318" type="IO" target="EMU" />
<register name="CAN1_AM03H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0331C" write-address="0xFFC0331C" type="IO" target="EMU" />
<register name="CAN1_AM04L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03320" write-address="0xFFC03320" type="IO" target="EMU" />
<register name="CAN1_AM04H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03324" write-address="0xFFC03324" type="IO" target="EMU" />
<register name="CAN1_AM05L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03328" write-address="0xFFC03328" type="IO" target="EMU" />
<register name="CAN1_AM05H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0332C" write-address="0xFFC0332C" type="IO" target="EMU" />
<register name="CAN1_AM06L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03330" write-address="0xFFC03330" type="IO" target="EMU" />
<register name="CAN1_AM06H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03334" write-address="0xFFC03334" type="IO" target="EMU" />
<register name="CAN1_AM07L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03338" write-address="0xFFC03338" type="IO" target="EMU" />
<register name="CAN1_AM07H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0333C" write-address="0xFFC0333C" type="IO" target="EMU" />
<register name="CAN1_AM08L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03340" write-address="0xFFC03340" type="IO" target="EMU" />
<register name="CAN1_AM08H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03344" write-address="0xFFC03344" type="IO" target="EMU" />
<register name="CAN1_AM09L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03348" write-address="0xFFC03348" type="IO" target="EMU" />
<register name="CAN1_AM09H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0334C" write-address="0xFFC0334C" type="IO" target="EMU" />
<register name="CAN1_AM10L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03350" write-address="0xFFC03350" type="IO" target="EMU" />
<register name="CAN1_AM10H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03354" write-address="0xFFC03354" type="IO" target="EMU" />
<register name="CAN1_AM11L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03358" write-address="0xFFC03358" type="IO" target="EMU" />
<register name="CAN1_AM11H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0335C" write-address="0xFFC0335C" type="IO" target="EMU" />
<register name="CAN1_AM12L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03360" write-address="0xFFC03360" type="IO" target="EMU" />
<register name="CAN1_AM12H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03364" write-address="0xFFC03364" type="IO" target="EMU" />
<register name="CAN1_AM13L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03368" write-address="0xFFC03368" type="IO" target="EMU" />
<register name="CAN1_AM13H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0336C" write-address="0xFFC0336C" type="IO" target="EMU" />
<register name="CAN1_AM14L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03370" write-address="0xFFC03370" type="IO" target="EMU" />
<register name="CAN1_AM14H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03374" write-address="0xFFC03374" type="IO" target="EMU" />
<register name="CAN1_AM15L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03378" write-address="0xFFC03378" type="IO" target="EMU" />
<register name="CAN1_AM15H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0337C" write-address="0xFFC0337C" type="IO" target="EMU" />

<register name="CAN1_AM16L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03380" write-address="0xFFC03380" type="IO" target="EMU" def-comment="CAN Controller 1 Mailbox Acceptance Registers" />
<register name="CAN1_AM16H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03384" write-address="0xFFC03384" type="IO" target="EMU" />
<register name="CAN1_AM17L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03388" write-address="0xFFC03388" type="IO" target="EMU" />
<register name="CAN1_AM17H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0338C" write-address="0xFFC0338C" type="IO" target="EMU" />
<register name="CAN1_AM18L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03390" write-address="0xFFC03390" type="IO" target="EMU" />
<register name="CAN1_AM18H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC03394" write-address="0xFFC03394" type="IO" target="EMU" />
<register name="CAN1_AM19L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 Acceptance Mask High Register" bit-size="16" read-address="0xFFC03398" write-address="0xFFC03398" type="IO" target="EMU" />
<register name="CAN1_AM19H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC0339C" write-address="0xFFC0339C" type="IO" target="EMU" />
<register name="CAN1_AM20L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033A0" write-address="0xFFC033A0" type="IO" target="EMU" />
<register name="CAN1_AM20H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033A4" write-address="0xFFC033A4" type="IO" target="EMU" />
<register name="CAN1_AM21L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033A8" write-address="0xFFC033A8" type="IO" target="EMU" />
<register name="CAN1_AM21H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033AC" write-address="0xFFC033AC" type="IO" target="EMU" />
<register name="CAN1_AM22L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033B0" write-address="0xFFC033B0" type="IO" target="EMU" />
<register name="CAN1_AM22H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033B4" write-address="0xFFC033B4" type="IO" target="EMU" />
<register name="CAN1_AM23L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033B8" write-address="0xFFC033B8" type="IO" target="EMU" />
<register name="CAN1_AM23H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033BC" write-address="0xFFC033BC" type="IO" target="EMU" />
<register name="CAN1_AM24L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033C0" write-address="0xFFC033C0" type="IO" target="EMU" />
<register name="CAN1_AM24H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033C4" write-address="0xFFC033C4" type="IO" target="EMU" />
<register name="CAN1_AM25L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033C8" write-address="0xFFC033C8" type="IO" target="EMU" />
<register name="CAN1_AM25H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033CC" write-address="0xFFC033CC" type="IO" target="EMU" />
<register name="CAN1_AM26L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033D0" write-address="0xFFC033D0" type="IO" target="EMU" />
<register name="CAN1_AM26H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033D4" write-address="0xFFC033D4" type="IO" target="EMU" />
<register name="CAN1_AM27L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033D8" write-address="0xFFC033D8" type="IO" target="EMU" />
<register name="CAN1_AM27H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033DC" write-address="0xFFC033DC" type="IO" target="EMU" />
<register name="CAN1_AM28L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033E0" write-address="0xFFC033E0" type="IO" target="EMU" />
<register name="CAN1_AM28H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033E4" write-address="0xFFC033E4" type="IO" target="EMU" />
<register name="CAN1_AM29L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033E8" write-address="0xFFC033E8" type="IO" target="EMU" />
<register name="CAN1_AM29H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033EC" write-address="0xFFC033EC" type="IO" target="EMU" />
<register name="CAN1_AM30L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033F0" write-address="0xFFC033F0" type="IO" target="EMU" />
<register name="CAN1_AM30H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033F4" write-address="0xFFC033F4" type="IO" target="EMU" />
<register name="CAN1_AM31L" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 Acceptance Mask High Register" bit-size="16" read-address="0xFFC033F8" write-address="0xFFC033F8" type="IO" target="EMU" />
<register name="CAN1_AM31H" group="CAN1 Acceptance Mask RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 Acceptance Mask Low Register" bit-size="16" read-address="0xFFC033FC" write-address="0xFFC033FC" type="IO" target="EMU" />

<register name="CAN1_MB00_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 Data 0 Register" bit-size="16" read-address="0xFFC03400" write-address="0xFFC03400" type="IO" target="EMU" def-comment="CAN Controller 1 Mailbox Data Registers" />
<register name="CAN1_MB00_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 Data 1 Register" bit-size="16" read-address="0xFFC03404" write-address="0xFFC03404" type="IO" target="EMU" />
<register name="CAN1_MB00_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 Data 2 Register" bit-size="16" read-address="0xFFC03408" write-address="0xFFC03408" type="IO" target="EMU" />
<register name="CAN1_MB00_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 Data 3 Register" bit-size="16" read-address="0xFFC0340C" write-address="0xFFC0340C" type="IO" target="EMU" />
<register name="CAN1_MB00_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 Length Register" bit-size="16" read-address="0xFFC03410" write-address="0xFFC03410" type="IO" target="EMU" />
<register name="CAN1_MB00_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 Timestamp Register" bit-size="16" read-address="0xFFC03414" write-address="0xFFC03414" type="IO" target="EMU" />
<register name="CAN1_MB00_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 ID0 Register" bit-size="16" read-address="0xFFC03418" write-address="0xFFC03418" type="IO" target="EMU" />
<register name="CAN1_MB00_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 0 ID1 Register" bit-size="16" read-address="0xFFC0341C" write-address="0xFFC0341C" type="IO" target="EMU" />
<register name="CAN1_MB01_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 Data 0 Register" bit-size="16" read-address="0xFFC03420" write-address="0xFFC03420" type="IO" target="EMU" />
<register name="CAN1_MB01_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 Data 1 Register" bit-size="16" read-address="0xFFC03424" write-address="0xFFC03424" type="IO" target="EMU" />
<register name="CAN1_MB01_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 Data 2 Register" bit-size="16" read-address="0xFFC03428" write-address="0xFFC03428" type="IO" target="EMU" />
<register name="CAN1_MB01_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 Data 3 Register" bit-size="16" read-address="0xFFC0342C" write-address="0xFFC0342C" type="IO" target="EMU" />
<register name="CAN1_MB01_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 Length Register" bit-size="16" read-address="0xFFC03430" write-address="0xFFC03430" type="IO" target="EMU" />
<register name="CAN1_MB01_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 Timestamp Register" bit-size="16" read-address="0xFFC03434" write-address="0xFFC03434" type="IO" target="EMU" />
<register name="CAN1_MB01_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 ID0 Register" bit-size="16" read-address="0xFFC03438" write-address="0xFFC03438" type="IO" target="EMU" />
<register name="CAN1_MB01_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 1 ID1 Register" bit-size="16" read-address="0xFFC0343C" write-address="0xFFC0343C" type="IO" target="EMU" />
<register name="CAN1_MB02_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 Data 0 Register" bit-size="16" read-address="0xFFC03440" write-address="0xFFC03440" type="IO" target="EMU" />
<register name="CAN1_MB02_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 Data 1 Register" bit-size="16" read-address="0xFFC03444" write-address="0xFFC03444" type="IO" target="EMU" />
<register name="CAN1_MB02_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 Data 2 Register" bit-size="16" read-address="0xFFC03448" write-address="0xFFC03448" type="IO" target="EMU" />
<register name="CAN1_MB02_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 Data 3 Register" bit-size="16" read-address="0xFFC0344C" write-address="0xFFC0344C" type="IO" target="EMU" />
<register name="CAN1_MB02_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 Length Register" bit-size="16" read-address="0xFFC03450" write-address="0xFFC03450" type="IO" target="EMU" />
<register name="CAN1_MB02_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 Timestamp Register" bit-size="16" read-address="0xFFC03454" write-address="0xFFC03454" type="IO" target="EMU" />
<register name="CAN1_MB02_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 ID0 Register" bit-size="16" read-address="0xFFC03458" write-address="0xFFC03458" type="IO" target="EMU" />
<register name="CAN1_MB02_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 2 ID1 Register" bit-size="16" read-address="0xFFC0345C" write-address="0xFFC0345C" type="IO" target="EMU" />
<register name="CAN1_MB03_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 Data 0 Register" bit-size="16" read-address="0xFFC03460" write-address="0xFFC03460" type="IO" target="EMU" />
<register name="CAN1_MB03_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 Data 1 Register" bit-size="16" read-address="0xFFC03464" write-address="0xFFC03464" type="IO" target="EMU" />
<register name="CAN1_MB03_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 Data 2 Register" bit-size="16" read-address="0xFFC03468" write-address="0xFFC03468" type="IO" target="EMU" />
<register name="CAN1_MB03_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 Data 3 Register" bit-size="16" read-address="0xFFC0346C" write-address="0xFFC0346C" type="IO" target="EMU" />
<register name="CAN1_MB03_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 Length Register" bit-size="16" read-address="0xFFC03470" write-address="0xFFC03470" type="IO" target="EMU" />
<register name="CAN1_MB03_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 Timestamp Register" bit-size="16" read-address="0xFFC03474" write-address="0xFFC03474" type="IO" target="EMU" />
<register name="CAN1_MB03_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 ID0 Register" bit-size="16" read-address="0xFFC03478" write-address="0xFFC03478" type="IO" target="EMU" />
<register name="CAN1_MB03_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 3 ID1 Register" bit-size="16" read-address="0xFFC0347C" write-address="0xFFC0347C" type="IO" target="EMU" />
<register name="CAN1_MB04_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 Data 0 Register" bit-size="16" read-address="0xFFC03480" write-address="0xFFC03480" type="IO" target="EMU" />
<register name="CAN1_MB04_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 Data 1 Register" bit-size="16" read-address="0xFFC03484" write-address="0xFFC03484" type="IO" target="EMU" />
<register name="CAN1_MB04_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 Data 2 Register" bit-size="16" read-address="0xFFC03488" write-address="0xFFC03488" type="IO" target="EMU" />
<register name="CAN1_MB04_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 Data 3 Register" bit-size="16" read-address="0xFFC0348C" write-address="0xFFC0348C" type="IO" target="EMU" />
<register name="CAN1_MB04_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 Length Register" bit-size="16" read-address="0xFFC03490" write-address="0xFFC03490" type="IO" target="EMU" />
<register name="CAN1_MB04_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 Timestamp Register" bit-size="16" read-address="0xFFC03494" write-address="0xFFC03494" type="IO" target="EMU" />
<register name="CAN1_MB04_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 ID0 Register" bit-size="16" read-address="0xFFC03498" write-address="0xFFC03498" type="IO" target="EMU" />
<register name="CAN1_MB04_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 4 ID1 Register" bit-size="16" read-address="0xFFC0349C" write-address="0xFFC0349C" type="IO" target="EMU" />
<register name="CAN1_MB05_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 Data 0 Register" bit-size="16" read-address="0xFFC034A0" write-address="0xFFC034A0" type="IO" target="EMU" />
<register name="CAN1_MB05_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 Data 1 Register" bit-size="16" read-address="0xFFC034A4" write-address="0xFFC034A4" type="IO" target="EMU" />
<register name="CAN1_MB05_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 Data 2 Register" bit-size="16" read-address="0xFFC034A8" write-address="0xFFC034A8" type="IO" target="EMU" />
<register name="CAN1_MB05_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 Data 3 Register" bit-size="16" read-address="0xFFC034AC" write-address="0xFFC034AC" type="IO" target="EMU" />
<register name="CAN1_MB05_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 Length Register" bit-size="16" read-address="0xFFC034B0" write-address="0xFFC034B0" type="IO" target="EMU" />
<register name="CAN1_MB05_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 Timestamp Register" bit-size="16" read-address="0xFFC034B4" write-address="0xFFC034B4" type="IO" target="EMU" />
<register name="CAN1_MB05_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 ID0 Register" bit-size="16" read-address="0xFFC034B8" write-address="0xFFC034B8" type="IO" target="EMU" />
<register name="CAN1_MB05_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 5 ID1 Register" bit-size="16" read-address="0xFFC034BC" write-address="0xFFC034BC" type="IO" target="EMU" />
<register name="CAN1_MB06_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 Data 0 Register" bit-size="16" read-address="0xFFC034C0" write-address="0xFFC034C0" type="IO" target="EMU" />
<register name="CAN1_MB06_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 Data 1 Register" bit-size="16" read-address="0xFFC034C4" write-address="0xFFC034C4" type="IO" target="EMU" />
<register name="CAN1_MB06_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 Data 2 Register" bit-size="16" read-address="0xFFC034C8" write-address="0xFFC034C8" type="IO" target="EMU" />
<register name="CAN1_MB06_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 Data 3 Register" bit-size="16" read-address="0xFFC034CC" write-address="0xFFC034CC" type="IO" target="EMU" />
<register name="CAN1_MB06_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 Length Register" bit-size="16" read-address="0xFFC034D0" write-address="0xFFC034D0" type="IO" target="EMU" />
<register name="CAN1_MB06_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 Timestamp Register" bit-size="16" read-address="0xFFC034D4" write-address="0xFFC034D4" type="IO" target="EMU" />
<register name="CAN1_MB06_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 ID0 Register" bit-size="16" read-address="0xFFC034D8" write-address="0xFFC034D8" type="IO" target="EMU" />
<register name="CAN1_MB06_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 6 ID1 Register" bit-size="16" read-address="0xFFC034DC" write-address="0xFFC034DC" type="IO" target="EMU" />
<register name="CAN1_MB07_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 Data 0 Register" bit-size="16" read-address="0xFFC034E0" write-address="0xFFC034E0" type="IO" target="EMU" />
<register name="CAN1_MB07_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 Data 1 Register" bit-size="16" read-address="0xFFC034E4" write-address="0xFFC034E4" type="IO" target="EMU" />
<register name="CAN1_MB07_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 Data 2 Register" bit-size="16" read-address="0xFFC034E8" write-address="0xFFC034E8" type="IO" target="EMU" />
<register name="CAN1_MB07_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 Data 3 Register" bit-size="16" read-address="0xFFC034EC" write-address="0xFFC034EC" type="IO" target="EMU" />
<register name="CAN1_MB07_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 Length Register" bit-size="16" read-address="0xFFC034F0" write-address="0xFFC034F0" type="IO" target="EMU" />
<register name="CAN1_MB07_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 Timestamp Register" bit-size="16" read-address="0xFFC034F4" write-address="0xFFC034F4" type="IO" target="EMU" />
<register name="CAN1_MB07_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 ID0 Register" bit-size="16" read-address="0xFFC034F8" write-address="0xFFC034F8" type="IO" target="EMU" />
<register name="CAN1_MB07_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 7 ID1 Register" bit-size="16" read-address="0xFFC034FC" write-address="0xFFC034FC" type="IO" target="EMU" />
<register name="CAN1_MB08_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 Data 0 Register" bit-size="16" read-address="0xFFC03500" write-address="0xFFC03500" type="IO" target="EMU" />
<register name="CAN1_MB08_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 Data 1 Register" bit-size="16" read-address="0xFFC03504" write-address="0xFFC03504" type="IO" target="EMU" />
<register name="CAN1_MB08_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 Data 2 Register" bit-size="16" read-address="0xFFC03508" write-address="0xFFC03508" type="IO" target="EMU" />
<register name="CAN1_MB08_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 Data 3 Register" bit-size="16" read-address="0xFFC0350C" write-address="0xFFC0350C" type="IO" target="EMU" />
<register name="CAN1_MB08_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 Length Register" bit-size="16" read-address="0xFFC03510" write-address="0xFFC03510" type="IO" target="EMU" />
<register name="CAN1_MB08_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 Timestamp Register" bit-size="16" read-address="0xFFC03514" write-address="0xFFC03514" type="IO" target="EMU" />
<register name="CAN1_MB08_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 ID0 Register" bit-size="16" read-address="0xFFC03518" write-address="0xFFC03518" type="IO" target="EMU" />
<register name="CAN1_MB08_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 8 ID1 Register" bit-size="16" read-address="0xFFC0351C" write-address="0xFFC0351C" type="IO" target="EMU" />
<register name="CAN1_MB09_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 Data 0 Register" bit-size="16" read-address="0xFFC03520" write-address="0xFFC03520" type="IO" target="EMU" />
<register name="CAN1_MB09_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 Data 1 Register" bit-size="16" read-address="0xFFC03524" write-address="0xFFC03524" type="IO" target="EMU" />
<register name="CAN1_MB09_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 Data 2 Register" bit-size="16" read-address="0xFFC03528" write-address="0xFFC03528" type="IO" target="EMU" />
<register name="CAN1_MB09_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 Data 3 Register" bit-size="16" read-address="0xFFC0352C" write-address="0xFFC0352C" type="IO" target="EMU" />
<register name="CAN1_MB09_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 Length Register" bit-size="16" read-address="0xFFC03530" write-address="0xFFC03530" type="IO" target="EMU" />
<register name="CAN1_MB09_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 Timestamp Register" bit-size="16" read-address="0xFFC03534" write-address="0xFFC03534" type="IO" target="EMU" />
<register name="CAN1_MB09_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 ID0 Register" bit-size="16" read-address="0xFFC03538" write-address="0xFFC03538" type="IO" target="EMU" />
<register name="CAN1_MB09_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 9 ID1 Register" bit-size="16" read-address="0xFFC0353C" write-address="0xFFC0353C" type="IO" target="EMU" />
<register name="CAN1_MB10_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 Data 0 Register" bit-size="16" read-address="0xFFC03540" write-address="0xFFC03540" type="IO" target="EMU" />
<register name="CAN1_MB10_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 Data 1 Register" bit-size="16" read-address="0xFFC03544" write-address="0xFFC03544" type="IO" target="EMU" />
<register name="CAN1_MB10_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 Data 2 Register" bit-size="16" read-address="0xFFC03548" write-address="0xFFC03548" type="IO" target="EMU" />
<register name="CAN1_MB10_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 Data 3 Register" bit-size="16" read-address="0xFFC0354C" write-address="0xFFC0354C" type="IO" target="EMU" />
<register name="CAN1_MB10_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 Length Register" bit-size="16" read-address="0xFFC03550" write-address="0xFFC03550" type="IO" target="EMU" />
<register name="CAN1_MB10_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 Timestamp Register" bit-size="16" read-address="0xFFC03554" write-address="0xFFC03554" type="IO" target="EMU" />
<register name="CAN1_MB10_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 ID0 Register" bit-size="16" read-address="0xFFC03558" write-address="0xFFC03558" type="IO" target="EMU" />
<register name="CAN1_MB10_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 10 ID1 Register" bit-size="16" read-address="0xFFC0355C" write-address="0xFFC0355C" type="IO" target="EMU" />
<register name="CAN1_MB11_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 Data 0 Register" bit-size="16" read-address="0xFFC03560" write-address="0xFFC03560" type="IO" target="EMU" />
<register name="CAN1_MB11_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 Data 1 Register" bit-size="16" read-address="0xFFC03564" write-address="0xFFC03564" type="IO" target="EMU" />
<register name="CAN1_MB11_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 Data 2 Register" bit-size="16" read-address="0xFFC03568" write-address="0xFFC03568" type="IO" target="EMU" />
<register name="CAN1_MB11_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 Data 3 Register" bit-size="16" read-address="0xFFC0356C" write-address="0xFFC0356C" type="IO" target="EMU" />
<register name="CAN1_MB11_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 Length Register" bit-size="16" read-address="0xFFC03570" write-address="0xFFC03570" type="IO" target="EMU" />
<register name="CAN1_MB11_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 Timestamp Register" bit-size="16" read-address="0xFFC03574" write-address="0xFFC03574" type="IO" target="EMU" />
<register name="CAN1_MB11_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 ID0 Register" bit-size="16" read-address="0xFFC03578" write-address="0xFFC03578" type="IO" target="EMU" />
<register name="CAN1_MB11_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 11 ID1 Register" bit-size="16" read-address="0xFFC0357C" write-address="0xFFC0357C" type="IO" target="EMU" />
<register name="CAN1_MB12_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 Data 0 Register" bit-size="16" read-address="0xFFC03580" write-address="0xFFC03580" type="IO" target="EMU" />
<register name="CAN1_MB12_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 Data 1 Register" bit-size="16" read-address="0xFFC03584" write-address="0xFFC03584" type="IO" target="EMU" />
<register name="CAN1_MB12_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 Data 2 Register" bit-size="16" read-address="0xFFC03588" write-address="0xFFC03588" type="IO" target="EMU" />
<register name="CAN1_MB12_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 Data 3 Register" bit-size="16" read-address="0xFFC0358C" write-address="0xFFC0358C" type="IO" target="EMU" />
<register name="CAN1_MB12_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 Length Register" bit-size="16" read-address="0xFFC03590" write-address="0xFFC03590" type="IO" target="EMU" />
<register name="CAN1_MB12_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 Timestamp Register" bit-size="16" read-address="0xFFC03594" write-address="0xFFC03594" type="IO" target="EMU" />
<register name="CAN1_MB12_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 ID0 Register" bit-size="16" read-address="0xFFC03598" write-address="0xFFC03598" type="IO" target="EMU" />
<register name="CAN1_MB12_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 12 ID1 Register" bit-size="16" read-address="0xFFC0359C" write-address="0xFFC0359C" type="IO" target="EMU" />
<register name="CAN1_MB13_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 Data 0 Register" bit-size="16" read-address="0xFFC035A0" write-address="0xFFC035A0" type="IO" target="EMU" />
<register name="CAN1_MB13_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 Data 1 Register" bit-size="16" read-address="0xFFC035A4" write-address="0xFFC035A4" type="IO" target="EMU" />
<register name="CAN1_MB13_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 Data 2 Register" bit-size="16" read-address="0xFFC035A8" write-address="0xFFC035A8" type="IO" target="EMU" />
<register name="CAN1_MB13_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 Data 3 Register" bit-size="16" read-address="0xFFC035AC" write-address="0xFFC035AC" type="IO" target="EMU" />
<register name="CAN1_MB13_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 Length Register" bit-size="16" read-address="0xFFC035B0" write-address="0xFFC035B0" type="IO" target="EMU" />
<register name="CAN1_MB13_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 Timestamp Register" bit-size="16" read-address="0xFFC035B4" write-address="0xFFC035B4" type="IO" target="EMU" />
<register name="CAN1_MB13_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 ID0 Register" bit-size="16" read-address="0xFFC035B8" write-address="0xFFC035B8" type="IO" target="EMU" />
<register name="CAN1_MB13_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 13 ID1 Register" bit-size="16" read-address="0xFFC035BC" write-address="0xFFC035BC" type="IO" target="EMU" />
<register name="CAN1_MB14_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 Data 0 Register" bit-size="16" read-address="0xFFC035C0" write-address="0xFFC035C0" type="IO" target="EMU" />
<register name="CAN1_MB14_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 Data 1 Register" bit-size="16" read-address="0xFFC035C4" write-address="0xFFC035C4" type="IO" target="EMU" />
<register name="CAN1_MB14_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 Data 2 Register" bit-size="16" read-address="0xFFC035C8" write-address="0xFFC035C8" type="IO" target="EMU" />
<register name="CAN1_MB14_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 Data 3 Register" bit-size="16" read-address="0xFFC035CC" write-address="0xFFC035CC" type="IO" target="EMU" />
<register name="CAN1_MB14_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 Length Register" bit-size="16" read-address="0xFFC035D0" write-address="0xFFC035D0" type="IO" target="EMU" />
<register name="CAN1_MB14_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 Timestamp Register" bit-size="16" read-address="0xFFC035D4" write-address="0xFFC035D4" type="IO" target="EMU" />
<register name="CAN1_MB14_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 ID0 Register" bit-size="16" read-address="0xFFC035D8" write-address="0xFFC035D8" type="IO" target="EMU" />
<register name="CAN1_MB14_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 14 ID1 Register" bit-size="16" read-address="0xFFC035DC" write-address="0xFFC035DC" type="IO" target="EMU" />
<register name="CAN1_MB15_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 Data 0 Register" bit-size="16" read-address="0xFFC035E0" write-address="0xFFC035E0" type="IO" target="EMU" />
<register name="CAN1_MB15_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 Data 1 Register" bit-size="16" read-address="0xFFC035E4" write-address="0xFFC035E4" type="IO" target="EMU" />
<register name="CAN1_MB15_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 Data 2 Register" bit-size="16" read-address="0xFFC035E8" write-address="0xFFC035E8" type="IO" target="EMU" />
<register name="CAN1_MB15_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 Data 3 Register" bit-size="16" read-address="0xFFC035EC" write-address="0xFFC035EC" type="IO" target="EMU" />
<register name="CAN1_MB15_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 Length Register" bit-size="16" read-address="0xFFC035F0" write-address="0xFFC035F0" type="IO" target="EMU" />
<register name="CAN1_MB15_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 Timestamp Register" bit-size="16" read-address="0xFFC035F4" write-address="0xFFC035F4" type="IO" target="EMU" />
<register name="CAN1_MB15_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 ID0 Register" bit-size="16" read-address="0xFFC035F8" write-address="0xFFC035F8" type="IO" target="EMU" />
<register name="CAN1_MB15_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 15 ID1 Register" bit-size="16" read-address="0xFFC035FC" write-address="0xFFC035FC" type="IO" target="EMU" />

<register name="CAN1_MB16_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 Data 0 Register" bit-size="16" read-address="0xFFC03600" write-address="0xFFC03600" type="IO" target="EMU" def-comment="CAN Controller 1 Mailbox Data Registers" />
<register name="CAN1_MB16_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 Data 1 Register" bit-size="16" read-address="0xFFC03604" write-address="0xFFC03604" type="IO" target="EMU" />
<register name="CAN1_MB16_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 Data 2 Register" bit-size="16" read-address="0xFFC03608" write-address="0xFFC03608" type="IO" target="EMU" />
<register name="CAN1_MB16_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 Data 3 Register" bit-size="16" read-address="0xFFC0360C" write-address="0xFFC0360C" type="IO" target="EMU" />
<register name="CAN1_MB16_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 Length Register" bit-size="16" read-address="0xFFC03610" write-address="0xFFC03610" type="IO" target="EMU" />
<register name="CAN1_MB16_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 Timestamp Register" bit-size="16" read-address="0xFFC03614" write-address="0xFFC03614" type="IO" target="EMU" />
<register name="CAN1_MB16_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 ID0 Register" bit-size="16" read-address="0xFFC03618" write-address="0xFFC03618" type="IO" target="EMU" />
<register name="CAN1_MB16_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 16 ID1 Register" bit-size="16" read-address="0xFFC0361C" write-address="0xFFC0361C" type="IO" target="EMU" />
<register name="CAN1_MB17_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 Data 0 Register" bit-size="16" read-address="0xFFC03620" write-address="0xFFC03620" type="IO" target="EMU" />
<register name="CAN1_MB17_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 Data 1 Register" bit-size="16" read-address="0xFFC03624" write-address="0xFFC03624" type="IO" target="EMU" />
<register name="CAN1_MB17_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 Data 2 Register" bit-size="16" read-address="0xFFC03628" write-address="0xFFC03628" type="IO" target="EMU" />
<register name="CAN1_MB17_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 Data 3 Register" bit-size="16" read-address="0xFFC0362C" write-address="0xFFC0362C" type="IO" target="EMU" />
<register name="CAN1_MB17_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 Length Register" bit-size="16" read-address="0xFFC03630" write-address="0xFFC03630" type="IO" target="EMU" />
<register name="CAN1_MB17_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 Timestamp Register" bit-size="16" read-address="0xFFC03634" write-address="0xFFC03634" type="IO" target="EMU" />
<register name="CAN1_MB17_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 ID0 Register" bit-size="16" read-address="0xFFC03638" write-address="0xFFC03638" type="IO" target="EMU" />
<register name="CAN1_MB17_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 17 ID1 Register" bit-size="16" read-address="0xFFC0363C" write-address="0xFFC0363C" type="IO" target="EMU" />
<register name="CAN1_MB18_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 Data 0 Register" bit-size="16" read-address="0xFFC03640" write-address="0xFFC03640" type="IO" target="EMU" />
<register name="CAN1_MB18_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 Data 1 Register" bit-size="16" read-address="0xFFC03644" write-address="0xFFC03644" type="IO" target="EMU" />
<register name="CAN1_MB18_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 Data 2 Register" bit-size="16" read-address="0xFFC03648" write-address="0xFFC03648" type="IO" target="EMU" />
<register name="CAN1_MB18_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 Data 3 Register" bit-size="16" read-address="0xFFC0364C" write-address="0xFFC0364C" type="IO" target="EMU" />
<register name="CAN1_MB18_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 Length Register" bit-size="16" read-address="0xFFC03650" write-address="0xFFC03650" type="IO" target="EMU" />
<register name="CAN1_MB18_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 Timestamp Register" bit-size="16" read-address="0xFFC03654" write-address="0xFFC03654" type="IO" target="EMU" />
<register name="CAN1_MB18_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 ID0 Register" bit-size="16" read-address="0xFFC03658" write-address="0xFFC03658" type="IO" target="EMU" />
<register name="CAN1_MB18_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 18 ID1 Register" bit-size="16" read-address="0xFFC0365C" write-address="0xFFC0365C" type="IO" target="EMU" />
<register name="CAN1_MB19_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 Data 0 Register" bit-size="16" read-address="0xFFC03660" write-address="0xFFC03660" type="IO" target="EMU" />
<register name="CAN1_MB19_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 Data 1 Register" bit-size="16" read-address="0xFFC03664" write-address="0xFFC03664" type="IO" target="EMU" />
<register name="CAN1_MB19_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 Data 2 Register" bit-size="16" read-address="0xFFC03668" write-address="0xFFC03668" type="IO" target="EMU" />
<register name="CAN1_MB19_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 Data 3 Register" bit-size="16" read-address="0xFFC0366C" write-address="0xFFC0366C" type="IO" target="EMU" />
<register name="CAN1_MB19_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 Length Register" bit-size="16" read-address="0xFFC03670" write-address="0xFFC03670" type="IO" target="EMU" />
<register name="CAN1_MB19_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 Timestamp Register" bit-size="16" read-address="0xFFC03674" write-address="0xFFC03674" type="IO" target="EMU" />
<register name="CAN1_MB19_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 ID0 Register" bit-size="16" read-address="0xFFC03678" write-address="0xFFC03678" type="IO" target="EMU" />
<register name="CAN1_MB19_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 19 ID1 Register" bit-size="16" read-address="0xFFC0367C" write-address="0xFFC0367C" type="IO" target="EMU" />
<register name="CAN1_MB20_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 Data 0 Register" bit-size="16" read-address="0xFFC03680" write-address="0xFFC03680" type="IO" target="EMU" />
<register name="CAN1_MB20_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 Data 1 Register" bit-size="16" read-address="0xFFC03684" write-address="0xFFC03684" type="IO" target="EMU" />
<register name="CAN1_MB20_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 Data 2 Register" bit-size="16" read-address="0xFFC03688" write-address="0xFFC03688" type="IO" target="EMU" />
<register name="CAN1_MB20_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 Data 3 Register" bit-size="16" read-address="0xFFC0368C" write-address="0xFFC0368C" type="IO" target="EMU" />
<register name="CAN1_MB20_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 Length Register" bit-size="16" read-address="0xFFC03690" write-address="0xFFC03690" type="IO" target="EMU" />
<register name="CAN1_MB20_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 Timestamp Register" bit-size="16" read-address="0xFFC03694" write-address="0xFFC03694" type="IO" target="EMU" />
<register name="CAN1_MB20_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 ID0 Register" bit-size="16" read-address="0xFFC03698" write-address="0xFFC03698" type="IO" target="EMU" />
<register name="CAN1_MB20_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 20 ID1 Register" bit-size="16" read-address="0xFFC0369C" write-address="0xFFC0369C" type="IO" target="EMU" />
<register name="CAN1_MB21_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 Data 0 Register" bit-size="16" read-address="0xFFC036A0" write-address="0xFFC036A0" type="IO" target="EMU" />
<register name="CAN1_MB21_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 Data 1 Register" bit-size="16" read-address="0xFFC036A4" write-address="0xFFC036A4" type="IO" target="EMU" />
<register name="CAN1_MB21_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 Data 2 Register" bit-size="16" read-address="0xFFC036A8" write-address="0xFFC036A8" type="IO" target="EMU" />
<register name="CAN1_MB21_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 Data 3 Register" bit-size="16" read-address="0xFFC036AC" write-address="0xFFC036AC" type="IO" target="EMU" />
<register name="CAN1_MB21_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 Length Register" bit-size="16" read-address="0xFFC036B0" write-address="0xFFC036B0" type="IO" target="EMU" />
<register name="CAN1_MB21_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 Timestamp Register" bit-size="16" read-address="0xFFC036B4" write-address="0xFFC036B4" type="IO" target="EMU" />
<register name="CAN1_MB21_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 ID0 Register" bit-size="16" read-address="0xFFC036B8" write-address="0xFFC036B8" type="IO" target="EMU" />
<register name="CAN1_MB21_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 21 ID1 Register" bit-size="16" read-address="0xFFC036BC" write-address="0xFFC036BC" type="IO" target="EMU" />
<register name="CAN1_MB22_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 Data 0 Register" bit-size="16" read-address="0xFFC036C0" write-address="0xFFC036C0" type="IO" target="EMU" />
<register name="CAN1_MB22_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 Data 1 Register" bit-size="16" read-address="0xFFC036C4" write-address="0xFFC036C4" type="IO" target="EMU" />
<register name="CAN1_MB22_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 Data 2 Register" bit-size="16" read-address="0xFFC036C8" write-address="0xFFC036C8" type="IO" target="EMU" />
<register name="CAN1_MB22_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 Data 3 Register" bit-size="16" read-address="0xFFC036CC" write-address="0xFFC036CC" type="IO" target="EMU" />
<register name="CAN1_MB22_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 Length Register" bit-size="16" read-address="0xFFC036D0" write-address="0xFFC036D0" type="IO" target="EMU" />
<register name="CAN1_MB22_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 Timestamp Register" bit-size="16" read-address="0xFFC036D4" write-address="0xFFC036D4" type="IO" target="EMU" />
<register name="CAN1_MB22_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 ID0 Register" bit-size="16" read-address="0xFFC036D8" write-address="0xFFC036D8" type="IO" target="EMU" />
<register name="CAN1_MB22_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 22 ID1 Register" bit-size="16" read-address="0xFFC036DC" write-address="0xFFC036DC" type="IO" target="EMU" />
<register name="CAN1_MB23_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 Data 0 Register" bit-size="16" read-address="0xFFC036E0" write-address="0xFFC036E0" type="IO" target="EMU" />
<register name="CAN1_MB23_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 Data 1 Register" bit-size="16" read-address="0xFFC036E4" write-address="0xFFC036E4" type="IO" target="EMU" />
<register name="CAN1_MB23_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 Data 2 Register" bit-size="16" read-address="0xFFC036E8" write-address="0xFFC036E8" type="IO" target="EMU" />
<register name="CAN1_MB23_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 Data 3 Register" bit-size="16" read-address="0xFFC036EC" write-address="0xFFC036EC" type="IO" target="EMU" />
<register name="CAN1_MB23_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 Length Register" bit-size="16" read-address="0xFFC036F0" write-address="0xFFC036F0" type="IO" target="EMU" />
<register name="CAN1_MB23_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 Timestamp Register" bit-size="16" read-address="0xFFC036F4" write-address="0xFFC036F4" type="IO" target="EMU" />
<register name="CAN1_MB23_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 ID0 Register" bit-size="16" read-address="0xFFC036F8" write-address="0xFFC036F8" type="IO" target="EMU" />
<register name="CAN1_MB23_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 23 ID1 Register" bit-size="16" read-address="0xFFC036FC" write-address="0xFFC036FC" type="IO" target="EMU" />
<register name="CAN1_MB24_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 Data 0 Register" bit-size="16" read-address="0xFFC03700" write-address="0xFFC03700" type="IO" target="EMU" />
<register name="CAN1_MB24_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 Data 1 Register" bit-size="16" read-address="0xFFC03704" write-address="0xFFC03704" type="IO" target="EMU" />
<register name="CAN1_MB24_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 Data 2 Register" bit-size="16" read-address="0xFFC03708" write-address="0xFFC03708" type="IO" target="EMU" />
<register name="CAN1_MB24_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 Data 3 Register" bit-size="16" read-address="0xFFC0370C" write-address="0xFFC0370C" type="IO" target="EMU" />
<register name="CAN1_MB24_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 Length Register" bit-size="16" read-address="0xFFC03710" write-address="0xFFC03710" type="IO" target="EMU" />
<register name="CAN1_MB24_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 Timestamp Register" bit-size="16" read-address="0xFFC03714" write-address="0xFFC03714" type="IO" target="EMU" />
<register name="CAN1_MB24_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 ID0 Register" bit-size="16" read-address="0xFFC03718" write-address="0xFFC03718" type="IO" target="EMU" />
<register name="CAN1_MB24_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 24 ID1 Register" bit-size="16" read-address="0xFFC0371C" write-address="0xFFC0371C" type="IO" target="EMU" />
<register name="CAN1_MB25_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 Data 0 Register" bit-size="16" read-address="0xFFC03720" write-address="0xFFC03720" type="IO" target="EMU" />
<register name="CAN1_MB25_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 Data 1 Register" bit-size="16" read-address="0xFFC03724" write-address="0xFFC03724" type="IO" target="EMU" />
<register name="CAN1_MB25_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 Data 2 Register" bit-size="16" read-address="0xFFC03728" write-address="0xFFC03728" type="IO" target="EMU" />
<register name="CAN1_MB25_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 Data 3 Register" bit-size="16" read-address="0xFFC0372C" write-address="0xFFC0372C" type="IO" target="EMU" />
<register name="CAN1_MB25_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 Length Register" bit-size="16" read-address="0xFFC03730" write-address="0xFFC03730" type="IO" target="EMU" />
<register name="CAN1_MB25_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 Timestamp Register" bit-size="16" read-address="0xFFC03734" write-address="0xFFC03734" type="IO" target="EMU" />
<register name="CAN1_MB25_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 ID0 Register" bit-size="16" read-address="0xFFC03738" write-address="0xFFC03738" type="IO" target="EMU" />
<register name="CAN1_MB25_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 25 ID1 Register" bit-size="16" read-address="0xFFC0373C" write-address="0xFFC0373C" type="IO" target="EMU" />
<register name="CAN1_MB26_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 Data 0 Register" bit-size="16" read-address="0xFFC03740" write-address="0xFFC03740" type="IO" target="EMU" />
<register name="CAN1_MB26_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 Data 1 Register" bit-size="16" read-address="0xFFC03744" write-address="0xFFC03744" type="IO" target="EMU" />
<register name="CAN1_MB26_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 Data 2 Register" bit-size="16" read-address="0xFFC03748" write-address="0xFFC03748" type="IO" target="EMU" />
<register name="CAN1_MB26_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 Data 3 Register" bit-size="16" read-address="0xFFC0374C" write-address="0xFFC0374C" type="IO" target="EMU" />
<register name="CAN1_MB26_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 Length Register" bit-size="16" read-address="0xFFC03750" write-address="0xFFC03750" type="IO" target="EMU" />
<register name="CAN1_MB26_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 Timestamp Register" bit-size="16" read-address="0xFFC03754" write-address="0xFFC03754" type="IO" target="EMU" />
<register name="CAN1_MB26_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 ID0 Register" bit-size="16" read-address="0xFFC03758" write-address="0xFFC03758" type="IO" target="EMU" />
<register name="CAN1_MB26_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 26 ID1 Register" bit-size="16" read-address="0xFFC0375C" write-address="0xFFC0375C" type="IO" target="EMU" />
<register name="CAN1_MB27_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 Data 0 Register" bit-size="16" read-address="0xFFC03760" write-address="0xFFC03760" type="IO" target="EMU" />
<register name="CAN1_MB27_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 Data 1 Register" bit-size="16" read-address="0xFFC03764" write-address="0xFFC03764" type="IO" target="EMU" />
<register name="CAN1_MB27_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 Data 2 Register" bit-size="16" read-address="0xFFC03768" write-address="0xFFC03768" type="IO" target="EMU" />
<register name="CAN1_MB27_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 Data 3 Register" bit-size="16" read-address="0xFFC0376C" write-address="0xFFC0376C" type="IO" target="EMU" />
<register name="CAN1_MB27_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 Length Register" bit-size="16" read-address="0xFFC03770" write-address="0xFFC03770" type="IO" target="EMU" />
<register name="CAN1_MB27_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 Timestamp Register" bit-size="16" read-address="0xFFC03774" write-address="0xFFC03774" type="IO" target="EMU" />
<register name="CAN1_MB27_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 ID0 Register" bit-size="16" read-address="0xFFC03778" write-address="0xFFC03778" type="IO" target="EMU" />
<register name="CAN1_MB27_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 27 ID1 Register" bit-size="16" read-address="0xFFC0377C" write-address="0xFFC0377C" type="IO" target="EMU" />
<register name="CAN1_MB28_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 Data 0 Register" bit-size="16" read-address="0xFFC03780" write-address="0xFFC03780" type="IO" target="EMU" />
<register name="CAN1_MB28_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 Data 1 Register" bit-size="16" read-address="0xFFC03784" write-address="0xFFC03784" type="IO" target="EMU" />
<register name="CAN1_MB28_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 Data 2 Register" bit-size="16" read-address="0xFFC03788" write-address="0xFFC03788" type="IO" target="EMU" />
<register name="CAN1_MB28_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 Data 3 Register" bit-size="16" read-address="0xFFC0378C" write-address="0xFFC0378C" type="IO" target="EMU" />
<register name="CAN1_MB28_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 Length Register" bit-size="16" read-address="0xFFC03790" write-address="0xFFC03790" type="IO" target="EMU" />
<register name="CAN1_MB28_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 Timestamp Register" bit-size="16" read-address="0xFFC03794" write-address="0xFFC03794" type="IO" target="EMU" />
<register name="CAN1_MB28_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 ID0 Register" bit-size="16" read-address="0xFFC03798" write-address="0xFFC03798" type="IO" target="EMU" />
<register name="CAN1_MB28_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 28 ID1 Register" bit-size="16" read-address="0xFFC0379C" write-address="0xFFC0379C" type="IO" target="EMU" />
<register name="CAN1_MB29_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 Data 0 Register" bit-size="16" read-address="0xFFC037A0" write-address="0xFFC037A0" type="IO" target="EMU" />
<register name="CAN1_MB29_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 Data 1 Register" bit-size="16" read-address="0xFFC037A4" write-address="0xFFC037A4" type="IO" target="EMU" />
<register name="CAN1_MB29_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 Data 2 Register" bit-size="16" read-address="0xFFC037A8" write-address="0xFFC037A8" type="IO" target="EMU" />
<register name="CAN1_MB29_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 Data 3 Register" bit-size="16" read-address="0xFFC037AC" write-address="0xFFC037AC" type="IO" target="EMU" />
<register name="CAN1_MB29_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 Length Register" bit-size="16" read-address="0xFFC037B0" write-address="0xFFC037B0" type="IO" target="EMU" />
<register name="CAN1_MB29_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 Timestamp Register" bit-size="16" read-address="0xFFC037B4" write-address="0xFFC037B4" type="IO" target="EMU" />
<register name="CAN1_MB29_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 ID0 Register" bit-size="16" read-address="0xFFC037B8" write-address="0xFFC037B8" type="IO" target="EMU" />
<register name="CAN1_MB29_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 29 ID1 Register" bit-size="16" read-address="0xFFC037BC" write-address="0xFFC037BC" type="IO" target="EMU" />
<register name="CAN1_MB30_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 Data 0 Register" bit-size="16" read-address="0xFFC037C0" write-address="0xFFC037C0" type="IO" target="EMU" />
<register name="CAN1_MB30_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 Data 1 Register" bit-size="16" read-address="0xFFC037C4" write-address="0xFFC037C4" type="IO" target="EMU" />
<register name="CAN1_MB30_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 Data 2 Register" bit-size="16" read-address="0xFFC037C8" write-address="0xFFC037C8" type="IO" target="EMU" />
<register name="CAN1_MB30_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 Data 3 Register" bit-size="16" read-address="0xFFC037CC" write-address="0xFFC037CC" type="IO" target="EMU" />
<register name="CAN1_MB30_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 Length Register" bit-size="16" read-address="0xFFC037D0" write-address="0xFFC037D0" type="IO" target="EMU" />
<register name="CAN1_MB30_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 Timestamp Register" bit-size="16" read-address="0xFFC037D4" write-address="0xFFC037D4" type="IO" target="EMU" />
<register name="CAN1_MB30_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 ID0 Register" bit-size="16" read-address="0xFFC037D8" write-address="0xFFC037D8" type="IO" target="EMU" />
<register name="CAN1_MB30_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 30 ID1 Register" bit-size="16" read-address="0xFFC037DC" write-address="0xFFC037DC" type="IO" target="EMU" />
<register name="CAN1_MB31_DATA0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 Data 0 Register" bit-size="16" read-address="0xFFC037E0" write-address="0xFFC037E0" type="IO" target="EMU" />
<register name="CAN1_MB31_DATA1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 Data 1 Register" bit-size="16" read-address="0xFFC037E4" write-address="0xFFC037E4" type="IO" target="EMU" />
<register name="CAN1_MB31_DATA2" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 Data 2 Register" bit-size="16" read-address="0xFFC037E8" write-address="0xFFC037E8" type="IO" target="EMU" />
<register name="CAN1_MB31_DATA3" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 Data 3 Register" bit-size="16" read-address="0xFFC037EC" write-address="0xFFC037EC" type="IO" target="EMU" />
<register name="CAN1_MB31_LENGTH" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 Length Register" bit-size="16" read-address="0xFFC037F0" write-address="0xFFC037F0" type="IO" target="EMU" />
<register name="CAN1_MB31_TIMESTAMP" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 Timestamp Register" bit-size="16" read-address="0xFFC037F4" write-address="0xFFC037F4" type="IO" target="EMU" />
<register name="CAN1_MB31_ID0" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 ID0 Register" bit-size="16" read-address="0xFFC037F8" write-address="0xFFC037F8" type="IO" target="EMU" />
<register name="CAN1_MB31_ID1" group="CAN1 Mailbox RAM" mask="FFFF" description="CAN Controller 1 Mailbox 31 ID1 Register" bit-size="16" read-address="0xFFC037FC" write-address="0xFFC037FC" type="IO" target="EMU" />



<!-- Proc Periph HWR, chap  9, SPI Registers Definitions -->

<register name="SPI0_CTL" group="SPI" mask="FFFF" description="SPI0 Control Register" bit-size="16" read-address="0xFFC00500" write-address="0xFFC00500" type="IO" target="EMU" def-comment="SPI0 Registers" />
	<register name="SPI0_TIMOD" parent="SPI0_CTL" bit-position="0"  bit-size="2" target="EMU" description="Transfer Initiation Mode" />
	<register name="SPI0_SZ"    parent="SPI0_CTL" bit-position="2"  bit-size="1" target="EMU" description="Send Zero" />
	<register name="SPI0_GM"    parent="SPI0_CTL" bit-position="3"  bit-size="1" target="EMU" description="Get More Data" />
	<register name="SPI0_PSSE"  parent="SPI0_CTL" bit-position="4"  bit-size="1" target="EMU" description="Slave-Select Enable" />
	<register name="SPI0_EMISO" parent="SPI0_CTL" bit-position="5"  bit-size="1" target="EMU" description="Enable MISO Output" />
	<register name="SPI0_SIZE"  parent="SPI0_CTL" bit-position="8"  bit-size="1" target="EMU" description="Size of Words" />
	<register name="SPI0_LSBF"  parent="SPI0_CTL" bit-position="9"  bit-size="1" target="EMU" description="LSB First" />
	<register name="SPI0_CPHA"  parent="SPI0_CTL" bit-position="10" bit-size="1" target="EMU" description="Clock Phase" />
	<register name="SPI0_CPOL"  parent="SPI0_CTL" bit-position="11" bit-size="1" target="EMU" description="Clock Polarity" />
	<register name="SPI0_MSTR"  parent="SPI0_CTL" bit-position="12" bit-size="1" target="EMU" description="Master Mode" />
	<register name="SPI0_WOM"   parent="SPI0_CTL" bit-position="13" bit-size="1" target="EMU" description="Write Open Drain Master" />
	<register name="SPI0_SPE"   parent="SPI0_CTL" bit-position="14" bit-size="1" target="EMU" description="SPI Enable" />

<register name="SPI0_FLG" group="SPI" mask="FFFF" description="SPI0 Flag Register" bit-size="16" read-address="0xFFC00504" write-address="0xFFC00504" type="IO" target="EMU" />
	<register name="SPI0_FLS1"  parent="SPI0_FLG" bit-position="1"  bit-size="1" target="EMU" description="Slave Select Enable 1" />
	<register name="SPI0_FLS2"  parent="SPI0_FLG" bit-position="2"  bit-size="1" target="EMU" description="Slave Select Enable 2" />
	<register name="SPI0_FLS3"  parent="SPI0_FLG" bit-position="3"  bit-size="1" target="EMU" description="Slave Select Enable 3" />
	<register name="SPI0_FLG1"  parent="SPI0_FLG" bit-position="9"  bit-size="1" target="EMU" description="Slave Select Value 1" />
	<register name="SPI0_FLG2"  parent="SPI0_FLG" bit-position="10" bit-size="1" target="EMU" description="Slave Select Value 2" />
	<register name="SPI0_FLG3"  parent="SPI0_FLG" bit-position="11" bit-size="1" target="EMU" description="Slave Select Value 3" />

<register name="SPI0_STAT" group="SPI" mask="FFFF" description="SPI0 Status Register" bit-size="16" read-address="0xFFC00508" write-address="0xFFC00508" type="IO" target="EMU" />
	<register name="SPI0_SPIF"  parent="SPI0_STAT" bit-position="0" bit-size="1" target="EMU" description="SPI Finished" />
	<register name="SPI0_MODF"  parent="SPI0_STAT" bit-position="1" bit-size="1" target="EMU" description="Mode Fault Error" />
	<register name="SPI0_TXE"   parent="SPI0_STAT" bit-position="2" bit-size="1" target="EMU" description="Transmission Error" />
	<register name="SPI0_TXS"   parent="SPI0_STAT" bit-position="3" bit-size="1" target="EMU" description="TDBR Data Buffer Status" />
	<register name="SPI0_RBSY"  parent="SPI0_STAT" bit-position="4" bit-size="1" target="EMU" description="Receive Error" />
	<register name="SPI0_RXS"   parent="SPI0_STAT" bit-position="5" bit-size="1" target="EMU" description="RDBR Data Buffer Status" />
	<register name="SPI0_TXCOL" parent="SPI0_STAT" bit-position="6" bit-size="1" target="EMU" description="Transmit Collision Error" />

<register name="SPI0_TDBR" group="SPI" mask="FFFF" description="SPI0 Transmit Data Buffer Register" bit-size="16" read-address="0xFFC0050C" write-address="0xFFC0050C" type="IO" target="EMU" />
<register name="SPI0_RDBR" group="SPI" mask="FFFF" description="SPI0 Receive Data Buffer Register" bit-size="16" read-address="0xFFC00510" write-address="0xFFC00510" type="IO" target="EMU" />

<register name="SPI0_BAUD" group="SPI" mask="FFFF" description="SPI0 Baud Rate Register" bit-size="16" read-address="0xFFC00514" write-address="0xFFC00514" type="IO" target="EMU" />
	<register name="SPI0_SPI_BAUD" parent="SPI0_BAUD" bit-position="0" bit-size="16" target="EMU" description="Baud Rate" />

<register name="SPI0_SHADOW" group="SPI" mask="FFFF" description="SPI0 Receive Data Buffer Shadow Register" bit-size="16" read-address="0xFFC00518" write-address="0xFFC00518" type="IO" target="EMU" />

<register name="SPI1_CTL" group="SPI" mask="FFFF" description="SPI1 Control Register" bit-size="16" read-address="0xFFC02300" write-address="0xFFC02300" type="IO" target="EMU" def-comment="SPI1 Registers" />
	<register name="SPI1_TIMOD" parent="SPI1_CTL" bit-position="0"  bit-size="2" target="EMU" description="Transfer Initiation Mode" />
	<register name="SPI1_SZ"    parent="SPI1_CTL" bit-position="2"  bit-size="1" target="EMU" description="Send Zero" />
	<register name="SPI1_GM"    parent="SPI1_CTL" bit-position="3"  bit-size="1" target="EMU" description="Get More Data" />
	<register name="SPI1_PSSE"  parent="SPI1_CTL" bit-position="4"  bit-size="1" target="EMU" description="Slave-Select Enable" />
	<register name="SPI1_EMISO" parent="SPI1_CTL" bit-position="5"  bit-size="1" target="EMU" description="Enable MISO Output" />
	<register name="SPI1_SIZE"  parent="SPI1_CTL" bit-position="8"  bit-size="1" target="EMU" description="Size of Words" />
	<register name="SPI1_LSBF"  parent="SPI1_CTL" bit-position="9"  bit-size="1" target="EMU" description="LSB First" />
	<register name="SPI1_CPHA"  parent="SPI1_CTL" bit-position="10" bit-size="1" target="EMU" description="Clock Phase" />
	<register name="SPI1_CPOL"  parent="SPI1_CTL" bit-position="11" bit-size="1" target="EMU" description="Clock Polarity" />
	<register name="SPI1_MSTR"  parent="SPI1_CTL" bit-position="12" bit-size="1" target="EMU" description="Master Mode" />
	<register name="SPI1_WOM"   parent="SPI1_CTL" bit-position="13" bit-size="1" target="EMU" description="Write Open Drain Master" />
	<register name="SPI1_SPE"   parent="SPI1_CTL" bit-position="14" bit-size="1" target="EMU" description="SPI Enable" />

<register name="SPI1_FLG" group="SPI" mask="FFFF" description="SPI1 Flag Register" bit-size="16" read-address="0xFFC02304" write-address="0xFFC02304" type="IO" target="EMU" />
	<register name="SPI1_FLS1"  parent="SPI1_FLG" bit-position="1"  bit-size="1" target="EMU" description="Slave Select Enable 1" />
	<register name="SPI1_FLS2"  parent="SPI1_FLG" bit-position="2"  bit-size="1" target="EMU" description="Slave Select Enable 2" />
	<register name="SPI1_FLS3"  parent="SPI1_FLG" bit-position="3"  bit-size="1" target="EMU" description="Slave Select Enable 3" />
	<register name="SPI1_FLG1"  parent="SPI1_FLG" bit-position="9"  bit-size="1" target="EMU" description="Slave Select Value 1" />
	<register name="SPI1_FLG2"  parent="SPI1_FLG" bit-position="10" bit-size="1" target="EMU" description="Slave Select Value 2" />
	<register name="SPI1_FLG3"  parent="SPI1_FLG" bit-position="11" bit-size="1" target="EMU" description="Slave Select Value 3" />

<register name="SPI1_STAT" group="SPI" mask="FFFF" description="SPI1 Status Register" bit-size="16" read-address="0xFFC02308" write-address="0xFFC02308" type="IO" target="EMU" />
	<register name="SPI1_SPIF"  parent="SPI1_STAT" bit-position="0" bit-size="1" target="EMU" description="SPI Finished" />
	<register name="SPI1_MODF"  parent="SPI1_STAT" bit-position="1" bit-size="1" target="EMU" description="Mode Fault Error" />
	<register name="SPI1_TXE"   parent="SPI1_STAT" bit-position="2" bit-size="1" target="EMU" description="Transmission Error" />
	<register name="SPI1_TXS"   parent="SPI1_STAT" bit-position="3" bit-size="1" target="EMU" description="TDBR Data Buffer Status" />
	<register name="SPI1_RBSY"  parent="SPI1_STAT" bit-position="4" bit-size="1" target="EMU" description="Receive Error" />
	<register name="SPI1_RXS"   parent="SPI1_STAT" bit-position="5" bit-size="1" target="EMU" description="RDBR Data Buffer Status" />
	<register name="SPI1_TXCOL" parent="SPI1_STAT" bit-position="6" bit-size="1" target="EMU" description="Transmit Collision Error" />

<register name="SPI1_TDBR" group="SPI" mask="FFFF" description="SPI1 Transmit Data Buffer Register" bit-size="16" read-address="0xFFC0230C" write-address="0xFFC0230C" type="IO" target="EMU" />
<register name="SPI1_RDBR" group="SPI" mask="FFFF" description="SPI1 Receive Data Buffer Register" bit-size="16" read-address="0xFFC02310" write-address="0xFFC02310" type="IO" target="EMU" />
<register name="SPI1_BAUD" group="SPI" mask="FFFF" description="SPI1 Baud Rate Register" bit-size="16" read-address="0xFFC02314" write-address="0xFFC02314" type="IO" target="EMU" />
	<register name="SPI1_SPI_BAUD" parent="SPI1_BAUD" bit-position="0" bit-size="16" target="EMU" description="Baud Rate" />

<register name="SPI1_SHADOW" group="SPI" mask="FFFF" description="SPI1 Receive Data Buffer Shadow Register" bit-size="16" read-address="0xFFC02318" write-address="0xFFC02318" type="IO" target="EMU" />



<!-- Proc Periph HWR, chap  9, SPI Register Definitions (SPI2) -->

<register name="SPI2_CTL" group="SPI" mask="FFFF" description="SPI2 Control Register" bit-size="16" read-address="0xFFC02400" write-address="0xFFC02400" type="IO" target="EMU" def-comment="SPI2 Registers" />
	<register name="SPI2_TIMOD" parent="SPI2_CTL" bit-position="0"  bit-size="2" target="EMU" description="Transfer Initiation Mode" />
	<register name="SPI2_SZ"    parent="SPI2_CTL" bit-position="2"  bit-size="1" target="EMU" description="Send Zero" />
	<register name="SPI2_GM"    parent="SPI2_CTL" bit-position="3"  bit-size="1" target="EMU" description="Get More Data" />
	<register name="SPI2_PSSE"  parent="SPI2_CTL" bit-position="4"  bit-size="1" target="EMU" description="Slave-Select Enable" />
	<register name="SPI2_EMISO" parent="SPI2_CTL" bit-position="5"  bit-size="1" target="EMU" description="Enable MISO Output" />
	<register name="SPI2_SIZE"  parent="SPI2_CTL" bit-position="8"  bit-size="1" target="EMU" description="Size of Words" />
	<register name="SPI2_LSBF"  parent="SPI2_CTL" bit-position="9"  bit-size="1" target="EMU" description="LSB First" />
	<register name="SPI2_CPHA"  parent="SPI2_CTL" bit-position="10" bit-size="1" target="EMU" description="Clock Phase" />
	<register name="SPI2_CPOL"  parent="SPI2_CTL" bit-position="11" bit-size="1" target="EMU" description="Clock Polarity" />
	<register name="SPI2_MSTR"  parent="SPI2_CTL" bit-position="12" bit-size="1" target="EMU" description="Master Mode" />
	<register name="SPI2_WOM"   parent="SPI2_CTL" bit-position="13" bit-size="1" target="EMU" description="Write Open Drain Master" />
	<register name="SPI2_SPE"   parent="SPI2_CTL" bit-position="14" bit-size="1" target="EMU" description="SPI Enable" />

<register name="SPI2_FLG" group="SPI" mask="FFFF" description="SPI2 Flag Register" bit-size="16" read-address="0xFFC02404" write-address="0xFFC02404" type="IO" target="EMU" />
	<register name="SPI2_FLS1"  parent="SPI2_FLG" bit-position="1"  bit-size="1" target="EMU" description="Slave Select Enable 1" />
	<register name="SPI2_FLS2"  parent="SPI2_FLG" bit-position="2"  bit-size="1" target="EMU" description="Slave Select Enable 2" />
	<register name="SPI2_FLS3"  parent="SPI2_FLG" bit-position="3"  bit-size="1" target="EMU" description="Slave Select Enable 3" />
	<register name="SPI2_FLG1"  parent="SPI2_FLG" bit-position="9"  bit-size="1" target="EMU" description="Slave Select Value 1" />
	<register name="SPI2_FLG2"  parent="SPI2_FLG" bit-position="10" bit-size="1" target="EMU" description="Slave Select Value 2" />
	<register name="SPI2_FLG3"  parent="SPI2_FLG" bit-position="11" bit-size="1" target="EMU" description="Slave Select Value 3" />

<register name="SPI2_STAT" group="SPI" mask="FFFF" description="SPI2 Status Register" bit-size="16" read-address="0xFFC02408" write-address="0xFFC02408" type="IO" target="EMU" />
	<register name="SPI2_SPIF"  parent="SPI2_STAT" bit-position="0" bit-size="1" target="EMU" description="SPI Finished" />
	<register name="SPI2_MODF"  parent="SPI2_STAT" bit-position="1" bit-size="1" target="EMU" description="Mode Fault Error" />
	<register name="SPI2_TXE"   parent="SPI2_STAT" bit-position="2" bit-size="1" target="EMU" description="Transmission Error" />
	<register name="SPI2_TXS"   parent="SPI2_STAT" bit-position="3" bit-size="1" target="EMU" description="TDBR Data Buffer Status" />
	<register name="SPI2_RBSY"  parent="SPI2_STAT" bit-position="4" bit-size="1" target="EMU" description="Receive Error" />
	<register name="SPI2_RXS"   parent="SPI2_STAT" bit-position="5" bit-size="1" target="EMU" description="RDBR Data Buffer Status" />
	<register name="SPI2_TXCOL" parent="SPI2_STAT" bit-position="6" bit-size="1" target="EMU" description="Transmit Collision Error" />

<register name="SPI2_TDBR" group="SPI" mask="FFFF" description="SPI2 Transmit Data Buffer Register" bit-size="16" read-address="0xFFC0240C" write-address="0xFFC0240C" type="IO" target="EMU" />
<register name="SPI2_RDBR" group="SPI" mask="FFFF" description="SPI2 Receive Data Buffer Register" bit-size="16" read-address="0xFFC02410" write-address="0xFFC02410" type="IO" target="EMU" />

<register name="SPI2_BAUD" group="SPI" mask="FFFF" description="SPI2 Baud Rate Register" bit-size="16" read-address="0xFFC02414" write-address="0xFFC02414" type="IO" target="EMU" />
	<register name="SPI2_SPI_BAUD" parent="SPI2_BAUD" bit-position="0" bit-size="16" target="EMU" description="Baud Rate" />

<register name="SPI2_SHADOW" group="SPI" mask="FFFF" description="SPI2 Receive Data Buffer Shadow Register" bit-size="16" read-address="0xFFC02418" write-address="0xFFC02418" type="IO" target="EMU" />

<!-- Proc Periph HWR, chap 10, TWI Register Definitions -->

<register name="TWI0_CLKDIV"      group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00700" write-address="0xFFC00700" type="IO" target="EMU" description="Clock Divider Register" def-comment="Two Wire Interface Registers (TWI0)" />
<register name="TWI0_CONTROL"     group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00704" write-address="0xFFC00704" type="IO" target="EMU" description="TWI Control Register" />
<register name="TWI0_SLAVE_CTL"   group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00708" write-address="0xFFC00708" type="IO" target="EMU" description="TWI Slave Mode Control Register" />
<register name="TWI0_SLAVE_STAT"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC0070C" write-address="0xFFC0070C" type="IO" target="EMU" description="TWI Slave Mode Status Register" />
<register name="TWI0_SLAVE_ADDR"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00710" write-address="0xFFC00710" type="IO" target="EMU" description="TWI Slave Mode Address Register" />
<register name="TWI0_MASTER_CTL"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00714" write-address="0xFFC00714" type="IO" target="EMU" description="TWI Master Mode Control Register" />
<register name="TWI0_MASTER_STAT" group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00718" write-address="0xFFC00718" type="IO" target="EMU" description="TWI Master Mode Status Register" />
<register name="TWI0_MASTER_ADDR" group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC0071C" write-address="0xFFC0071C" type="IO" target="EMU" description="TWI Master Mode Address Register" />
<register name="TWI0_INT_STAT"    group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00720" write-address="0xFFC00720" type="IO" target="EMU" description="TWI Interrupt Status Register" />
<register name="TWI0_INT_MASK"    group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00724" write-address="0xFFC00724" type="IO" target="EMU" description="TWI Interrupt Mask Register" />
<register name="TWI0_FIFO_CTL"    group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00728" write-address="0xFFC00728" type="IO" target="EMU" description="TWI FIFO Control Register" />
<register name="TWI0_FIFO_STAT"   group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC0072C" write-address="0xFFC0072C" type="IO" target="EMU" description="TWI FIFO Status Register" />
<register name="TWI0_XMT_DATA8"   group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00780" write-address="0xFFC00780" type="IO" target="EMU" description="TWI FIFO Transmit Data Single Byte Register" />
<register name="TWI0_XMT_DATA16"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00784" write-address="0xFFC00784" type="IO" target="EMU" description="TWI FIFO Transmit Data Double Byte Register" />
<register name="TWI0_RCV_DATA8"   group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC00788" write-address="0xFFC00788" type="IO" target="EMU" description="TWI FIFO Receive Data Single Byte Register" />
<register name="TWI0_RCV_DATA16"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC0078C" write-address="0xFFC0078C" type="IO" target="EMU" description="TWI FIFO Receive Data Double Byte Register" />

<register name="TWI1_CLKDIV"      group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02200" write-address="0xFFC02200" type="IO" target="EMU" description="Clock Divider Register" def-comment="Two Wire Interface Registers (TWI1)" />
<register name="TWI1_CONTROL"     group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02204" write-address="0xFFC02204" type="IO" target="EMU" description="TWI Control Register" />
<register name="TWI1_SLAVE_CTL"   group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02208" write-address="0xFFC02208" type="IO" target="EMU" description="TWI Slave Mode Control Register" />
<register name="TWI1_SLAVE_STAT"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC0220C" write-address="0xFFC0220C" type="IO" target="EMU" description="TWI Slave Mode Status Register" />
<register name="TWI1_SLAVE_ADDR"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02210" write-address="0xFFC02210" type="IO" target="EMU" description="TWI Slave Mode Address Register" />
<register name="TWI1_MASTER_CTL"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02214" write-address="0xFFC02214" type="IO" target="EMU" description="TWI Master Mode Control Register" />
<register name="TWI1_MASTER_STAT" group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02218" write-address="0xFFC02218" type="IO" target="EMU" description="TWI Master Mode Status Register" />
<register name="TWI1_MASTER_ADDR" group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC0221C" write-address="0xFFC0221C" type="IO" target="EMU" description="TWI Master Mode Address Register" />
<register name="TWI1_INT_STAT"    group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02220" write-address="0xFFC02220" type="IO" target="EMU" description="TWI Interrupt Status Register" />
<register name="TWI1_INT_MASK"    group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02224" write-address="0xFFC02224" type="IO" target="EMU" description="TWI Interrupt Mask Register" />
<register name="TWI1_FIFO_CTL"    group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02228" write-address="0xFFC02228" type="IO" target="EMU" description="TWI FIFO Control Register" />
<register name="TWI1_FIFO_STAT"   group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC0222C" write-address="0xFFC0222C" type="IO" target="EMU" description="TWI FIFO Status Register" />
<register name="TWI1_XMT_DATA8"   group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02280" write-address="0xFFC02280" type="IO" target="EMU" description="TWI FIFO Transmit Data Single Byte Register" />
<register name="TWI1_XMT_DATA16"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02284" write-address="0xFFC02284" type="IO" target="EMU" description="TWI FIFO Transmit Data Double Byte Register" />
<register name="TWI1_RCV_DATA8"   group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC02288" write-address="0xFFC02288" type="IO" target="EMU" description="TWI FIFO Receive Data Single Byte Register" />
<register name="TWI1_RCV_DATA16"  group="TWI" mask="FFFF" bit-size="16" read-address="0xFFC0228C" write-address="0xFFC0228C" type="IO" target="EMU" description="TWI FIFO Receive Data Double Byte Register" />


<!-- Proc Periph HWR, chap 11, SPORT Register Definitions -->

<register name="SPORT0_TCR1" group="SPORT" mask="FFFF" description="SPORT0 Transmit Configuration 1 Register" bit-size="16" read-address="0xFFC00800" write-address="0xFFC00800" type="IO" target="EMU" def-comment="SPORT0 Registers" />
	<register name="SPORT0_TSPEN"  parent="SPORT0_TCR1" bit-position="0"  bit-size="1" target="EMU" description="Transmit Enable" />
	<register name="SPORT0_ITCLK"  parent="SPORT0_TCR1" bit-position="1"  bit-size="1" target="EMU" description="Internal Transmit Clock Select" />
	<register name="SPORT0_TDTYPE" parent="SPORT0_TCR1" bit-position="2"  bit-size="2" target="EMU" description="Data Formatting Type Select" />
	<register name="SPORT0_TLSBIT" parent="SPORT0_TCR1" bit-position="4"  bit-size="1" target="EMU" description="Transmit Bit Order" />
	<register name="SPORT0_ITFS"   parent="SPORT0_TCR1" bit-position="9"  bit-size="1" target="EMU" description="Internal Transmit Frame Sync Select" />
	<register name="SPORT0_TFSR"   parent="SPORT0_TCR1" bit-position="10" bit-size="1" target="EMU" description="Transmit Frame Sync Required Select" />
	<register name="SPORT0_DITFS"  parent="SPORT0_TCR1" bit-position="11" bit-size="1" target="EMU" description="Data-Independent Transmit Frame Sync Select" />
	<register name="SPORT0_LTFS"   parent="SPORT0_TCR1" bit-position="12" bit-size="1" target="EMU" description="Low Transmit Frame Sync Select" />
	<register name="SPORT0_LATFS"  parent="SPORT0_TCR1" bit-position="13" bit-size="1" target="EMU" description="Late Transmit Frame Sync" />
	<register name="SPORT0_TCKFE"  parent="SPORT0_TCR1" bit-position="14" bit-size="1" target="EMU" description="Clock Falling Edge Select" />

<register name="SPORT0_TCR2" group="SPORT" mask="FFFF" description="SPORT0 Transmit Configuration 2 Register" bit-size="16" read-address="0xFFC00804" write-address="0xFFC00804" type="IO" target="EMU" />
	<register name="SPORT0_SLEN_T" parent="SPORT0_TCR2" bit-position="0"  bit-size="5" target="EMU" description="SPORT Word Length" />
	<register name="SPORT0_TXSE"   parent="SPORT0_TCR2" bit-position="8"  bit-size="1" target="EMU" description="TxSEC Enable" />
	<register name="SPORT0_TSFSE"  parent="SPORT0_TCR2" bit-position="9"  bit-size="1" target="EMU" description="Transmit Stereo Frame Sync Enable" />
	<register name="SPORT0_TRFST"  parent="SPORT0_TCR2" bit-position="10" bit-size="1" target="EMU" description="Left/Right Order" />

<register name="SPORT0_TCLKDIV" group="SPORT" mask="FFFF" description="SPORT0 Transmit Serial Clock Divider Register" bit-size="16" read-address="0xFFC00808" write-address="0xFFC00808" type="IO" target="EMU" />
<register name="SPORT0_TFSDIV" group="SPORT" mask="FFFF" description="SPORT0 Transmit Frame Sync Divider Register" bit-size="16" read-address="0xFFC0080C" write-address="0xFFC0080C" type="IO" target="EMU" />
<register name="SPORT0_TX" group="SPORT" mask="FFFFFFFF" description="SPORT0 Transmit Data Register" bit-size="32" read-address="0xFFC00810" write-address="0xFFC00810" type="IO" target="EMU" />

<register name="SPORT0_RCR1" group="SPORT" mask="FFFF" description="SPORT0 Receive Configuration 1 Register" bit-size="16" read-address="0xFFC00820" write-address="0xFFC00820" type="IO" target="EMU" />
	<register name="SPORT0_RSPEN"  parent="SPORT0_RCR1" bit-position="0"  bit-size="1" target="EMU" description="Receive Enable" />
	<register name="SPORT0_IRCLK"  parent="SPORT0_RCR1" bit-position="1"  bit-size="1" target="EMU" description="Internal Receive Clock Select" />
	<register name="SPORT0_RDTYPE" parent="SPORT0_RCR1" bit-position="2"  bit-size="2" target="EMU" description="Data Formatting Type Select" />
	<register name="SPORT0_RLSBIT" parent="SPORT0_RCR1" bit-position="4"  bit-size="1" target="EMU" description="Receive Bit Order" />
	<register name="SPORT0_IRFS"   parent="SPORT0_RCR1" bit-position="9"  bit-size="1" target="EMU" description="Internal Receive Frame Sync Select" />
	<register name="SPORT0_RFSR"   parent="SPORT0_RCR1" bit-position="10" bit-size="1" target="EMU" description="Receive Frame Sync Required Select" />
	<register name="SPORT0_LRFS"   parent="SPORT0_RCR1" bit-position="12" bit-size="1" target="EMU" description="Low Receive Frame Sync Select" />
	<register name="SPORT0_LARFS"  parent="SPORT0_RCR1" bit-position="13" bit-size="1" target="EMU" description="Late Receive Frame Sync" />
	<register name="SPORT0_RCKFE"  parent="SPORT0_RCR1" bit-position="14" bit-size="1" target="EMU" description="Clock Falling Edge Select" />

<register name="SPORT0_RCR2" group="SPORT" mask="FFFF" description="SPORT0 Receive Configuration 2 Register" bit-size="16" read-address="0xFFC00824" write-address="0xFFC00824" type="IO" target="EMU" />
	<register name="SPORT0_SLEN_R" parent="SPORT0_RCR2" bit-position="0"  bit-size="5" target="EMU" description="SPORT Word Length" />
	<register name="SPORT0_RXSE"   parent="SPORT0_RCR2" bit-position="8"  bit-size="1" target="EMU" description="RxSEC Enable" />
	<register name="SPORT0_RSFSE"  parent="SPORT0_RCR2" bit-position="9"  bit-size="1" target="EMU" description="Receive Stereo Frame Sync Enable" />
	<register name="SPORT0_RRFST"  parent="SPORT0_RCR2" bit-position="10" bit-size="1" target="EMU" description="Left/Right Order" />

<register name="SPORT0_RCLKDIV" group="SPORT" mask="FFFF" description="SPORT0 Receive Serial Clock Divider Register" bit-size="16" read-address="0xFFC00828" write-address="0xFFC00828" type="IO" target="EMU" />
<register name="SPORT0_RFSDIV" group="SPORT" mask="FFFF" description="SPORT0 Receive Frame Sync Divider Register" bit-size="16" read-address="0xFFC0082C" write-address="0xFFC0082C" type="IO" target="EMU" />
<register name="SPORT0_RX" group="SPORT" mask="FFFFFFFF" description="SPORT0 Receive Data Register" bit-size="32" read-address="0xFFC00818" write-address="0xFFC00818" type="IO" target="EMU" />

<register name="SPORT0_STAT" group="SPORT" mask="FFFF" description="SPORT0 Status Register" bit-size="16" read-address="0xFFC00830" write-address="0xFFC00830" type="IO" target="EMU" />
	<register name="SPORT0_RXNE"   parent="SPORT0_STAT" bit-position="0" bit-size="1" target="EMU" description="Receive FIFO Not Empty Status" />
	<register name="SPORT0_RUVF"   parent="SPORT0_STAT" bit-position="1" bit-size="1" target="EMU" description="Sticky Receive Underflow Status" />
	<register name="SPORT0_ROVF"   parent="SPORT0_STAT" bit-position="2" bit-size="1" target="EMU" description="Sticky Receive Overflow Status" />
	<register name="SPORT0_TXF"    parent="SPORT0_STAT" bit-position="3" bit-size="1" target="EMU" description="Transmit FIFO Full Status" />
	<register name="SPORT0_TUVF"   parent="SPORT0_STAT" bit-position="4" bit-size="1" target="EMU" description="Sticky Transmit Underflow Status" />
	<register name="SPORT0_TOVF"   parent="SPORT0_STAT" bit-position="5" bit-size="1" target="EMU" description="Sticky Transmit Overflow Status" />
	<register name="SPORT0_TXHRE"  parent="SPORT0_STAT" bit-position="6" bit-size="1" target="EMU" description="Transmit Hold Register Empty" />

<register name="SPORT0_MCMC1" group="SPORT" mask="FFFF" description="SPORT0 Multi channel Configuration Register 1" bit-size="16" read-address="0xFFC00838" write-address="0xFFC00838" type="IO" target="EMU" />
<register name="SPORT0_MCMC2" group="SPORT" mask="FFFF" description="SPORT0 Multi channel Configuration Register 2" bit-size="16" read-address="0xFFC0083C" write-address="0xFFC0083C" type="IO" target="EMU" />
<register name="SPORT0_CHNL" group="SPORT" mask="FFFF" description="SPORT0 Current Channel Register" bit-size="16" read-address="0xFFC00834" write-address="0xFFC00834" type="IO" target="EMU" />
<register name="SPORT0_MRCS0" group="SPORT" mask="FFFFFFFF" description="SPORT0 Multi channel Receive Select Register 0" bit-size="32" read-address="0xFFC00850" write-address="0xFFC00850" type="IO" target="EMU" />
<register name="SPORT0_MRCS1" group="SPORT" mask="FFFFFFFF" description="SPORT0 Multi channel Receive Select Register 1" bit-size="32" read-address="0xFFC00854" write-address="0xFFC00854" type="IO" target="EMU" />
<register name="SPORT0_MRCS2" group="SPORT" mask="FFFFFFFF" description="SPORT0 Multi channel Receive Select Register 2" bit-size="32" read-address="0xFFC00858" write-address="0xFFC00858" type="IO" target="EMU" />
<register name="SPORT0_MRCS3" group="SPORT" mask="FFFFFFFF" description="SPORT0 Multi channel Receive Select Register 3" bit-size="32" read-address="0xFFC0085C" write-address="0xFFC0085C" type="IO" target="EMU" />
<register name="SPORT0_MTCS0" group="SPORT" mask="FFFFFFFF" description="SPORT0 Multi channel Transmit Select Register 0" bit-size="32" read-address="0xFFC00840" write-address="0xFFC00840" type="IO" target="EMU" />
<register name="SPORT0_MTCS1" group="SPORT" mask="FFFFFFFF" description="SPORT0 Multi channel Transmit Select Register 1" bit-size="32" read-address="0xFFC00844" write-address="0xFFC00844" type="IO" target="EMU" />
<register name="SPORT0_MTCS2" group="SPORT" mask="FFFFFFFF" description="SPORT0 Multi channel Transmit Select Register 2" bit-size="32" read-address="0xFFC00848" write-address="0xFFC00848" type="IO" target="EMU" />
<register name="SPORT0_MTCS3" group="SPORT" mask="FFFFFFFF" description="SPORT0 Multi channel Transmit Select Register 3" bit-size="32" read-address="0xFFC0084C" write-address="0xFFC0084C" type="IO" target="EMU" />

<register name="SPORT1_TCR1" group="SPORT" mask="FFFF" description="SPORT1 Transmit Configuration 1 Register" bit-size="16" read-address="0xFFC00900" write-address="0xFFC00900" type="IO" target="EMU" def-comment="SPORT1 Registers" />
	<register name="SPORT1_TSPEN"  parent="SPORT1_TCR1" bit-position="0"  bit-size="1" target="EMU" description="Transmit Enable" />
	<register name="SPORT1_ITCLK"  parent="SPORT1_TCR1" bit-position="1"  bit-size="1" target="EMU" description="Internal Transmit Clock Select" />
	<register name="SPORT1_TDTYPE" parent="SPORT1_TCR1" bit-position="2"  bit-size="2" target="EMU" description="Data Formatting Type Select" />
	<register name="SPORT1_TLSBIT" parent="SPORT1_TCR1" bit-position="4"  bit-size="1" target="EMU" description="Transmit Bit Order" />
	<register name="SPORT1_ITFS"   parent="SPORT1_TCR1" bit-position="9"  bit-size="1" target="EMU" description="Internal Transmit Frame Sync Select" />
	<register name="SPORT1_TFSR"   parent="SPORT1_TCR1" bit-position="10" bit-size="1" target="EMU" description="Transmit Frame Sync Required Select" />
	<register name="SPORT1_DITFS"  parent="SPORT1_TCR1" bit-position="11" bit-size="1" target="EMU" description="Data-Independent Transmit Frame Sync Select" />
	<register name="SPORT1_LTFS"   parent="SPORT1_TCR1" bit-position="12" bit-size="1" target="EMU" description="Low Transmit Frame Sync Select" />
	<register name="SPORT1_LATFS"  parent="SPORT1_TCR1" bit-position="13" bit-size="1" target="EMU" description="Late Transmit Frame Sync" />
	<register name="SPORT1_TCKFE"  parent="SPORT1_TCR1" bit-position="14" bit-size="1" target="EMU" description="Clock Falling Edge Select" />

<register name="SPORT1_TCR2" group="SPORT" mask="FFFF" description="SPORT1 Transmit Configuration 2 Register" bit-size="16" read-address="0xFFC00904" write-address="0xFFC00904" type="IO" target="EMU" />
	<register name="SPORT1_SLEN_T" parent="SPORT1_TCR2" bit-position="0"  bit-size="5" target="EMU" description="SPORT Word Length" />
	<register name="SPORT1_TXSE"   parent="SPORT1_TCR2" bit-position="8"  bit-size="1" target="EMU" description="TxSEC Enable" />
	<register name="SPORT1_TSFSE"  parent="SPORT1_TCR2" bit-position="9"  bit-size="1" target="EMU" description="Transmit Stereo Frame Sync Enable" />
	<register name="SPORT1_TRFST"  parent="SPORT1_TCR2" bit-position="10" bit-size="1" target="EMU" description="Left/Right Order" />

<register name="SPORT1_TCLKDIV" group="SPORT" mask="FFFF" description="SPORT1 Transmit Serial Clock Divider Register" bit-size="16" read-address="0xFFC00908" write-address="0xFFC00908" type="IO" target="EMU" />
<register name="SPORT1_TFSDIV" group="SPORT" mask="FFFF" description="SPORT1 Transmit Frame Sync Divider Register" bit-size="16" read-address="0xFFC0090C" write-address="0xFFC0090C" type="IO" target="EMU" />
<register name="SPORT1_TX" group="SPORT" mask="FFFFFFFF" description="SPORT1 Transmit Data Register" bit-size="32" read-address="0xFFC00910" write-address="0xFFC00910" type="IO" target="EMU" />
<register name="SPORT1_RCR1" group="SPORT" mask="FFFF" description="SPORT1 Receive Configuration 1 Register" bit-size="16" read-address="0xFFC00920" write-address="0xFFC00920" type="IO" target="EMU" />
	<register name="SPORT1_RSPEN"  parent="SPORT1_RCR1" bit-position="0"  bit-size="1" target="EMU" description="Receive Enable" />
	<register name="SPORT1_IRCLK"  parent="SPORT1_RCR1" bit-position="1"  bit-size="1" target="EMU" description="Internal Receive Clock Select" />
	<register name="SPORT1_RDTYPE" parent="SPORT1_RCR1" bit-position="2"  bit-size="2" target="EMU" description="Data Formatting Type Select" />
	<register name="SPORT1_RLSBIT" parent="SPORT1_RCR1" bit-position="4"  bit-size="1" target="EMU" description="Receive Bit Order" />
	<register name="SPORT1_IRFS"   parent="SPORT1_RCR1" bit-position="9"  bit-size="1" target="EMU" description="Internal Receive Frame Sync Select" />
	<register name="SPORT1_RFSR"   parent="SPORT1_RCR1" bit-position="10" bit-size="1" target="EMU" description="Receive Frame Sync Required Select" />
	<register name="SPORT1_LRFS"   parent="SPORT1_RCR1" bit-position="12" bit-size="1" target="EMU" description="Low Receive Frame Sync Select" />
	<register name="SPORT1_LARFS"  parent="SPORT1_RCR1" bit-position="13" bit-size="1" target="EMU" description="Late Receive Frame Sync" />
	<register name="SPORT1_RCKFE"  parent="SPORT1_RCR1" bit-position="14" bit-size="1" target="EMU" description="Clock Falling Edge Select" />

<register name="SPORT1_RCR2" group="SPORT" mask="FFFF" description="SPORT1 Receive Configuration 2 Register" bit-size="16" read-address="0xFFC00924" write-address="0xFFC00924" type="IO" target="EMU" />
	<register name="SPORT1_SLEN_R" parent="SPORT1_RCR2" bit-position="0"  bit-size="5" target="EMU" description="SPORT Word Length" />
	<register name="SPORT1_RXSE"   parent="SPORT1_RCR2" bit-position="8"  bit-size="1" target="EMU" description="RxSEC Enable" />
	<register name="SPORT1_RSFSE"  parent="SPORT1_RCR2" bit-position="9"  bit-size="1" target="EMU" description="Receive Stereo Frame Sync Enable" />
	<register name="SPORT1_RRFST"  parent="SPORT1_RCR2" bit-position="10" bit-size="1" target="EMU" description="Left/Right Order" />

<register name="SPORT1_RCLKDIV" group="SPORT" mask="FFFF" description="SPORT1 Receive Serial Clock Divider Register" bit-size="16" read-address="0xFFC00928" write-address="0xFFC00928" type="IO" target="EMU" />
<register name="SPORT1_RFSDIV" group="SPORT" mask="FFFF" description="SPORT1 Receive Frame Sync Divider Register" bit-size="16" read-address="0xFFC0092C" write-address="0xFFC0092C" type="IO" target="EMU" />
<register name="SPORT1_RX" group="SPORT" mask="FFFFFFFF" description="SPORT1 Receive Data Register" bit-size="32" read-address="0xFFC00918" write-address="0xFFC00918" type="IO" target="EMU" />

<register name="SPORT1_STAT" group="SPORT" mask="FFFF" description="SPORT1 Status Register" bit-size="16" read-address="0xFFC00930" write-address="0xFFC00930" type="IO" target="EMU" />
	<register name="SPORT1_RXNE"   parent="SPORT1_STAT" bit-position="0" bit-size="1" target="EMU" description="Receive FIFO Not Empty Status" />
	<register name="SPORT1_RUVF"   parent="SPORT1_STAT" bit-position="1" bit-size="1" target="EMU" description="Sticky Receive Underflow Status" />
	<register name="SPORT1_ROVF"   parent="SPORT1_STAT" bit-position="2" bit-size="1" target="EMU" description="Sticky Receive Overflow Status" />
	<register name="SPORT1_TXF"    parent="SPORT1_STAT" bit-position="3" bit-size="1" target="EMU" description="Transmit FIFO Full Status" />
	<register name="SPORT1_TUVF"   parent="SPORT1_STAT" bit-position="4" bit-size="1" target="EMU" description="Sticky Transmit Underflow Status" />
	<register name="SPORT1_TOVF"   parent="SPORT1_STAT" bit-position="5" bit-size="1" target="EMU" description="Sticky Transmit Overflow Status" />
	<register name="SPORT1_TXHRE"  parent="SPORT1_STAT" bit-position="6" bit-size="1" target="EMU" description="Transmit Hold Register Empty" />

<register name="SPORT1_MCMC1" group="SPORT" mask="FFFF" description="SPORT1 Multi channel Configuration Register 1" bit-size="16" read-address="0xFFC00938" write-address="0xFFC00938" type="IO" target="EMU" />
<register name="SPORT1_MCMC2" group="SPORT" mask="FFFF" description="SPORT1 Multi channel Configuration Register 2" bit-size="16" read-address="0xFFC0093C" write-address="0xFFC0093C" type="IO" target="EMU" />
<register name="SPORT1_CHNL" group="SPORT" mask="FFFF" description="SPORT1 Current Channel Register" bit-size="16" read-address="0xFFC00934" write-address="0xFFC00934" type="IO" target="EMU" />
<register name="SPORT1_MRCS0" group="SPORT" mask="FFFFFFFF" description="SPORT1 Multi channel Receive Select Register 0" bit-size="32" read-address="0xFFC00950" write-address="0xFFC00950" type="IO" target="EMU" />
<register name="SPORT1_MRCS1" group="SPORT" mask="FFFFFFFF" description="SPORT1 Multi channel Receive Select Register 1" bit-size="32" read-address="0xFFC00954" write-address="0xFFC00954" type="IO" target="EMU" />
<register name="SPORT1_MRCS2" group="SPORT" mask="FFFFFFFF" description="SPORT1 Multi channel Receive Select Register 2" bit-size="32" read-address="0xFFC00958" write-address="0xFFC00958" type="IO" target="EMU" />
<register name="SPORT1_MRCS3" group="SPORT" mask="FFFFFFFF" description="SPORT1 Multi channel Receive Select Register 3" bit-size="32" read-address="0xFFC0095C" write-address="0xFFC0095C" type="IO" target="EMU" />
<register name="SPORT1_MTCS0" group="SPORT" mask="FFFFFFFF" description="SPORT1 Multi channel Transmit Select Register 0" bit-size="32" read-address="0xFFC00940" write-address="0xFFC00940" type="IO" target="EMU" />
<register name="SPORT1_MTCS1" group="SPORT" mask="FFFFFFFF" description="SPORT1 Multi channel Transmit Select Register 1" bit-size="32" read-address="0xFFC00944" write-address="0xFFC00944" type="IO" target="EMU" />
<register name="SPORT1_MTCS2" group="SPORT" mask="FFFFFFFF" description="SPORT1 Multi channel Transmit Select Register 2" bit-size="32" read-address="0xFFC00948" write-address="0xFFC00948" type="IO" target="EMU" />
<register name="SPORT1_MTCS3" group="SPORT" mask="FFFFFFFF" description="SPORT1 Multi channel Transmit Select Register 3" bit-size="32" read-address="0xFFC0094C" write-address="0xFFC0094C" type="IO" target="EMU" />

<register name="SPORT2_TCR1" group="SPORT" mask="FFFF" description="SPORT2 Transmit Configuration 1 Register" bit-size="16" read-address="0xFFC02500" write-address="0xFFC02500" type="IO" target="EMU" def-comment="SPORT2 Registers" />
	<register name="SPORT2_TSPEN"  parent="SPORT2_TCR1" bit-position="0"  bit-size="1" target="EMU" description="Transmit Enable" />
	<register name="SPORT2_ITCLK"  parent="SPORT2_TCR1" bit-position="1"  bit-size="1" target="EMU" description="Internal Transmit Clock Select" />
	<register name="SPORT2_TDTYPE" parent="SPORT2_TCR1" bit-position="2"  bit-size="2" target="EMU" description="Data Formatting Type Select" />
	<register name="SPORT2_TLSBIT" parent="SPORT2_TCR1" bit-position="4"  bit-size="1" target="EMU" description="Transmit Bit Order" />
	<register name="SPORT2_ITFS"   parent="SPORT2_TCR1" bit-position="9"  bit-size="1" target="EMU" description="Internal Transmit Frame Sync Select" />
	<register name="SPORT2_TFSR"   parent="SPORT2_TCR1" bit-position="10" bit-size="1" target="EMU" description="Transmit Frame Sync Required Select" />
	<register name="SPORT2_DITFS"  parent="SPORT2_TCR1" bit-position="11" bit-size="1" target="EMU" description="Data-Independent Transmit Frame Sync Select" />
	<register name="SPORT2_LTFS"   parent="SPORT2_TCR1" bit-position="12" bit-size="1" target="EMU" description="Low Transmit Frame Sync Select" />
	<register name="SPORT2_LATFS"  parent="SPORT2_TCR1" bit-position="13" bit-size="1" target="EMU" description="Late Transmit Frame Sync" />
	<register name="SPORT2_TCKFE"  parent="SPORT2_TCR1" bit-position="14" bit-size="1" target="EMU" description="Clock Falling Edge Select" />

<register name="SPORT2_TCR2" group="SPORT" mask="FFFF" description="SPORT2 Transmit Configuration 2 Register" bit-size="16" read-address="0xFFC02504" write-address="0xFFC02504" type="IO" target="EMU" />
	<register name="SPORT2_SLEN_T" parent="SPORT2_TCR2" bit-position="0"  bit-size="5" target="EMU" description="SPORT Word Length" />
	<register name="SPORT2_TXSE"   parent="SPORT2_TCR2" bit-position="8"  bit-size="1" target="EMU" description="TxSEC Enable" />
	<register name="SPORT2_TSFSE"  parent="SPORT2_TCR2" bit-position="9"  bit-size="1" target="EMU" description="Transmit Stereo Frame Sync Enable" />
	<register name="SPORT2_TRFST"  parent="SPORT2_TCR2" bit-position="10" bit-size="1" target="EMU" description="Left/Right Order" />

<register name="SPORT2_TCLKDIV" group="SPORT" mask="FFFF" description="SPORT2 Transmit Serial Clock Divider Register" bit-size="16" read-address="0xFFC02508" write-address="0xFFC02508" type="IO" target="EMU" />
<register name="SPORT2_TFSDIV" group="SPORT" mask="FFFF" description="SPORT2 Transmit Frame Sync Divider Register" bit-size="16" read-address="0xFFC0250C" write-address="0xFFC0250C" type="IO" target="EMU" />
<register name="SPORT2_TX" group="SPORT" mask="FFFFFFFF" description="SPORT2 Transmit Data Register" bit-size="32" read-address="0xFFC02510" write-address="0xFFC02510" type="IO" target="EMU" />

<register name="SPORT2_RCR1" group="SPORT" mask="FFFF" description="SPORT2 Receive Configuration 1 Register" bit-size="16" read-address="0xFFC02520" write-address="0xFFC02520" type="IO" target="EMU" />
	<register name="SPORT2_RSPEN"  parent="SPORT2_RCR1" bit-position="0"  bit-size="1" target="EMU" description="Receive Enable" />
	<register name="SPORT2_IRCLK"  parent="SPORT2_RCR1" bit-position="1"  bit-size="1" target="EMU" description="Internal Receive Clock Select" />
	<register name="SPORT2_RDTYPE" parent="SPORT2_RCR1" bit-position="2"  bit-size="2" target="EMU" description="Data Formatting Type Select" />
	<register name="SPORT2_RLSBIT" parent="SPORT2_RCR1" bit-position="4"  bit-size="1" target="EMU" description="Receive Bit Order" />
	<register name="SPORT2_IRFS"   parent="SPORT2_RCR1" bit-position="9"  bit-size="1" target="EMU" description="Internal Receive Frame Sync Select" />
	<register name="SPORT2_RFSR"   parent="SPORT2_RCR1" bit-position="10" bit-size="1" target="EMU" description="Receive Frame Sync Required Select" />
	<register name="SPORT2_LRFS"   parent="SPORT2_RCR1" bit-position="12" bit-size="1" target="EMU" description="Low Receive Frame Sync Select" />
	<register name="SPORT2_LARFS"  parent="SPORT2_RCR1" bit-position="13" bit-size="1" target="EMU" description="Late Receive Frame Sync" />
	<register name="SPORT2_RCKFE"  parent="SPORT2_RCR1" bit-position="14" bit-size="1" target="EMU" description="Clock Falling Edge Select" />

<register name="SPORT2_RCR2" group="SPORT" mask="FFFF" description="SPORT2 Receive Configuration 2 Register" bit-size="16" read-address="0xFFC02524" write-address="0xFFC02524" type="IO" target="EMU" />
	<register name="SPORT2_SLEN_R" parent="SPORT2_RCR2" bit-position="0"  bit-size="5" target="EMU" description="SPORT Word Length" />
	<register name="SPORT2_RXSE"   parent="SPORT2_RCR2" bit-position="8"  bit-size="1" target="EMU" description="RxSEC Enable" />
	<register name="SPORT2_RSFSE"  parent="SPORT2_RCR2" bit-position="9"  bit-size="1" target="EMU" description="Receive Stereo Frame Sync Enable" />
	<register name="SPORT2_RRFST"  parent="SPORT2_RCR2" bit-position="10" bit-size="1" target="EMU" description="Left/Right Order" />

<register name="SPORT2_RCLKDIV" group="SPORT" mask="FFFF" description="SPORT2 Receive Serial Clock Divider Register" bit-size="16" read-address="0xFFC02528" write-address="0xFFC02528" type="IO" target="EMU" />
<register name="SPORT2_RFSDIV" group="SPORT" mask="FFFF" description="SPORT2 Receive Frame Sync Divider Register" bit-size="16" read-address="0xFFC0252C" write-address="0xFFC0252C" type="IO" target="EMU" />
<register name="SPORT2_RX" group="SPORT" mask="FFFFFFFF" description="SPORT2 Receive Data Register" bit-size="32" read-address="0xFFC02518" write-address="0xFFC02518" type="IO" target="EMU" />

<register name="SPORT2_STAT" group="SPORT" mask="FFFF" description="SPORT2 Status Register" bit-size="16" read-address="0xFFC02530" write-address="0xFFC02530" type="IO" target="EMU" />
	<register name="SPORT2_RXNE"   parent="SPORT2_STAT" bit-position="0" bit-size="1" target="EMU" description="Receive FIFO Not Empty Status" />
	<register name="SPORT2_RUVF"   parent="SPORT2_STAT" bit-position="1" bit-size="1" target="EMU" description="Sticky Receive Underflow Status" />
	<register name="SPORT2_ROVF"   parent="SPORT2_STAT" bit-position="2" bit-size="1" target="EMU" description="Sticky Receive Overflow Status" />
	<register name="SPORT2_TXF"    parent="SPORT2_STAT" bit-position="3" bit-size="1" target="EMU" description="Transmit FIFO Full Status" />
	<register name="SPORT2_TUVF"   parent="SPORT2_STAT" bit-position="4" bit-size="1" target="EMU" description="Sticky Transmit Underflow Status" />
	<register name="SPORT2_TOVF"   parent="SPORT2_STAT" bit-position="5" bit-size="1" target="EMU" description="Sticky Transmit Overflow Status" />
	<register name="SPORT2_TXHRE"  parent="SPORT2_STAT" bit-position="6" bit-size="1" target="EMU" description="Transmit Hold Register Empty" />

<register name="SPORT2_MCMC1" group="SPORT" mask="FFFF" description="SPORT2 Multi channel Configuration Register 1" bit-size="16" read-address="0xFFC02538" write-address="0xFFC02538" type="IO" target="EMU" />
<register name="SPORT2_MCMC2" group="SPORT" mask="FFFF" description="SPORT2 Multi channel Configuration Register 2" bit-size="16" read-address="0xFFC0253C" write-address="0xFFC0253C" type="IO" target="EMU" />
<register name="SPORT2_CHNL" group="SPORT" mask="FFFF" description="SPORT2 Current Channel Register" bit-size="16" read-address="0xFFC02534" write-address="0xFFC02534" type="IO" target="EMU" />
<register name="SPORT2_MRCS0" group="SPORT" mask="FFFFFFFF" description="SPORT2 Multi channel Receive Select Register 0" bit-size="32" read-address="0xFFC02550" write-address="0xFFC02550" type="IO" target="EMU" />
<register name="SPORT2_MRCS1" group="SPORT" mask="FFFFFFFF" description="SPORT2 Multi channel Receive Select Register 1" bit-size="32" read-address="0xFFC02554" write-address="0xFFC02554" type="IO" target="EMU" />
<register name="SPORT2_MRCS2" group="SPORT" mask="FFFFFFFF" description="SPORT2 Multi channel Receive Select Register 2" bit-size="32" read-address="0xFFC02558" write-address="0xFFC02558" type="IO" target="EMU" />
<register name="SPORT2_MRCS3" group="SPORT" mask="FFFFFFFF" description="SPORT2 Multi channel Receive Select Register 3" bit-size="32" read-address="0xFFC0255C" write-address="0xFFC0255C" type="IO" target="EMU" />
<register name="SPORT2_MTCS0" group="SPORT" mask="FFFFFFFF" description="SPORT2 Multi channel Transmit Select Register 0" bit-size="32" read-address="0xFFC02540" write-address="0xFFC02540" type="IO" target="EMU" />
<register name="SPORT2_MTCS1" group="SPORT" mask="FFFFFFFF" description="SPORT2 Multi channel Transmit Select Register 1" bit-size="32" read-address="0xFFC02544" write-address="0xFFC02544" type="IO" target="EMU" />
<register name="SPORT2_MTCS2" group="SPORT" mask="FFFFFFFF" description="SPORT2 Multi channel Transmit Select Register 2" bit-size="32" read-address="0xFFC02548" write-address="0xFFC02548" type="IO" target="EMU" />
<register name="SPORT2_MTCS3" group="SPORT" mask="FFFFFFFF" description="SPORT2 Multi channel Transmit Select Register 3" bit-size="32" read-address="0xFFC0254C" write-address="0xFFC0254C" type="IO" target="EMU" />


<!-- Proc Periph HWR, chap  11, SPORT Register Definitions (SPORT3) -->

<register name="SPORT3_TCR1" group="SPORT" mask="FFFF" description="SPORT3 Transmit Configuration 1 Register" bit-size="16" read-address="0xFFC02600" write-address="0xFFC02600" type="IO" target="EMU" def-comment="SPORT3 Registers" />

	<register name="SPORT3_TSPEN"  parent="SPORT3_TCR1" bit-position="0"  bit-size="1" target="EMU" description="Transmit Enable" />
	<register name="SPORT3_ITCLK"  parent="SPORT3_TCR1" bit-position="1"  bit-size="1" target="EMU" description="Internal Transmit Clock Select" />
	<register name="SPORT3_TDTYPE" parent="SPORT3_TCR1" bit-position="2"  bit-size="2" target="EMU" description="Data Formatting Type Select" />
	<register name="SPORT3_TLSBIT" parent="SPORT3_TCR1" bit-position="4"  bit-size="1" target="EMU" description="Transmit Bit Order" />
	<register name="SPORT3_ITFS"   parent="SPORT3_TCR1" bit-position="9"  bit-size="1" target="EMU" description="Internal Transmit Frame Sync Select" />
	<register name="SPORT3_TFSR"   parent="SPORT3_TCR1" bit-position="10" bit-size="1" target="EMU" description="Transmit Frame Sync Required Select" />
	<register name="SPORT3_DITFS"  parent="SPORT3_TCR1" bit-position="11" bit-size="1" target="EMU" description="Data-Independent Transmit Frame Sync Select" />
	<register name="SPORT3_LTFS"   parent="SPORT3_TCR1" bit-position="12" bit-size="1" target="EMU" description="Low Transmit Frame Sync Select" />
	<register name="SPORT3_LATFS"  parent="SPORT3_TCR1" bit-position="13" bit-size="1" target="EMU" description="Late Transmit Frame Sync" />
	<register name="SPORT3_TCKFE"  parent="SPORT3_TCR1" bit-position="14" bit-size="1" target="EMU" description="Clock Falling Edge Select" />

<register name="SPORT3_TCR2" group="SPORT" mask="FFFF" description="SPORT3 Transmit Configuration 2 Register" bit-size="16" read-address="0xFFC02604" write-address="0xFFC02604" type="IO" target="EMU" />
	<register name="SPORT3_SLEN_T" parent="SPORT3_TCR2" bit-position="0"  bit-size="5" target="EMU" description="SPORT Word Length" />
	<register name="SPORT3_TXSE"   parent="SPORT3_TCR2" bit-position="8"  bit-size="1" target="EMU" description="TxSEC Enable" />
	<register name="SPORT3_TSFSE"  parent="SPORT3_TCR2" bit-position="9"  bit-size="1" target="EMU" description="Transmit Stereo Frame Sync Enable" />
	<register name="SPORT3_TRFST"  parent="SPORT3_TCR2" bit-position="10" bit-size="1" target="EMU" description="Left/Right Order" />

<register name="SPORT3_TCLKDIV" group="SPORT" mask="FFFF" description="SPORT3 Transmit Serial Clock Divider Register" bit-size="16" read-address="0xFFC02608" write-address="0xFFC02608" type="IO" target="EMU" />
<register name="SPORT3_TFSDIV" group="SPORT" mask="FFFF" description="SPORT3 Transmit Frame Sync Divider Register" bit-size="16" read-address="0xFFC0260C" write-address="0xFFC0260C" type="IO" target="EMU" />
<register name="SPORT3_TX" group="SPORT" mask="FFFFFFFF" description="SPORT3 Transmit Data Register" bit-size="32" read-address="0xFFC02610" write-address="0xFFC02610" type="IO" target="EMU" />

<register name="SPORT3_RCR1" group="SPORT" mask="FFFF" description="SPORT3 Receive Configuration 1 Register" bit-size="16" read-address="0xFFC02620" write-address="0xFFC02620" type="IO" target="EMU" />
	<register name="SPORT3_RSPEN"  parent="SPORT3_RCR1" bit-position="0"  bit-size="1" target="EMU" description="Receive Enable" />
	<register name="SPORT3_IRCLK"  parent="SPORT3_RCR1" bit-position="1"  bit-size="1" target="EMU" description="Internal Receive Clock Select" />
	<register name="SPORT3_RDTYPE" parent="SPORT3_RCR1" bit-position="2"  bit-size="2" target="EMU" description="Data Formatting Type Select" />
	<register name="SPORT3_RLSBIT" parent="SPORT3_RCR1" bit-position="4"  bit-size="1" target="EMU" description="Receive Bit Order" />
	<register name="SPORT3_IRFS"   parent="SPORT3_RCR1" bit-position="9"  bit-size="1" target="EMU" description="Internal Receive Frame Sync Select" />
	<register name="SPORT3_RFSR"   parent="SPORT3_RCR1" bit-position="10" bit-size="1" target="EMU" description="Receive Frame Sync Required Select" />
	<register name="SPORT3_LRFS"   parent="SPORT3_RCR1" bit-position="12" bit-size="1" target="EMU" description="Low Receive Frame Sync Select" />
	<register name="SPORT3_LARFS"  parent="SPORT3_RCR1" bit-position="13" bit-size="1" target="EMU" description="Late Receive Frame Sync" />
	<register name="SPORT3_RCKFE"  parent="SPORT3_RCR1" bit-position="14" bit-size="1" target="EMU" description="Clock Falling Edge Select" />

<register name="SPORT3_RCR2" group="SPORT" mask="FFFF" description="SPORT3 Receive Configuration 2 Register" bit-size="16" read-address="0xFFC02624" write-address="0xFFC02624" type="IO" target="EMU" />
	<register name="SPORT3_SLEN_R" parent="SPORT3_RCR2" bit-position="0"  bit-size="5" target="EMU" description="SPORT Word Length" />
	<register name="SPORT3_RXSE"   parent="SPORT3_RCR2" bit-position="8"  bit-size="1" target="EMU" description="RxSEC Enable" />
	<register name="SPORT3_RSFSE"  parent="SPORT3_RCR2" bit-position="9"  bit-size="1" target="EMU" description="Receive Stereo Frame Sync Enable" />
	<register name="SPORT3_RRFST"  parent="SPORT3_RCR2" bit-position="10" bit-size="1" target="EMU" description="Left/Right Order" />

<register name="SPORT3_RCLKDIV" group="SPORT" mask="FFFF" description="SPORT3 Receive Serial Clock Divider Register" bit-size="16" read-address="0xFFC02628" write-address="0xFFC02628" type="IO" target="EMU" />
<register name="SPORT3_RFSDIV" group="SPORT" mask="FFFF" description="SPORT3 Receive Frame Sync Divider Register" bit-size="16" read-address="0xFFC0262C" write-address="0xFFC0262C" type="IO" target="EMU" />
<register name="SPORT3_RX" group="SPORT" mask="FFFFFFFF" description="SPORT3 Receive Data Register" bit-size="32" read-address="0xFFC02618" write-address="0xFFC02618" type="IO" target="EMU" />

<register name="SPORT3_STAT" group="SPORT" mask="FFFF" description="SPORT3 Status Register" bit-size="16" read-address="0xFFC02630" write-address="0xFFC02630" type="IO" target="EMU" />
	<register name="SPORT3_RXNE"   parent="SPORT3_STAT" bit-position="0" bit-size="1" target="EMU" description="Receive FIFO Not Empty Status" />
	<register name="SPORT3_RUVF"   parent="SPORT3_STAT" bit-position="1" bit-size="1" target="EMU" description="Sticky Receive Underflow Status" />
	<register name="SPORT3_ROVF"   parent="SPORT3_STAT" bit-position="2" bit-size="1" target="EMU" description="Sticky Receive Overflow Status" />
	<register name="SPORT3_TXF"    parent="SPORT3_STAT" bit-position="3" bit-size="1" target="EMU" description="Transmit FIFO Full Status" />
	<register name="SPORT3_TUVF"   parent="SPORT3_STAT" bit-position="4" bit-size="1" target="EMU" description="Sticky Transmit Underflow Status" />
	<register name="SPORT3_TOVF"   parent="SPORT3_STAT" bit-position="5" bit-size="1" target="EMU" description="Sticky Transmit Overflow Status" />
	<register name="SPORT3_TXHRE"  parent="SPORT3_STAT" bit-position="6" bit-size="1" target="EMU" description="Transmit Hold Register Empty" />

<register name="SPORT3_MCMC1" group="SPORT" mask="FFFF" description="SPORT3 Multi channel Configuration Register 1" bit-size="16" read-address="0xFFC02638" write-address="0xFFC02638" type="IO" target="EMU" />
<register name="SPORT3_MCMC2" group="SPORT" mask="FFFF" description="SPORT3 Multi channel Configuration Register 2" bit-size="16" read-address="0xFFC0263C" write-address="0xFFC0263C" type="IO" target="EMU" />
<register name="SPORT3_CHNL" group="SPORT" mask="FFFF" description="SPORT3 Current Channel Register" bit-size="16" read-address="0xFFC02634" write-address="0xFFC02634" type="IO" target="EMU" />
<register name="SPORT3_MRCS0" group="SPORT" mask="FFFFFFFF" description="SPORT3 Multi channel Receive Select Register 0" bit-size="32" read-address="0xFFC02650" write-address="0xFFC02650" type="IO" target="EMU" />
<register name="SPORT3_MRCS1" group="SPORT" mask="FFFFFFFF" description="SPORT3 Multi channel Receive Select Register 1" bit-size="32" read-address="0xFFC02654" write-address="0xFFC02654" type="IO" target="EMU" />
<register name="SPORT3_MRCS2" group="SPORT" mask="FFFFFFFF" description="SPORT3 Multi channel Receive Select Register 2" bit-size="32" read-address="0xFFC02658" write-address="0xFFC02658" type="IO" target="EMU" />
<register name="SPORT3_MRCS3" group="SPORT" mask="FFFFFFFF" description="SPORT3 Multi channel Receive Select Register 3" bit-size="32" read-address="0xFFC0265C" write-address="0xFFC0265C" type="IO" target="EMU" />
<register name="SPORT3_MTCS0" group="SPORT" mask="FFFFFFFF" description="SPORT3 Multi channel Transmit Select Register 0" bit-size="32" read-address="0xFFC02640" write-address="0xFFC02640" type="IO" target="EMU" />
<register name="SPORT3_MTCS1" group="SPORT" mask="FFFFFFFF" description="SPORT3 Multi channel Transmit Select Register 1" bit-size="32" read-address="0xFFC02644" write-address="0xFFC02644" type="IO" target="EMU" />
<register name="SPORT3_MTCS2" group="SPORT" mask="FFFFFFFF" description="SPORT3 Multi channel Transmit Select Register 2" bit-size="32" read-address="0xFFC02648" write-address="0xFFC02648" type="IO" target="EMU" />
<register name="SPORT3_MTCS3" group="SPORT" mask="FFFFFFFF" description="SPORT3 Multi channel Transmit Select Register 3" bit-size="32" read-address="0xFFC0264C" write-address="0xFFC0264C" type="IO" target="EMU" />


<!-- Proc Periph HWR,  chap 12, UART Register Definitions -->

<register name="UART0_DLL"       group="UART0" read-address="0xFFC00400" write-address="0xFFC00400" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Divisor Latch Low Byte" def-comment="UART0 Registers" />
<register name="UART0_DLH"       group="UART0" read-address="0xFFC00404" write-address="0xFFC00404" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Divisor Latch High Byte" />
<register name="UART0_GCTL"      group="UART0" read-address="0xFFC00408" write-address="0xFFC00408" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Global Control Register" />
<register name="UART0_LCR"       group="UART0" read-address="0xFFC0040C" write-address="0xFFC0040C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Line Control Register" />
<register name="UART0_MCR"       group="UART0" read-address="0xFFC00410" write-address="0xFFC00410" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Modem Control Register" />
<register name="UART0_LSR"       group="UART0" read-address="0xFFC00414" write-address="0xFFC00414" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Line Status Register" />
<register name="UART0_MSR"       group="UART0" read-address="0xFFC00418" write-address="0xFFC00418" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Modem Status Register" />
<register name="UART0_SCR"       group="UART0" read-address="0xFFC0041C" write-address="0xFFC0041C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Scratch Register" />
<register name="UART0_IER_SET"   group="UART0" read-address="0xFFC00420" write-address="0xFFC00420" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Interrupt Enable Register Set" />
<register name="UART0_IER_CLEAR" group="UART0" read-address="0xFFC00424" write-address="0xFFC00424" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Interrupt Enable Register Clear" />
<register name="UART0_THR"       group="UART0" read-address="0xFFC00428" write-address="0xFFC00428" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Transmit Hold Register" />
<register name="UART0_RBR"       group="UART0" read-address="0xFFC0042C" write-address="0xFFC0042C" type="IO" target="EMU" bit-size="16" mask="FFFF" description="Receive Buffer Register" />

	<register name="UART0_IREN"     parent="UART0_GCTL"      bit-position="1" bit-size="1" target="EMU" />
	<register name="UART0_TPOLC"    parent="UART0_GCTL"      bit-position="2" bit-size="1" target="EMU" />
	<register name="UART0_RPOLC"    parent="UART0_GCTL"      bit-position="3" bit-size="1" target="EMU" />
	<register name="UART0_UCEN"     parent="UART0_GCTL"      bit-position="0" bit-size="1" target="EMU" />
	<register name="UART0_FPE"      parent="UART0_GCTL"      bit-position="4" bit-size="1" target="EMU" />
	<register name="UART0_FFE"      parent="UART0_GCTL"      bit-position="5" bit-size="1" target="EMU" />
	<register name="UART0_EDBO"     parent="UART0_GCTL"      bit-position="6" bit-size="1" target="EMU" />
	<register name="UART0_EGLSI"    parent="UART0_GCTL"      bit-position="7" bit-size="1" target="EMU" />

	<register name="UART0_WLS"      parent="UART0_LCR"       bit-position="0" bit-size="2" target="EMU" />
	<register name="UART0_STB"      parent="UART0_LCR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART0_PEN"      parent="UART0_LCR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART0_EPS"      parent="UART0_LCR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART0_STP"      parent="UART0_LCR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART0_SB"       parent="UART0_LCR"       bit-position="6" bit-size="1" target="EMU" />

	<register name="UART0_XOFF"     parent="UART0_MCR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART0_MRTS"     parent="UART0_MCR"       bit-position="1" bit-size="1" target="EMU" />
	<register name="UART0_RFIT"     parent="UART0_MCR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART0_RFRT"     parent="UART0_MCR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART0_LOOP_ENA" parent="UART0_MCR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART0_FCPOL"    parent="UART0_MCR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART0_ARTS"     parent="UART0_MCR"       bit-position="6" bit-size="1" target="EMU" />
	<register name="UART0_ACTS"     parent="UART0_MCR"       bit-position="7" bit-size="1" target="EMU" />

	<register name="UART0_DR"       parent="UART0_LSR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART0_OE"       parent="UART0_LSR"       bit-position="1" bit-size="1" target="EMU" />
	<register name="UART0_PE"       parent="UART0_LSR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART0_FE"       parent="UART0_LSR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART0_BI"       parent="UART0_LSR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART0_THRE"     parent="UART0_LSR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART0_TEMT"     parent="UART0_LSR"       bit-position="6" bit-size="1" target="EMU" />
	<register name="UART0_TFI"      parent="UART0_LSR"       bit-position="7" bit-size="1" target="EMU" />

	<register name="UART0_SCTS"     parent="UART0_MSR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART0_CTS"      parent="UART0_MSR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART0_RFCS"     parent="UART0_MSR"       bit-position="5" bit-size="1" target="EMU" />

	<register name="UART0_ERBFI_S"  parent="UART0_IER_SET"   bit-position="0" bit-size="1" target="EMU" />
	<register name="UART0_ETBEI_S"  parent="UART0_IER_SET"   bit-position="1" bit-size="1" target="EMU" />
	<register name="UART0_ELSI_S"   parent="UART0_IER_SET"   bit-position="2" bit-size="1" target="EMU" />
	<register name="UART0_EDSSI_S"  parent="UART0_IER_SET"   bit-position="3" bit-size="1" target="EMU" />
	<register name="UART0_EDTPTI_S" parent="UART0_IER_SET"   bit-position="4" bit-size="1" target="EMU" />
	<register name="UART0_ETFI_S"   parent="UART0_IER_SET"   bit-position="5" bit-size="1" target="EMU" />
	<register name="UART0_ERFCI_S"  parent="UART0_IER_SET"   bit-position="6" bit-size="1" target="EMU" />

	<register name="UART0_ERBFI_C"  parent="UART0_IER_CLEAR" bit-position="0" bit-size="1" target="EMU" />
	<register name="UART0_ETBEI_C"  parent="UART0_IER_CLEAR" bit-position="1" bit-size="1" target="EMU" />
	<register name="UART0_ELSI_C"   parent="UART0_IER_CLEAR" bit-position="2" bit-size="1" target="EMU" />
	<register name="UART0_EDSSI_C"  parent="UART0_IER_CLEAR" bit-position="3" bit-size="1" target="EMU" />
	<register name="UART0_EDTPTI_C" parent="UART0_IER_CLEAR" bit-position="4" bit-size="1" target="EMU" />
	<register name="UART0_ETFI_C"   parent="UART0_IER_CLEAR" bit-position="5" bit-size="1" target="EMU" />
	<register name="UART0_ERFCI_C"  parent="UART0_IER_CLEAR" bit-position="6" bit-size="1" target="EMU" />

<register name="UART1_DLL"       group="UART1" read-address="0xFFC02000" write-address="0xFFC02000" type="IO" target="EMU" mask="FFFF" description="Divisor Latch Low Byte" bit-size="16" def-comment="UART1 Registers" />
<register name="UART1_DLH"       group="UART1" read-address="0xFFC02004" write-address="0xFFC02004" type="IO" target="EMU" mask="FFFF" description="Divisor Latch High Byte" bit-size="16" />
<register name="UART1_GCTL"      group="UART1" read-address="0xFFC02008" write-address="0xFFC02008" type="IO" target="EMU" mask="FFFF" description="Global Control Register" bit-size="16" />
<register name="UART1_LCR"       group="UART1" read-address="0xFFC0200C" write-address="0xFFC0200C" type="IO" target="EMU" mask="FFFF" description="Line Control Register" bit-size="16" />
<register name="UART1_MCR"       group="UART1" read-address="0xFFC02010" write-address="0xFFC02010" type="IO" target="EMU" mask="FFFF" description="Modem Control Register" bit-size="16" />
<register name="UART1_LSR"       group="UART1" read-address="0xFFC02014" write-address="0xFFC02014" type="IO" target="EMU" mask="FFFF" description="Line Status Register" bit-size="16" />
<register name="UART1_MSR"       group="UART1" read-address="0xFFC02018" write-address="0xFFC02018" type="IO" target="EMU" mask="FFFF" description="Modem Status Register" bit-size="16" />
<register name="UART1_SCR"       group="UART1" read-address="0xFFC0201C" write-address="0xFFC0201C" type="IO" target="EMU" mask="FFFF" description="Scratch Register" bit-size="16" />
<register name="UART1_IER_SET"   group="UART1" read-address="0xFFC02020" write-address="0xFFC02020" type="IO" target="EMU" mask="FFFF" description="Interrupt Enable Register Set" bit-size="16" />
<register name="UART1_IER_CLEAR" group="UART1" read-address="0xFFC02024" write-address="0xFFC02024" type="IO" target="EMU" mask="FFFF" description="Interrupt Enable Register Clear" bit-size="16" />
<register name="UART1_THR"       group="UART1" read-address="0xFFC02028" write-address="0xFFC02028" type="IO" target="EMU" mask="FFFF" description="Transmit Hold Register" bit-size="16" />
<register name="UART1_RBR"       group="UART1" read-address="0xFFC0202C" write-address="0xFFC0202C" type="IO" target="EMU" mask="FFFF" description="Receive Buffer Register" bit-size="16" />

	<register name="UART1_IREN"     parent="UART1_GCTL"      bit-position="1" bit-size="1" target="EMU" />
	<register name="UART1_TPOLC"    parent="UART1_GCTL"      bit-position="2" bit-size="1" target="EMU" />
	<register name="UART1_RPOLC"    parent="UART1_GCTL"      bit-position="3" bit-size="1" target="EMU" />
	<register name="UART1_UCEN"     parent="UART1_GCTL"      bit-position="0" bit-size="1" target="EMU" />
	<register name="UART1_FPE"      parent="UART1_GCTL"      bit-position="4" bit-size="1" target="EMU" />
	<register name="UART1_FFE"      parent="UART1_GCTL"      bit-position="5" bit-size="1" target="EMU" />
	<register name="UART1_EDBO"     parent="UART1_GCTL"      bit-position="6" bit-size="1" target="EMU" />
	<register name="UART1_EGLSI"    parent="UART1_GCTL"      bit-position="7" bit-size="1" target="EMU" />

	<register name="UART1_WLS"      parent="UART1_LCR"       bit-position="0" bit-size="2" target="EMU" />
	<register name="UART1_STB"      parent="UART1_LCR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART1_PEN"      parent="UART1_LCR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART1_EPS"      parent="UART1_LCR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART1_STP"      parent="UART1_LCR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART1_SB"       parent="UART1_LCR"       bit-position="6" bit-size="1" target="EMU" />

	<register name="UART1_XOFF"     parent="UART1_MCR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART1_MRTS"     parent="UART1_MCR"       bit-position="1" bit-size="1" target="EMU" />
	<register name="UART1_RFIT"     parent="UART1_MCR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART1_RFRT"     parent="UART1_MCR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART1_LOOP_ENA" parent="UART1_MCR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART1_FCPOL"    parent="UART1_MCR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART1_ARTS"     parent="UART1_MCR"       bit-position="6" bit-size="1" target="EMU" />
	<register name="UART1_ACTS"     parent="UART1_MCR"       bit-position="7" bit-size="1" target="EMU" />

	<register name="UART1_DR"       parent="UART1_LSR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART1_OE"       parent="UART1_LSR"       bit-position="1" bit-size="1" target="EMU" />
	<register name="UART1_PE"       parent="UART1_LSR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART1_FE"       parent="UART1_LSR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART1_BI"       parent="UART1_LSR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART1_THRE"     parent="UART1_LSR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART1_TEMT"     parent="UART1_LSR"       bit-position="6" bit-size="1" target="EMU" />
	<register name="UART1_TFI"      parent="UART1_LSR"       bit-position="7" bit-size="1" target="EMU" />

	<register name="UART1_SCTS"     parent="UART1_MSR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART1_CTS"      parent="UART1_MSR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART1_RFCS"     parent="UART1_MSR"       bit-position="5" bit-size="1" target="EMU" />

	<register name="UART1_ERBFI_S"  parent="UART1_IER_SET"   bit-position="0" bit-size="1" target="EMU" />
	<register name="UART1_ETBEI_S"  parent="UART1_IER_SET"   bit-position="1" bit-size="1" target="EMU" />
	<register name="UART1_ELSI_S"   parent="UART1_IER_SET"   bit-position="2" bit-size="1" target="EMU" />
	<register name="UART1_EDSSI_S"  parent="UART1_IER_SET"   bit-position="3" bit-size="1" target="EMU" />
	<register name="UART1_EDTPTI_S" parent="UART1_IER_SET"   bit-position="4" bit-size="1" target="EMU" />
	<register name="UART1_ETFI_S"   parent="UART1_IER_SET"   bit-position="5" bit-size="1" target="EMU" />
	<register name="UART1_ERFCI_S"  parent="UART1_IER_SET"   bit-position="6" bit-size="1" target="EMU" />

	<register name="UART1_ERBFI_C"  parent="UART1_IER_CLEAR" bit-position="0" bit-size="1" target="EMU" />
	<register name="UART1_ETBEI_C"  parent="UART1_IER_CLEAR" bit-position="1" bit-size="1" target="EMU" />
	<register name="UART1_ELSI_C"   parent="UART1_IER_CLEAR" bit-position="2" bit-size="1" target="EMU" />
	<register name="UART1_EDSSI_C"  parent="UART1_IER_CLEAR" bit-position="3" bit-size="1" target="EMU" />
	<register name="UART1_EDTPTI_C" parent="UART1_IER_CLEAR" bit-position="4" bit-size="1" target="EMU" />
	<register name="UART1_ETFI_C"   parent="UART1_IER_CLEAR" bit-position="5" bit-size="1" target="EMU" />
	<register name="UART1_ERFCI_C"  parent="UART1_IER_CLEAR" bit-position="6" bit-size="1" target="EMU" />

<register name="UART2_DLL"       group="UART2" read-address="0xFFC02100" write-address="0xFFC02100" type="IO" target="EMU" def-comment="UART2 Registers" mask="FFFF" description="Divisor Latch Low Byte" bit-size="16" />
<register name="UART2_DLH"       group="UART2" read-address="0xFFC02104" write-address="0xFFC02104" type="IO" target="EMU" mask="FFFF" description="Divisor Latch High Byte" bit-size="16" />
<register name="UART2_GCTL"      group="UART2" read-address="0xFFC02108" write-address="0xFFC02108" type="IO" target="EMU" mask="FFFF" description="Global Control Register" bit-size="16" />
<register name="UART2_LCR"       group="UART2" read-address="0xFFC0210C" write-address="0xFFC0210C" type="IO" target="EMU" mask="FFFF" description="Line Control Register" bit-size="16" />
<register name="UART2_MCR"       group="UART2" read-address="0xFFC02110" write-address="0xFFC02110" type="IO" target="EMU" mask="FFFF" description="Modem Control Register" bit-size="16" />
<register name="UART2_LSR"       group="UART2" read-address="0xFFC02114" write-address="0xFFC02114" type="IO" target="EMU" mask="FFFF" description="Line Status Register" bit-size="16" />
<register name="UART2_MSR"       group="UART2" read-address="0xFFC02118" write-address="0xFFC02118" type="IO" target="EMU" mask="FFFF" description="Modem Status Register" bit-size="16" />
<register name="UART2_SCR"       group="UART2" read-address="0xFFC0211C" write-address="0xFFC0211C" type="IO" target="EMU" mask="FFFF" description="Scratch Register" bit-size="16" />
<register name="UART2_IER_SET"   group="UART2" read-address="0xFFC02120" write-address="0xFFC02120" type="IO" target="EMU" mask="FFFF" description="Interrupt Enable Register Set" bit-size="16" />
<register name="UART2_IER_CLEAR" group="UART2" read-address="0xFFC02124" write-address="0xFFC02124" type="IO" target="EMU" mask="FFFF" description="Interrupt Enable Register Clear" bit-size="16" />
<register name="UART2_THR"       group="UART2" read-address="0xFFC02128" write-address="0xFFC02128" type="IO" target="EMU" mask="FFFF" description="Transmit Hold Register" bit-size="16" />
<register name="UART2_RBR"       group="UART2" read-address="0xFFC0212C" write-address="0xFFC0212C" type="IO" target="EMU" mask="FFFF" description="Receive Buffer Register" bit-size="16" />

	<register name="UART2_IREN"     parent="UART2_GCTL"      bit-position="1" bit-size="1" target="EMU" />
	<register name="UART2_TPOLC"    parent="UART2_GCTL"      bit-position="2" bit-size="1" target="EMU" />
	<register name="UART2_RPOLC"    parent="UART2_GCTL"      bit-position="3" bit-size="1" target="EMU" />
	<register name="UART2_UCEN"     parent="UART2_GCTL"      bit-position="0" bit-size="1" target="EMU" />
	<register name="UART2_FPE"      parent="UART2_GCTL"      bit-position="4" bit-size="1" target="EMU" />
	<register name="UART2_FFE"      parent="UART2_GCTL"      bit-position="5" bit-size="1" target="EMU" />
	<register name="UART2_EDBO"     parent="UART2_GCTL"      bit-position="6" bit-size="1" target="EMU" />
	<register name="UART2_EGLSI"    parent="UART2_GCTL"      bit-position="7" bit-size="1" target="EMU" />

	<register name="UART2_WLS"      parent="UART2_LCR"       bit-position="0" bit-size="2" target="EMU" />
	<register name="UART2_STB"      parent="UART2_LCR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART2_PEN"      parent="UART2_LCR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART2_EPS"      parent="UART2_LCR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART2_STP"      parent="UART2_LCR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART2_SB"       parent="UART2_LCR"       bit-position="6" bit-size="1" target="EMU" />

	<register name="UART2_XOFF"     parent="UART2_MCR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART2_MRTS"     parent="UART2_MCR"       bit-position="1" bit-size="1" target="EMU" />
	<register name="UART2_RFIT"     parent="UART2_MCR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART2_RFRT"     parent="UART2_MCR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART2_LOOP_ENA" parent="UART2_MCR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART2_FCPOL"    parent="UART2_MCR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART2_ARTS"     parent="UART2_MCR"       bit-position="6" bit-size="1" target="EMU" />
	<register name="UART2_ACTS"     parent="UART2_MCR"       bit-position="7" bit-size="1" target="EMU" />

	<register name="UART2_DR"       parent="UART2_LSR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART2_OE"       parent="UART2_LSR"       bit-position="1" bit-size="1" target="EMU" />
	<register name="UART2_PE"       parent="UART2_LSR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART2_FE"       parent="UART2_LSR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART2_BI"       parent="UART2_LSR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART2_THRE"     parent="UART2_LSR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART2_TEMT"     parent="UART2_LSR"       bit-position="6" bit-size="1" target="EMU" />
	<register name="UART2_TFI"      parent="UART2_LSR"       bit-position="7" bit-size="1" target="EMU" />

	<register name="UART2_SCTS"     parent="UART2_MSR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART2_CTS"      parent="UART2_MSR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART2_RFCS"     parent="UART2_MSR"       bit-position="5" bit-size="1" target="EMU" />

	<register name="UART2_ERBFI_S"  parent="UART2_IER_SET"   bit-position="0" bit-size="1" target="EMU" />
	<register name="UART2_ETBEI_S"  parent="UART2_IER_SET"   bit-position="1" bit-size="1" target="EMU" />
	<register name="UART2_ELSI_S"   parent="UART2_IER_SET"   bit-position="2" bit-size="1" target="EMU" />
	<register name="UART2_EDSSI_S"  parent="UART2_IER_SET"   bit-position="3" bit-size="1" target="EMU" />
	<register name="UART2_EDTPTI_S" parent="UART2_IER_SET"   bit-position="4" bit-size="1" target="EMU" />
	<register name="UART2_ETFI_S"   parent="UART2_IER_SET"   bit-position="5" bit-size="1" target="EMU" />
	<register name="UART2_ERFCI_S"  parent="UART2_IER_SET"   bit-position="6" bit-size="1" target="EMU" />

	<register name="UART2_ERBFI_C"  parent="UART2_IER_CLEAR" bit-position="0" bit-size="1" target="EMU" />
	<register name="UART2_ETBEI_C"  parent="UART2_IER_CLEAR" bit-position="1" bit-size="1" target="EMU" />
	<register name="UART2_ELSI_C"   parent="UART2_IER_CLEAR" bit-position="2" bit-size="1" target="EMU" />
	<register name="UART2_EDSSI_C"  parent="UART2_IER_CLEAR" bit-position="3" bit-size="1" target="EMU" />
	<register name="UART2_EDTPTI_C" parent="UART2_IER_CLEAR" bit-position="4" bit-size="1" target="EMU" />
	<register name="UART2_ETFI_C"   parent="UART2_IER_CLEAR" bit-position="5" bit-size="1" target="EMU" />
	<register name="UART2_ERFCI_C"  parent="UART2_IER_CLEAR" bit-position="6" bit-size="1" target="EMU" />


<!-- Proc Periph HWR, chap  12, UART Register Definitions (UART3) -->

<register name="UART3_DLL"       group="UART3" read-address="0xFFC03100" write-address="0xFFC03100" type="IO" target="EMU" mask="FFFF" description="Divisor Latch Low Byte" bit-size="16" def-comment="UART3 Registers" />
<register name="UART3_DLH"       group="UART3" read-address="0xFFC03104" write-address="0xFFC03104" type="IO" target="EMU" mask="FFFF" description="Divisor Latch High Byte" bit-size="16" />
<register name="UART3_GCTL"      group="UART3" read-address="0xFFC03108" write-address="0xFFC03108" type="IO" target="EMU" mask="FFFF" description="Global Control Register" bit-size="16" />
<register name="UART3_LCR"       group="UART3" read-address="0xFFC0310C" write-address="0xFFC0310C" type="IO" target="EMU" mask="FFFF" description="Line Control Register" bit-size="16" />
<register name="UART3_MCR"       group="UART3" read-address="0xFFC03110" write-address="0xFFC03110" type="IO" target="EMU" mask="FFFF" description="Modem Control Register" bit-size="16" />
<register name="UART3_LSR"       group="UART3" read-address="0xFFC03114" write-address="0xFFC03114" type="IO" target="EMU" mask="FFFF" description="Line Status Register" bit-size="16" />
<register name="UART3_MSR"       group="UART3" read-address="0xFFC03118" write-address="0xFFC03118" type="IO" target="EMU" mask="FFFF" description="Modem Status Register" bit-size="16" />
<register name="UART3_SCR"       group="UART3" read-address="0xFFC0311C" write-address="0xFFC0311C" type="IO" target="EMU" mask="FFFF" description="Scratch Register" bit-size="16" />
<register name="UART3_IER_SET"   group="UART3" read-address="0xFFC03120" write-address="0xFFC03120" type="IO" target="EMU" mask="FFFF" description="Interrupt Enable Register Set" bit-size="16" />
<register name="UART3_IER_CLEAR" group="UART3" read-address="0xFFC03124" write-address="0xFFC03124" type="IO" target="EMU" mask="FFFF" description="Interrupt Enable Register Clear" bit-size="16" />
<register name="UART3_THR"       group="UART3" read-address="0xFFC03128" write-address="0xFFC03128" type="IO" target="EMU" mask="FFFF" description="Transmit Hold Register" bit-size="16" />
<register name="UART3_RBR"       group="UART3" read-address="0xFFC0312C" write-address="0xFFC0312C" type="IO" target="EMU" mask="FFFF" description="Receive Buffer Register" bit-size="16" />

	<register name="UART3_IREN"     parent="UART3_GCTL"      bit-position="1" bit-size="1" target="EMU" />
	<register name="UART3_TPOLC"    parent="UART3_GCTL"      bit-position="2" bit-size="1" target="EMU" />
	<register name="UART3_RPOLC"    parent="UART3_GCTL"      bit-position="3" bit-size="1" target="EMU" />
	<register name="UART3_UCEN"     parent="UART3_GCTL"      bit-position="0" bit-size="1" target="EMU" />
	<register name="UART3_FPE"      parent="UART3_GCTL"      bit-position="4" bit-size="1" target="EMU" />
	<register name="UART3_FFE"      parent="UART3_GCTL"      bit-position="5" bit-size="1" target="EMU" />
	<register name="UART3_EDBO"     parent="UART3_GCTL"      bit-position="6" bit-size="1" target="EMU" />
	<register name="UART3_EGLSI"    parent="UART3_GCTL"      bit-position="7" bit-size="1" target="EMU" />

	<register name="UART3_WLS"      parent="UART3_LCR"       bit-position="0" bit-size="2" target="EMU" />
	<register name="UART3_STB"      parent="UART3_LCR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART3_PEN"      parent="UART3_LCR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART3_EPS"      parent="UART3_LCR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART3_STP"      parent="UART3_LCR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART3_SB"       parent="UART3_LCR"       bit-position="6" bit-size="1" target="EMU" />

	<register name="UART3_XOFF"     parent="UART3_MCR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART3_MRTS"     parent="UART3_MCR"       bit-position="1" bit-size="1" target="EMU" />
	<register name="UART3_RFIT"     parent="UART3_MCR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART3_RFRT"     parent="UART3_MCR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART3_LOOP_ENA" parent="UART3_MCR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART3_FCPOL"    parent="UART3_MCR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART3_ARTS"     parent="UART3_MCR"       bit-position="6" bit-size="1" target="EMU" />
	<register name="UART3_ACTS"     parent="UART3_MCR"       bit-position="7" bit-size="1" target="EMU" />

	<register name="UART3_DR"       parent="UART3_LSR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART3_OE"       parent="UART3_LSR"       bit-position="1" bit-size="1" target="EMU" />
	<register name="UART3_PE"       parent="UART3_LSR"       bit-position="2" bit-size="1" target="EMU" />
	<register name="UART3_FE"       parent="UART3_LSR"       bit-position="3" bit-size="1" target="EMU" />
	<register name="UART3_BI"       parent="UART3_LSR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART3_THRE"     parent="UART3_LSR"       bit-position="5" bit-size="1" target="EMU" />
	<register name="UART3_TEMT"     parent="UART3_LSR"       bit-position="6" bit-size="1" target="EMU" />
	<register name="UART3_TFI"      parent="UART3_LSR"       bit-position="7" bit-size="1" target="EMU" />

	<register name="UART3_SCTS"     parent="UART3_MSR"       bit-position="0" bit-size="1" target="EMU" />
	<register name="UART3_CTS"      parent="UART3_MSR"       bit-position="4" bit-size="1" target="EMU" />
	<register name="UART3_RFCS"     parent="UART3_MSR"       bit-position="5" bit-size="1" target="EMU" />

	<register name="UART3_ERBFI_S"  parent="UART3_IER_SET"   bit-position="0" bit-size="1" target="EMU" />
	<register name="UART3_ETBEI_S"  parent="UART3_IER_SET"   bit-position="1" bit-size="1" target="EMU" />
	<register name="UART3_ELSI_S"   parent="UART3_IER_SET"   bit-position="2" bit-size="1" target="EMU" />
	<register name="UART3_EDSSI_S"  parent="UART3_IER_SET"   bit-position="3" bit-size="1" target="EMU" />
	<register name="UART3_EDTPTI_S" parent="UART3_IER_SET"   bit-position="4" bit-size="1" target="EMU" />
	<register name="UART3_ETFI_S"   parent="UART3_IER_SET"   bit-position="5" bit-size="1" target="EMU" />
	<register name="UART3_ERFCI_S"  parent="UART3_IER_SET"   bit-position="6" bit-size="1" target="EMU" />

	<register name="UART3_ERBFI_C"  parent="UART3_IER_CLEAR" bit-position="0" bit-size="1" target="EMU" />
	<register name="UART3_ETBEI_C"  parent="UART3_IER_CLEAR" bit-position="1" bit-size="1" target="EMU" />
	<register name="UART3_ELSI_C"   parent="UART3_IER_CLEAR" bit-position="2" bit-size="1" target="EMU" />
	<register name="UART3_EDSSI_C"  parent="UART3_IER_CLEAR" bit-position="3" bit-size="1" target="EMU" />
	<register name="UART3_EDTPTI_C" parent="UART3_IER_CLEAR" bit-position="4" bit-size="1" target="EMU" />
	<register name="UART3_ETFI_C"   parent="UART3_IER_CLEAR" bit-position="5" bit-size="1" target="EMU" />
	<register name="UART3_ERFCI_C"  parent="UART3_IER_CLEAR" bit-position="6" bit-size="1" target="EMU" />



<!-- Proc Periph HWR, chap  13, USB-OTG Register Definitions -->

<register name="USB_FADDR" group="USB" mask="FFFF" description="Function address register" bit-size="16" read-address="0xFFC03C00" write-address="0xFFC03C00" type="IO" target="EMU" def-comment="USB Control Registers" />
<register name="USB_POWER" group="USB" mask="FFFF" description="Power management register" bit-size="16" read-address="0xFFC03C04" write-address="0xFFC03C04" type="IO" target="EMU" />
<register name="USB_INTRTX" group="USB" mask="FFFF" description="Interrupt register for endpoint 0 and Tx endpoint 1 to 7" bit-size="16" read-address="0xFFC03C08" write-address="0xFFC03C08" type="IO" target="EMU" />
<register name="USB_INTRRX" group="USB" mask="FFFF" description="Interrupt register for Rx endpoints 1 to 7" bit-size="16" read-address="0xFFC03C0C" write-address="0xFFC03C0C" type="IO" target="EMU" />
<register name="USB_INTRTXE" group="USB" mask="FFFF" description="Interrupt enable register for IntrTx" bit-size="16" read-address="0xFFC03C10" write-address="0xFFC03C10" type="IO" target="EMU" />
<register name="USB_INTRRXE" group="USB" mask="FFFF" description="Interrupt enable register for IntrRx" bit-size="16" read-address="0xFFC03C14" write-address="0xFFC03C14" type="IO" target="EMU" />
<register name="USB_INTRUSB" group="USB" mask="FFFF" description="Interrupt register for common USB interrupts" bit-size="16" read-address="0xFFC03C18" write-address="0xFFC03C18" type="IO" target="EMU" />
<register name="USB_INTRUSBE" group="USB" mask="FFFF" description="Interrupt enable register for IntrUSB" bit-size="16" read-address="0xFFC03C1C" write-address="0xFFC03C1C" type="IO" target="EMU" />
<register name="USB_FRAME" group="USB" mask="FFFF" description="USB frame number" bit-size="16" read-address="0xFFC03C20" write-address="0xFFC03C20" type="IO" target="EMU" />
<register name="USB_INDEX" group="USB" mask="FFFF" description="Index register for selecting the indexed endpoint registers" bit-size="16" read-address="0xFFC03C24" write-address="0xFFC03C24" type="IO" target="EMU" />
<register name="USB_TESTMODE" group="USB" mask="FFFF" description="Enabled USB 20 test modes" bit-size="16" read-address="0xFFC03C28" write-address="0xFFC03C28" type="IO" target="EMU" />
<register name="USB_GLOBINTR" group="USB" mask="FFFF" description="Global Interrupt Mask register and Wakeup Exception Interrupt" bit-size="16" read-address="0xFFC03C2C" write-address="0xFFC03C2C" type="IO" target="EMU" />
<register name="USB_GLOBAL_CTL" group="USB" mask="FFFF" description="Global Clock Control for the core" bit-size="16" read-address="0xFFC03C30" write-address="0xFFC03C30" type="IO" target="EMU" />

<register name="USB_TX_MAX_PACKET" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint" bit-size="16" read-address="0xFFC03C40" write-address="0xFFC03C40" type="IO" target="EMU" def-comment="USB Packet Control Registers" />
<register name="USB_CSR0" group="USB" mask="FFFF" description="Control Status register for endpoint 0 and Control Status register for Host Tx endpoint" bit-size="16" read-address="0xFFC03C44" write-address="0xFFC03C44" type="IO" target="EMU" />
<register name="USB_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint 0 and Control Status register for Host Tx endpoint" bit-size="16" read-address="0xFFC03C44" write-address="0xFFC03C44" type="IO" target="EMU" />
<register name="USB_RX_MAX_PACKET" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint" bit-size="16" read-address="0xFFC03C48" write-address="0xFFC03C48" type="IO" target="EMU" />
<register name="USB_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint" bit-size="16" read-address="0xFFC03C4C" write-address="0xFFC03C4C" type="IO" target="EMU" />
<register name="USB_COUNT0" group="USB" mask="FFFF" description="Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint" bit-size="16" read-address="0xFFC03C50" write-address="0xFFC03C50" type="IO" target="EMU" />
<register name="USB_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint" bit-size="16" read-address="0xFFC03C50" write-address="0xFFC03C50" type="IO" target="EMU" />
<register name="USB_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint" bit-size="16" read-address="0xFFC03C54" write-address="0xFFC03C54" type="IO" target="EMU" />
<register name="USB_NAKLIMIT0" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint" bit-size="16" read-address="0xFFC03C58" write-address="0xFFC03C58" type="IO" target="EMU" />
<register name="USB_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint" bit-size="16" read-address="0xFFC03C58" write-address="0xFFC03C58" type="IO" target="EMU" />
<register name="USB_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint" bit-size="16" read-address="0xFFC03C5C" write-address="0xFFC03C5C" type="IO" target="EMU" />
<register name="USB_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt and Isochronous transfers or the NAK response timeout on Bulk transfers" bit-size="16" read-address="0xFFC03C60" write-address="0xFFC03C60" type="IO" target="EMU" />
<register name="USB_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the selected endpoint Tx FIFO" bit-size="16" read-address="0xFFC03C68" write-address="0xFFC03C68" type="IO" target="EMU" />

<register name="USB_EP0_FIFO" group="USB" mask="FFFF" description="Endpoint 0 FIFO" bit-size="16" read-address="0xFFC03C80" write-address="0xFFC03C80" type="IO" target="EMU" def-comment="USB Endpoint FIFO Registers" />
<register name="USB_EP1_FIFO" group="USB" mask="FFFF" description="Endpoint 1 FIFO" bit-size="16" read-address="0xFFC03C88" write-address="0xFFC03C88" type="IO" target="EMU" />
<register name="USB_EP2_FIFO" group="USB" mask="FFFF" description="Endpoint 2 FIFO" bit-size="16" read-address="0xFFC03C90" write-address="0xFFC03C90" type="IO" target="EMU" />
<register name="USB_EP3_FIFO" group="USB" mask="FFFF" description="Endpoint 3 FIFO" bit-size="16" read-address="0xFFC03C98" write-address="0xFFC03C98" type="IO" target="EMU" />
<register name="USB_EP4_FIFO" group="USB" mask="FFFF" description="Endpoint 4 FIFO" bit-size="16" read-address="0xFFC03CA0" write-address="0xFFC03CA0" type="IO" target="EMU" />
<register name="USB_EP5_FIFO" group="USB" mask="FFFF" description="Endpoint 5 FIFO" bit-size="16" read-address="0xFFC03CA8" write-address="0xFFC03CA8" type="IO" target="EMU" />
<register name="USB_EP6_FIFO" group="USB" mask="FFFF" description="Endpoint 6 FIFO" bit-size="16" read-address="0xFFC03CB0" write-address="0xFFC03CB0" type="IO" target="EMU" />
<register name="USB_EP7_FIFO" group="USB" mask="FFFF" description="Endpoint 7 FIFO" bit-size="16" read-address="0xFFC03CB8" write-address="0xFFC03CB8" type="IO" target="EMU" />

<register name="USB_OTG_DEV_CTL" group="USB" mask="FFFF" description="OTG Device Control Register" bit-size="16" read-address="0xFFC03D00" write-address="0xFFC03D00" type="IO" target="EMU" def-comment="USB OTG Control Registers" />
<register name="USB_OTG_VBUS_IRQ" group="USB" mask="FFFF" description="OTG VBUS Control Interrupts" bit-size="16" read-address="0xFFC03D04" write-address="0xFFC03D04" type="IO" target="EMU" />
<register name="USB_OTG_VBUS_MASK" group="USB" mask="FFFF" description="VBUS Control Interrupt Enable" bit-size="16" read-address="0xFFC03D08" write-address="0xFFC03D08" type="IO" target="EMU" />

<register name="USB_LINKINFO" group="USB" mask="FFFF" description="Enables programming of some PHY-side delays" bit-size="16" read-address="0xFFC03D48" write-address="0xFFC03D48" type="IO" target="EMU" def-comment="USB Phy Control Registers" />
<register name="USB_VPLEN" group="USB" mask="FFFF" description="Determines duration of VBUS pulse for VBUS charging" bit-size="16" read-address="0xFFC03D4C" write-address="0xFFC03D4C" type="IO" target="EMU" />
<register name="USB_HS_EOF1" group="USB" mask="FFFF" description="Time buffer for High-Speed transactions" bit-size="16" read-address="0xFFC03D50" write-address="0xFFC03D50" type="IO" target="EMU" />
<register name="USB_FS_EOF1" group="USB" mask="FFFF" description="Time buffer for Full-Speed transactions" bit-size="16" read-address="0xFFC03D54" write-address="0xFFC03D54" type="IO" target="EMU" />
<register name="USB_LS_EOF1" group="USB" mask="FFFF" description="Time buffer for Low-Speed transactions" bit-size="16" read-address="0xFFC03D58" write-address="0xFFC03D58" type="IO" target="EMU" />

<register name="USB_APHY_CNTRL" group="USB" mask="FFFF" description="Register that increases visibility of Analog PHY" bit-size="16" read-address="0xFFC03DE0" write-address="0xFFC03DE0" type="IO" target="EMU" def-comment="(APHY_CNTRL is for ADI usage only)" />
<register name="USB_APHY_CALIB" group="USB" mask="FFFF" description="Register used to set some calibration values" bit-size="16" read-address="0xFFC03DE4" write-address="0xFFC03DE4" type="IO" target="EMU" def-comment="(APHY_CALIB is for ADI usage only)" />
<register name="USB_APHY_CNTRL2" group="USB" mask="FFFF" description="Register used to prevent re-enumeration once Moab goes into hibernate mode" bit-size="16" read-address="0xFFC03DE8" write-address="0xFFC03DE8" type="IO" target="EMU" />
<register name="USB_PHY_TEST" group="USB" mask="FFFF" description="Used for reducing simulation time and simplifies FIFO testability" bit-size="16" read-address="0xFFC03DEC" write-address="0xFFC03DEC" type="IO" target="EMU" def-comment="(PHY_TEST is for ADI usage only)" />
<register name="USB_PLLOSC_CTRL" group="USB" mask="FFFF" description="Used to program different parameters for USB PLL and Oscillator" bit-size="16" read-address="0xFFC03DF0" write-address="0xFFC03DF0" type="IO" target="EMU" />
<register name="USB_SRP_CLKDIV" group="USB" mask="FFFF" description="Used to program clock divide value for the clock fed to the SRP detection logic" bit-size="16" read-address="0xFFC03DF4" write-address="0xFFC03DF4" type="IO" target="EMU" />

<register name="USB_EP_NI0_TXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint0" bit-size="16" read-address="0xFFC03E00" write-address="0xFFC03E00" type="IO" target="EMU" def-comment="USB Endpoint 0 Control Registers" />
<register name="USB_EP_NI0_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint 0" bit-size="16" read-address="0xFFC03E04" write-address="0xFFC03E04" type="IO" target="EMU" />
<register name="USB_EP_NI0_RXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint0" bit-size="16" read-address="0xFFC03E08" write-address="0xFFC03E08" type="IO" target="EMU" />
<register name="USB_EP_NI0_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint0" bit-size="16" read-address="0xFFC03E0C" write-address="0xFFC03E0C" type="IO" target="EMU" />
<register name="USB_EP_NI0_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint 0 FIFO" bit-size="16" read-address="0xFFC03E10" write-address="0xFFC03E10" type="IO" target="EMU" />
<register name="USB_EP_NI0_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint0" bit-size="16" read-address="0xFFC03E14" write-address="0xFFC03E14" type="IO" target="EMU" />
<register name="USB_EP_NI0_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint 0" bit-size="16" read-address="0xFFC03E18" write-address="0xFFC03E18" type="IO" target="EMU" />
<register name="USB_EP_NI0_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint0" bit-size="16" read-address="0xFFC03E1C" write-address="0xFFC03E1C" type="IO" target="EMU" />
<register name="USB_EP_NI0_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint0" bit-size="16" read-address="0xFFC03E20" write-address="0xFFC03E20" type="IO" target="EMU" />
<register name="USB_EP_NI0_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the endpoint0 Tx FIFO" bit-size="16" read-address="0xFFC03E28" write-address="0xFFC03E28" type="IO" target="EMU" />

<register name="USB_EP_NI1_TXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint1" bit-size="16" read-address="0xFFC03E40" write-address="0xFFC03E40" type="IO" target="EMU" def-comment="USB Endpoint 1 Control Registers" />
<register name="USB_EP_NI1_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint1" bit-size="16" read-address="0xFFC03E44" write-address="0xFFC03E44" type="IO" target="EMU" />
<register name="USB_EP_NI1_RXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint1" bit-size="16" read-address="0xFFC03E48" write-address="0xFFC03E48" type="IO" target="EMU" />
<register name="USB_EP_NI1_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint1" bit-size="16" read-address="0xFFC03E4C" write-address="0xFFC03E4C" type="IO" target="EMU" />
<register name="USB_EP_NI1_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint1 FIFO" bit-size="16" read-address="0xFFC03E50" write-address="0xFFC03E50" type="IO" target="EMU" />
<register name="USB_EP_NI1_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint1" bit-size="16" read-address="0xFFC03E54" write-address="0xFFC03E54" type="IO" target="EMU" />
<register name="USB_EP_NI1_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint1" bit-size="16" read-address="0xFFC03E58" write-address="0xFFC03E58" type="IO" target="EMU" />
<register name="USB_EP_NI1_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint1" bit-size="16" read-address="0xFFC03E5C" write-address="0xFFC03E5C" type="IO" target="EMU" />
<register name="USB_EP_NI1_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint1" bit-size="16" read-address="0xFFC03E60" write-address="0xFFC03E60" type="IO" target="EMU" />
<register name="USB_EP_NI1_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the+H102 endpoint1 Tx FIFO" bit-size="16" read-address="0xFFC03E68" write-address="0xFFC03E68" type="IO" target="EMU" />

<register name="USB_EP_NI2_TXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint2" bit-size="16" read-address="0xFFC03E80" write-address="0xFFC03E80" type="IO" target="EMU" def-comment="USB Endpoint 2 Control Registers" />
<register name="USB_EP_NI2_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint2" bit-size="16" read-address="0xFFC03E84" write-address="0xFFC03E84" type="IO" target="EMU" />
<register name="USB_EP_NI2_RXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint2" bit-size="16" read-address="0xFFC03E88" write-address="0xFFC03E88" type="IO" target="EMU" />
<register name="USB_EP_NI2_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint2" bit-size="16" read-address="0xFFC03E8C" write-address="0xFFC03E8C" type="IO" target="EMU" />
<register name="USB_EP_NI2_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint2 FIFO" bit-size="16" read-address="0xFFC03E90" write-address="0xFFC03E90" type="IO" target="EMU" />
<register name="USB_EP_NI2_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint2" bit-size="16" read-address="0xFFC03E94" write-address="0xFFC03E94" type="IO" target="EMU" />
<register name="USB_EP_NI2_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint2" bit-size="16" read-address="0xFFC03E98" write-address="0xFFC03E98" type="IO" target="EMU" />
<register name="USB_EP_NI2_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint2" bit-size="16" read-address="0xFFC03E9C" write-address="0xFFC03E9C" type="IO" target="EMU" />
<register name="USB_EP_NI2_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint2" bit-size="16" read-address="0xFFC03EA0" write-address="0xFFC03EA0" type="IO" target="EMU" />
<register name="USB_EP_NI2_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the endpoint2 Tx FIFO" bit-size="16" read-address="0xFFC03EA8" write-address="0xFFC03EA8" type="IO" target="EMU" />

<register name="USB_EP_NI3_TXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint3" bit-size="16" read-address="0xFFC03EC0" write-address="0xFFC03EC0" type="IO" target="EMU" def-comment="USB Endpoint 3 Control Registers" />
<register name="USB_EP_NI3_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint3" bit-size="16" read-address="0xFFC03EC4" write-address="0xFFC03EC4" type="IO" target="EMU" />
<register name="USB_EP_NI3_RXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint3" bit-size="16" read-address="0xFFC03EC8" write-address="0xFFC03EC8" type="IO" target="EMU" />
<register name="USB_EP_NI3_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint3" bit-size="16" read-address="0xFFC03ECC" write-address="0xFFC03ECC" type="IO" target="EMU" />
<register name="USB_EP_NI3_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint3 FIFO" bit-size="16" read-address="0xFFC03ED0" write-address="0xFFC03ED0" type="IO" target="EMU" />
<register name="USB_EP_NI3_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint3" bit-size="16" read-address="0xFFC03ED4" write-address="0xFFC03ED4" type="IO" target="EMU" />
<register name="USB_EP_NI3_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint3" bit-size="16" read-address="0xFFC03ED8" write-address="0xFFC03ED8" type="IO" target="EMU" />
<register name="USB_EP_NI3_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint3" bit-size="16" read-address="0xFFC03EDC" write-address="0xFFC03EDC" type="IO" target="EMU" />
<register name="USB_EP_NI3_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint3" bit-size="16" read-address="0xFFC03EE0" write-address="0xFFC03EE0" type="IO" target="EMU" />
<register name="USB_EP_NI3_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the H124endpoint3 Tx FIFO" bit-size="16" read-address="0xFFC03EE8" write-address="0xFFC03EE8" type="IO" target="EMU" />

<register name="USB_EP_NI4_TXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint4" bit-size="16" read-address="0xFFC03F00" write-address="0xFFC03F00" type="IO" target="EMU" def-comment="USB Endpoint 4 Control Registers" />
<register name="USB_EP_NI4_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint4" bit-size="16" read-address="0xFFC03F04" write-address="0xFFC03F04" type="IO" target="EMU" />
<register name="USB_EP_NI4_RXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint4" bit-size="16" read-address="0xFFC03F08" write-address="0xFFC03F08" type="IO" target="EMU" />
<register name="USB_EP_NI4_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint4" bit-size="16" read-address="0xFFC03F0C" write-address="0xFFC03F0C" type="IO" target="EMU" />
<register name="USB_EP_NI4_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint4 FIFO" bit-size="16" read-address="0xFFC03F10" write-address="0xFFC03F10" type="IO" target="EMU" />
<register name="USB_EP_NI4_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint4" bit-size="16" read-address="0xFFC03F14" write-address="0xFFC03F14" type="IO" target="EMU" />
<register name="USB_EP_NI4_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint4" bit-size="16" read-address="0xFFC03F18" write-address="0xFFC03F18" type="IO" target="EMU" />
<register name="USB_EP_NI4_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint4" bit-size="16" read-address="0xFFC03F1C" write-address="0xFFC03F1C" type="IO" target="EMU" />
<register name="USB_EP_NI4_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint4" bit-size="16" read-address="0xFFC03F20" write-address="0xFFC03F20" type="IO" target="EMU" />
<register name="USB_EP_NI4_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the endpoint4 Tx FIFO" bit-size="16" read-address="0xFFC03F28" write-address="0xFFC03F28" type="IO" target="EMU" />

<register name="USB_EP_NI5_TXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint5" bit-size="16" read-address="0xFFC03F40" write-address="0xFFC03F40" type="IO" target="EMU" def-comment="USB Endpoint 5 Control Registers" />
<register name="USB_EP_NI5_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint5" bit-size="16" read-address="0xFFC03F44" write-address="0xFFC03F44" type="IO" target="EMU" />
<register name="USB_EP_NI5_RXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint5" bit-size="16" read-address="0xFFC03F48" write-address="0xFFC03F48" type="IO" target="EMU" />
<register name="USB_EP_NI5_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint5" bit-size="16" read-address="0xFFC03F4C" write-address="0xFFC03F4C" type="IO" target="EMU" />
<register name="USB_EP_NI5_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint5 FIFO" bit-size="16" read-address="0xFFC03F50" write-address="0xFFC03F50" type="IO" target="EMU" />
<register name="USB_EP_NI5_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint5" bit-size="16" read-address="0xFFC03F54" write-address="0xFFC03F54" type="IO" target="EMU" />
<register name="USB_EP_NI5_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint5" bit-size="16" read-address="0xFFC03F58" write-address="0xFFC03F58" type="IO" target="EMU" />
<register name="USB_EP_NI5_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint5" bit-size="16" read-address="0xFFC03F5C" write-address="0xFFC03F5C" type="IO" target="EMU" />
<register name="USB_EP_NI5_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint5" bit-size="16" read-address="0xFFC03F60" write-address="0xFFC03F60" type="IO" target="EMU" />
<register name="USB_EP_NI5_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the H145endpoint5 Tx FIFO" bit-size="16" read-address="0xFFC03F68" write-address="0xFFC03F68" type="IO" target="EMU" />

<register name="USB_EP_NI6_TXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint6" bit-size="16" read-address="0xFFC03F80" write-address="0xFFC03F80" type="IO" target="EMU" def-comment="USB Endpoint 6 Control Registers" />
<register name="USB_EP_NI6_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint6" bit-size="16" read-address="0xFFC03F84" write-address="0xFFC03F84" type="IO" target="EMU" />
<register name="USB_EP_NI6_RXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint6" bit-size="16" read-address="0xFFC03F88" write-address="0xFFC03F88" type="IO" target="EMU" />
<register name="USB_EP_NI6_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint6" bit-size="16" read-address="0xFFC03F8C" write-address="0xFFC03F8C" type="IO" target="EMU" />
<register name="USB_EP_NI6_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint6 FIFO" bit-size="16" read-address="0xFFC03F90" write-address="0xFFC03F90" type="IO" target="EMU" />
<register name="USB_EP_NI6_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint6" bit-size="16" read-address="0xFFC03F94" write-address="0xFFC03F94" type="IO" target="EMU" />
<register name="USB_EP_NI6_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint6" bit-size="16" read-address="0xFFC03F98" write-address="0xFFC03F98" type="IO" target="EMU" />
<register name="USB_EP_NI6_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint6" bit-size="16" read-address="0xFFC03F9C" write-address="0xFFC03F9C" type="IO" target="EMU" />
<register name="USB_EP_NI6_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint6" bit-size="16" read-address="0xFFC03FA0" write-address="0xFFC03FA0" type="IO" target="EMU" />
<register name="USB_EP_NI6_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the endpoint6 Tx FIFO" bit-size="16" read-address="0xFFC03FA8" write-address="0xFFC03FA8" type="IO" target="EMU" />

<register name="USB_EP_NI7_TXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Tx endpoint7" bit-size="16" read-address="0xFFC03FC0" write-address="0xFFC03FC0" type="IO" target="EMU" def-comment="USB Endpoint 7 Control Registers" />
<register name="USB_EP_NI7_TXCSR" group="USB" mask="FFFF" description="Control Status register for endpoint7" bit-size="16" read-address="0xFFC03FC4" write-address="0xFFC03FC4" type="IO" target="EMU" />
<register name="USB_EP_NI7_RXMAXP" group="USB" mask="FFFF" description="Maximum packet size for Host Rx endpoint7" bit-size="16" read-address="0xFFC03FC8" write-address="0xFFC03FC8" type="IO" target="EMU" />
<register name="USB_EP_NI7_RXCSR" group="USB" mask="FFFF" description="Control Status register for Host Rx endpoint7" bit-size="16" read-address="0xFFC03FCC" write-address="0xFFC03FCC" type="IO" target="EMU" />
<register name="USB_EP_NI7_RXCOUNT" group="USB" mask="FFFF" description="Number of bytes received in endpoint7 FIFO" bit-size="16" read-address="0xFFC03FD0" write-address="0xFFC03FD0" type="IO" target="EMU" />
<register name="USB_EP_NI7_TXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint7" bit-size="16" read-address="0xFFC03FD4" write-address="0xFFC03FD4" type="IO" target="EMU" />
<register name="USB_EP_NI7_TXINTERVAL" group="USB" mask="FFFF" description="Sets the NAK response timeout on Endpoint7" bit-size="16" read-address="0xFFC03FD8" write-address="0xFFC03FD8" type="IO" target="EMU" />
<register name="USB_EP_NI7_RXTYPE" group="USB" mask="FFFF" description="Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint7" bit-size="16" read-address="0xFFC03FDC" write-address="0xFFC03FDC" type="IO" target="EMU" />
<register name="USB_EP_NI7_RXINTERVAL" group="USB" mask="FFFF" description="Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint7" bit-size="16" read-address="0xFFC03FF0" write-address="0xFFC03FF0" type="IO" target="EMU" />
<register name="USB_EP_NI7_TXCOUNT" group="USB" mask="FFFF" description="Number of bytes to be written to the endpoint7 Tx FIFO" bit-size="16" read-address="0xFFC03FF8" write-address="0xFFC03FF8" type="IO" target="EMU" />

<register name="USB_DMA_INTERRUPT" group="USB" mask="FFFF" description="Indicates pending interrupts for the DMA channels" bit-size="16" read-address="0xFFC04000" write-address="0xFFC04000" type="IO" target="EMU" />

<register name="USB_DMA0_CONTROL" group="USB" mask="FFFF" description="DMA master channel 0 configuration" bit-size="16" read-address="0xFFC04004" write-address="0xFFC04004" type="IO" target="EMU" def-comment="USB Channel 0 Config Registers" />
<register name="USB_DMA0_ADDRLOW" group="USB" mask="FFFF" description="Lower 16-bits of memory source/destination address for DMA master channel 0" bit-size="16" read-address="0xFFC04008" write-address="0xFFC04008" type="IO" target="EMU" />
<register name="USB_DMA0_ADDRHIGH" group="USB" mask="FFFF" description="Upper 16-bits of memory source/destination address for DMA master channel 0" bit-size="16" read-address="0xFFC0400C" write-address="0xFFC0400C" type="IO" target="EMU" />
<register name="USB_DMA0_COUNTLOW" group="USB" mask="FFFF" description="Lower 16-bits of byte count of DMA transfer for DMA master channel 0" bit-size="16" read-address="0xFFC04010" write-address="0xFFC04010" type="IO" target="EMU" />
<register name="USB_DMA0_COUNTHIGH" group="USB" mask="FFFF" description="Upper 16-bits of byte count of DMA transfer for DMA master channel 0" bit-size="16" read-address="0xFFC04014" write-address="0xFFC04014" type="IO" target="EMU" />

<register name="USB_DMA1_CONTROL" group="USB" mask="FFFF" description="DMA master channel 1 configuration" bit-size="16" read-address="0xFFC04024" write-address="0xFFC04024" type="IO" target="EMU" def-comment="USB Channel 1 Config Registers" />
<register name="USB_DMA1_ADDRLOW" group="USB" mask="FFFF" description="Lower 16-bits of memory source/destination address for DMA master channel 1" bit-size="16" read-address="0xFFC04028" write-address="0xFFC04028" type="IO" target="EMU" />
<register name="USB_DMA1_ADDRHIGH" group="USB" mask="FFFF" description="Upper 16-bits of memory source/destination address for DMA master channel 1" bit-size="16" read-address="0xFFC0402C" write-address="0xFFC0402C" type="IO" target="EMU" />
<register name="USB_DMA1_COUNTLOW" group="USB" mask="FFFF" description="Lower 16-bits of byte count of DMA transfer for DMA master channel 1" bit-size="16" read-address="0xFFC04030" write-address="0xFFC04030" type="IO" target="EMU" />
<register name="USB_DMA1_COUNTHIGH" group="USB" mask="FFFF" description="Upper 16-bits of byte count of DMA transfer for DMA master channel 1" bit-size="16" read-address="0xFFC04034" write-address="0xFFC04034" type="IO" target="EMU" />

<register name="USB_DMA2_CONTROL" group="USB" mask="FFFF" description="DMA master channel 2 configuration" bit-size="16" read-address="0xFFC04044" write-address="0xFFC04044" type="IO" target="EMU" def-comment="USB Channel 2 Config Registers" />
<register name="USB_DMA2_ADDRLOW" group="USB" mask="FFFF" description="Lower 16-bits of memory source/destination address for DMA master channel 2" bit-size="16" read-address="0xFFC04048" write-address="0xFFC04048" type="IO" target="EMU" />
<register name="USB_DMA2_ADDRHIGH" group="USB" mask="FFFF" description="Upper 16-bits of memory source/destination address for DMA master channel 2" bit-size="16" read-address="0xFFC0404C" write-address="0xFFC0404C" type="IO" target="EMU" />
<register name="USB_DMA2_COUNTLOW" group="USB" mask="FFFF" description="Lower 16-bits of byte count of DMA transfer for DMA master channel 2" bit-size="16" read-address="0xFFC04050" write-address="0xFFC04050" type="IO" target="EMU" />
<register name="USB_DMA2_COUNTHIGH" group="USB" mask="FFFF" description="Upper 16-bits of byte count of DMA transfer for DMA master channel 2" bit-size="16" read-address="0xFFC04054" write-address="0xFFC04054" type="IO" target="EMU" />

<register name="USB_DMA3_CONTROL" group="USB" mask="FFFF" description="DMA master channel 3 configuration" bit-size="16" read-address="0xFFC04064" write-address="0xFFC04064" type="IO" target="EMU" def-comment="USB Channel 3 Config Registers" />
<register name="USB_DMA3_ADDRLOW" group="USB" mask="FFFF" description="Lower 16-bits of memory source/destination address for DMA master channel 3" bit-size="16" read-address="0xFFC04068" write-address="0xFFC04068" type="IO" target="EMU" />
<register name="USB_DMA3_ADDRHIGH" group="USB" mask="FFFF" description="Upper 16-bits of memory source/destination address for DMA master channel 3" bit-size="16" read-address="0xFFC0406C" write-address="0xFFC0406C" type="IO" target="EMU" />
<register name="USB_DMA3_COUNTLOW" group="USB" mask="FFFF" description="Lower 16-bits of byte count of DMA transfer for DMA master channel 3" bit-size="16" read-address="0xFFC04070" write-address="0xFFC04070" type="IO" target="EMU" />
<register name="USB_DMA3_COUNTHIGH" group="USB" mask="FFFF" description="Upper 16-bits of byte count of DMA transfer for DMA master channel 3" bit-size="16" read-address="0xFFC04074" write-address="0xFFC04074" type="IO" target="EMU" />

<register name="USB_DMA4_CONTROL" group="USB" mask="FFFF" description="DMA master channel 4 configuration" bit-size="16" read-address="0xFFC04084" write-address="0xFFC04084" type="IO" target="EMU" def-comment="USB Channel 4 Config Registers" />
<register name="USB_DMA4_ADDRLOW" group="USB" mask="FFFF" description="Lower 16-bits of memory source/destination address for DMA master channel 4" bit-size="16" read-address="0xFFC04088" write-address="0xFFC04088" type="IO" target="EMU" />
<register name="USB_DMA4_ADDRHIGH" group="USB" mask="FFFF" description="Upper 16-bits of memory source/destination address for DMA master channel 4" bit-size="16" read-address="0xFFC0408C" write-address="0xFFC0408C" type="IO" target="EMU" />
<register name="USB_DMA4_COUNTLOW" group="USB" mask="FFFF" description="Lower 16-bits of byte count of DMA transfer for DMA master channel 4" bit-size="16" read-address="0xFFC04090" write-address="0xFFC04090" type="IO" target="EMU" />
<register name="USB_DMA4_COUNTHIGH" group="USB" mask="FFFF" description="Upper 16-bits of byte count of DMA transfer for DMA master channel 4" bit-size="16" read-address="0xFFC04094" write-address="0xFFC04094" type="IO" target="EMU" />

<register name="USB_DMA5_CONTROL" group="USB" mask="FFFF" description="DMA master channel 5 configuration" bit-size="16" read-address="0xFFC040A4" write-address="0xFFC040A4" type="IO" target="EMU" def-comment="USB Channel 5 Config Registers" />
<register name="USB_DMA5_ADDRLOW" group="USB" mask="FFFF" description="Lower 16-bits of memory source/destination address for DMA master channel 5" bit-size="16" read-address="0xFFC040A8" write-address="0xFFC040A8" type="IO" target="EMU" />
<register name="USB_DMA5_ADDRHIGH" group="USB" mask="FFFF" description="Upper 16-bits of memory source/destination address for DMA master channel 5" bit-size="16" read-address="0xFFC040AC" write-address="0xFFC040AC" type="IO" target="EMU" />
<register name="USB_DMA5_COUNTLOW" group="USB" mask="FFFF" description="Lower 16-bits of byte count of DMA transfer for DMA master channel 5" bit-size="16" read-address="0xFFC040B0" write-address="0xFFC040B0" type="IO" target="EMU" />
<register name="USB_DMA5_COUNTHIGH" group="USB" mask="FFFF" description="Upper 16-bits of byte count of DMA transfer for DMA master channel 5" bit-size="16" read-address="0xFFC040B4" write-address="0xFFC040B4" type="IO" target="EMU" />

<register name="USB_DMA6_CONTROL" group="USB" mask="FFFF" description="DMA master channel 6 configuration" bit-size="16" read-address="0xFFC040C4" write-address="0xFFC040C4" type="IO" target="EMU" def-comment="USB Channel 6 Config Registers" />
<register name="USB_DMA6_ADDRLOW" group="USB" mask="FFFF" description="Lower 16-bits of memory source/destination address for DMA master channel 6" bit-size="16" read-address="0xFFC040C8" write-address="0xFFC040C8" type="IO" target="EMU" />
<register name="USB_DMA6_ADDRHIGH" group="USB" mask="FFFF" description="Upper 16-bits of memory source/destination address for DMA master channel 6" bit-size="16" read-address="0xFFC040CC" write-address="0xFFC040CC" type="IO" target="EMU" />
<register name="USB_DMA6_COUNTLOW" group="USB" mask="FFFF" description="Lower 16-bits of byte count of DMA transfer for DMA master channel 6" bit-size="16" read-address="0xFFC040D0" write-address="0xFFC040D0" type="IO" target="EMU" />
<register name="USB_DMA6_COUNTHIGH" group="USB" mask="FFFF" description="Upper 16-bits of byte count of DMA transfer for DMA master channel 6" bit-size="16" read-address="0xFFC040D4" write-address="0xFFC040D4" type="IO" target="EMU" />

<register name="USB_DMA7_CONTROL" group="USB" mask="FFFF" description="DMA master channel 7 configuration" bit-size="16" read-address="0xFFC040E4" write-address="0xFFC040E4" type="IO" target="EMU" def-comment="USB Channel 7 Config Registers" />
<register name="USB_DMA7_ADDRLOW" group="USB" mask="FFFF" description="Lower 16-bits of memory source/destination address for DMA master channel 7" bit-size="16" read-address="0xFFC040E8" write-address="0xFFC040E8" type="IO" target="EMU" />
<register name="USB_DMA7_ADDRHIGH" group="USB" mask="FFFF" description="Upper 16-bits of memory source/destination address for DMA master channel 7" bit-size="16" read-address="0xFFC040EC" write-address="0xFFC040EC" type="IO" target="EMU" />
<register name="USB_DMA7_COUNTLOW" group="USB" mask="FFFF" description="Lower 16-bits of byte count of DMA transfer for DMA master channel 7" bit-size="16" read-address="0xFFC040F0" write-address="0xFFC040F0" type="IO" target="EMU" />
<register name="USB_DMA7_COUNTHIGH" group="USB" mask="FFFF" description="Upper 16-bits of byte count of DMA transfer for DMA master channel 7" bit-size="16" read-address="0xFFC040F4" write-address="0xFFC040F4" type="IO" target="EMU" />

</register-extended-definitions>

</visualdsp-extended-xml>
