@E: CG389 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v":241:0:241:19|Reference to undefined module AlignmentLane_Fifo
@E::Errors, while synthesis.

