# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
in_clk(R)->in_clk(R)	0.524    */-0.397        */-0.021        top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D    1
in_clk(F)->in_clk(F)	20.353   -0.395/*        0.000/*         top_inst_peripherals_i/genblk1[0].core_clock_gate/g13/B    1
in_clk(R)->in_clk(R)	0.525    -0.391/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.385        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.384        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.383        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.383        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.383        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.382        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.382        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.382        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.381        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.381        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.380        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.380        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.380        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.379        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.379        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.379        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.379        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.379        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.379        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.378        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.378        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.378        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.378        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.378        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.378        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.377        */-0.022        top_inst_peripherals_i/apb_uart_i/iCharTimeout_reg/D    1
in_clk(R)->in_clk(R)	0.528    */-0.377        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.524    -0.377/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.377        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.525    -0.377/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.377        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.377        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.376        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.376        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]/D    1
in_clk(R)->in_clk(R)	0.523    -0.375/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.375        */-0.012        top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.375        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.374        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.374        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.374        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.374        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.374        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.373        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.373        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.372        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.372        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.371        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.371        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.370        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.370        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.523    -0.370/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.370        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.369        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.369        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.524    -0.369/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.369        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.369        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.368        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/D    1
in_clk(R)->in_clk(R)	0.524    -0.368/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.368        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.366        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.366        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.366        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.364        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.364        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.364        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.363        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.363        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.363        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.363        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.363        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.363        */-0.009        top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.363        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.362        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.361        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.500    -0.361/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.360        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.360        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.360        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.360        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.360        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.524    -0.359/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.359        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.359        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.359        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.359        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.359        */-0.021        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[3]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.359        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.358        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.358        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.523    -0.358/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.358        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.523    -0.358/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.358        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.357        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.357        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.357        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.357        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.357        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.357        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.357        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.356        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.493    -0.356/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.356        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.356        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.356        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.356        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.523    -0.356/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.356        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.356        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.355        */-0.013        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.355        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.355        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.355        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.355        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.355        */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.355        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.355        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.354        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.502    -0.354/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.354        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.354        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.354        */-0.012        top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.354        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.354        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.354        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.354        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.353        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.353        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.353        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.353        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.353        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.353        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.353        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.352        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.352        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.352        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.352        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.351        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.351        */-0.021        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[5]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.350        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.350        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.523    -0.350/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.350        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.350        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.350        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.350        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.350        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.349        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.349        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.349        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.349        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.349        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.349        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.348        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.348        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.348        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.497    -0.348/*        0.011/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.348        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.348        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.348        */-0.011        top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.347        */-0.021        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.347        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.347        */-0.013        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.347        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.347        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.347        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.347        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.347        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.346        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.346        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.346        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.346        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.346        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.492    -0.345/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.345        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.344        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.493    -0.344/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.344/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.344        */-0.008        top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/D    1
in_clk(R)->in_clk(R)	0.502    -0.344/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.344        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/D    1
in_clk(R)->in_clk(R)	0.495    -0.344/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.343        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.492    -0.343/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.524    -0.343/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.499    -0.343/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.342/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.342        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	0.492    -0.342/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.342        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.341        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.340        */-0.007        top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/D    1
in_clk(R)->in_clk(R)	0.489    -0.340/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.340        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.340        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.491    -0.340/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.340        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.339        */-0.020        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.339        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.339        */-0.009        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.491    -0.339/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.339        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.339        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/D    1
in_clk(R)->in_clk(R)	0.500    -0.338/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.338/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.338/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.338        */-0.006        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.500    -0.338/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.337        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/D    1
in_clk(R)->in_clk(R)	0.496    -0.337/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.337/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.337/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.336        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.336        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.336        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.336        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.336        */-0.021        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.336        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.336        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.336        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.336        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.335        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	0.491    -0.335/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.335        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.523    -0.335/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.496    -0.335/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	0.472    -0.335/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.335/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.335        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.501    -0.334/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.334/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.334        */-0.007        top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/D    1
in_clk(R)->in_clk(R)	0.500    -0.333/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.333        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.494    -0.333/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.333/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.333        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.333        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.332        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.332        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_clk(R)->in_clk(R)	0.499    -0.332/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.332        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.331        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.331        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.331        */-0.021        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.492    -0.330/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.330/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.330/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.330        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.330        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.330        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.330        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.330        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.330        */-0.004        top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.330        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.330        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.329        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.329        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.329        */-0.007        top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/D    1
in_clk(R)->in_clk(R)	0.531    */-0.329        */-0.023        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.329        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.329        */-0.003        top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.328        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.328        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.328        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.328        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.496    -0.328/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.327        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.327        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.327        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.327        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.327        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.327        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.327        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.327        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.327        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.327        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/D    1
in_clk(R)->in_clk(R)	0.493    -0.327/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.327/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.327        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.327        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/D    1
in_clk(R)->in_clk(R)	0.492    -0.327/*        0.016/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.326        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.498    -0.326/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.326        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.326        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.326        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.326        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.325        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.325        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.325        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.325        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.324        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]/D    1
in_clk(R)->in_clk(R)	0.498    -0.324/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.324        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.324        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.324        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.324        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	0.499    -0.324/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.324        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.324        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.324        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.324        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.324        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/D    1
in_clk(R)->in_clk(R)	0.491    -0.324/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.324        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.323        */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.521    -0.323/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.323        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.323        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.492    -0.323/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.322        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.322        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.322        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.322        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.322        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.322        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.322        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.322        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.322        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.322        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.321        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.321        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.321        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.321        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.321        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.321        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.320        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.320        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.320        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.320        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.320        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.320        */-0.015        top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.320        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.320        */-0.014        top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.320        */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.320        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.319        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.319        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/D    1
in_clk(R)->in_clk(R)	0.498    -0.319/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.319        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.502    -0.319/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.319        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.501    -0.319/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.319        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.319        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/D    1
in_clk(R)->in_clk(R)	0.498    -0.319/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.318        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	0.494    -0.318/*        0.016/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.524    -0.318/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.318        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.318        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.318        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.502    -0.318/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.318        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.498    -0.318/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.317        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.317        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.317        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.317        */-0.009        top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.317        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.317        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.316        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.316        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.316        */-0.019        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.316        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.489    -0.315/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.315        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.315        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.315        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.315        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.315        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.315        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.495    -0.314/*        0.017/*         top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.314        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.314        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.313        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.313        */-0.019        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.313        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.313        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.313        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.313        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.312        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.501    -0.312/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.312        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/D    1
in_clk(R)->in_clk(R)	0.492    -0.312/*        0.019/*         top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.312        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.312        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.311        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.311        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.311        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.311        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.311        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.311        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.310        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.500    -0.310/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.310/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.310/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.310        */-0.020        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.309        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.309        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.499    -0.309/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.308        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.308        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.489    -0.308/*        0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.308        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.308        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.308        */-0.008        top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/D    1
in_clk(R)->in_clk(R)	0.493    -0.308/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.308        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.494    -0.308/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.308/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.308/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.307        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.307        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.307        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	0.488    -0.307/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TI    1
in_clk(F)->in_clk(F)	20.355   -0.307/*        0.000/*         top_inst_peripherals_i/genblk1[5].core_clock_gate/g13/B    1
in_clk(R)->in_clk(R)	0.523    */-0.307        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.307        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.306        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.306        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/D    1
in_clk(R)->in_clk(R)	0.490    -0.306/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.306        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.306        */-0.022        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.494    -0.305/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.305        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	0.491    -0.305/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.305        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.305        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.496    -0.304/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.304        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.304        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.304        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.304        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/D    1
in_clk(R)->in_clk(R)	0.521    -0.304/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.304        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/D    1
in_clk(R)->in_clk(R)	0.502    -0.303/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.303        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.303        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.303        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.303        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/D    1
in_clk(R)->in_clk(R)	0.512    */-0.302        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.302        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.302        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.302        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.302        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.302        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.302        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.302        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.302        */-0.011        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.301        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.301        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.496    -0.301/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.301/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.301        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.301        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.497    -0.301/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.301        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.301        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/D    1
in_clk(R)->in_clk(R)	0.499    -0.300/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.519    -0.300/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]/D    1
in_clk(R)->in_clk(R)	0.499    -0.300/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.299/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.299/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.299        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.299        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.299        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.299        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/D    1
in_clk(R)->in_clk(R)	0.497    -0.299/*        0.015/*         top_inst_peripherals_i/apb_uart_i/iRTS_reg/TI    1
in_clk(R)->in_clk(R)	0.486    -0.298/*        0.023/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.298        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.492    -0.298/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.297/*        0.017/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/TI    1
in_clk(R)->in_clk(R)	0.493    -0.297/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.297/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.297/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(F)->in_clk(F)	20.354   -0.297/*        0.000/*         top_inst_peripherals_i/genblk1[1].core_clock_gate/g13/B    1
in_clk(R)->in_clk(R)	0.494    -0.297/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.297        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.297        */-0.027        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.296        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.296        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.295        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.295        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.295        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.483    -0.295/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.295        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.295        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.294        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/D    1
in_clk(R)->in_clk(R)	0.504    -0.294/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.294/*        0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.293        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.293        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.293        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.293        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.293        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.502    -0.293/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.292        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.292        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.491    -0.292/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.292        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.498    -0.292/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.292        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.292        */-0.018        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.292        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.291        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.477    -0.291/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.291        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.291        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.290        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.290        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/D    1
in_clk(R)->in_clk(R)	0.500    -0.290/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.290/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.290        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.290        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.290        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.290        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.496    -0.289/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.289/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.289        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.497    -0.289/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.289        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.289        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.518    -0.289/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]/D    1
in_clk(R)->in_clk(R)	0.501    -0.288/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.288        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/D    1
in_clk(R)->in_clk(R)	0.498    -0.288/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.288        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.487    -0.288/*        0.021/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.288/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.288/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.540    */-0.288        */-0.029        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.498    -0.287/*        0.010/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.287        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.287        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.497    -0.287/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.287/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.286        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/D    1
in_clk(R)->in_clk(R)	0.504    -0.286/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.286/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.286/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.286        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.286        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.285        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.285        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.285        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.285        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.285        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.500    -0.285/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.285        */0.008         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.490    -0.284/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.284/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.284/*        0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.284        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.284        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.284        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.284        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.284        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.499    -0.284/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.284        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.284        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.284        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.284        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	0.496    -0.284/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.283        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.283        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.490    -0.283/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.283/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.283/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.283/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.282        */-0.021        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.501    -0.282/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.282/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.282/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.282        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	0.484    -0.281/*        0.025/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.281        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.281        */0.008         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.280        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.500    -0.280/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.279        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.489    -0.279/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.279/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.279/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.279/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.278        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.278        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.278        */-0.004        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.496    -0.278/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.278/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.278/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.278/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.277        */0.006         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.277        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.473    -0.277/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.277        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.277        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	0.489    */-0.277        */0.022         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/D    1
in_clk(R)->in_clk(R)	0.503    -0.277/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.277        */-0.008        top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/D    1
in_clk(R)->in_clk(R)	0.512    */-0.276        */-0.013        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.276        */0.004         top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/D    1
in_clk(R)->in_clk(R)	0.512    */-0.276        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.276        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.499    -0.276/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.276        */-0.014        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.276        */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.479    -0.275/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.275/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.275/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.275/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.275        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.275        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.275        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.487    -0.275/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.274        */-0.013        top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/D    1
in_clk(R)->in_clk(R)	0.536    */-0.274        */-0.027        top_inst_peripherals_i/apb2per_debug_i/CS_reg/D    1
in_clk(R)->in_clk(R)	0.499    -0.274/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.274        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.274        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.273        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.273        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/D    1
in_clk(R)->in_clk(R)	0.490    -0.273/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.273/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.273/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]/D    1
in_clk(R)->in_clk(R)	0.493    -0.273/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.273        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.272        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.272        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.272        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.272        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.272        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/D    1
in_clk(R)->in_clk(R)	0.501    -0.272/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.272        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.272        */-0.018        top_inst_peripherals_i/apb_uart_i/RTSN_reg/D    1
in_clk(R)->in_clk(R)	0.523    */-0.271        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]/D    1
in_clk(R)->in_clk(R)	0.482    -0.271/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.271/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.271        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/D    1
in_clk(R)->in_clk(R)	0.490    -0.271/*        0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.270        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/D    1
in_clk(R)->in_clk(R)	0.505    -0.270/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.270        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.270        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.270        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.270        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.488    -0.269/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.269        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.503    -0.269/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.269/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.269        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.269        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.501    -0.269/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.268/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.268        */-0.006        top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/D    1
in_clk(R)->in_clk(R)	0.524    -0.268/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.268        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.268        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.268        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/D    1
in_clk(R)->in_clk(R)	0.482    -0.267/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.267/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.267/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.267        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.267        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.267        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.267        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.523    -0.266/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.500    -0.266/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.266/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.266        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.523    -0.266/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.523    -0.266/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.496    -0.266/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.265        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.265        */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.265        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.265        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.265        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.265        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.265        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.468    -0.265/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.265/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.265/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.265        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.493    -0.265/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.264        */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.264        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg/D    1
in_clk(R)->in_clk(R)	0.526    */-0.264        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.264        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.264        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/D    1
in_clk(R)->in_clk(R)	0.521    -0.263/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.263        */-0.008        top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/D    1
in_clk(R)->in_clk(R)	0.503    -0.263/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.263/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.263/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.263        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.263        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.263        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.263        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.503    -0.263/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.262/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.262        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.492    -0.262/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.262        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.262        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.261        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.523    -0.261/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.502    -0.261/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.261        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.261/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.261        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.260        */-0.020        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.260        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.492    -0.260/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.260        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.260        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.260        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.260        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.260        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.474    -0.260/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.259/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.259        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.259        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/D    1
in_clk(R)->in_clk(R)	0.507    -0.259/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.259/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg/D    1
in_clk(R)->in_clk(R)	0.505    -0.259/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.259/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.259/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.259/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.258        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.258        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.258        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.258        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.497    -0.258/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.257        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.257        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.516    -0.257/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.257        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/D    1
in_clk(R)->in_clk(R)	0.498    -0.257/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.257/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.257        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.257        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.257        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.257        */-0.031        top_inst_peripherals_i/genblk1[2].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.471    -0.257/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.257/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.257/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.257        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.489    -0.257/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.256/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.256        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.256        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.256        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.256        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.256        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.256        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.255/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/TI    1
in_clk(F)->in_clk(F)	20.399   -0.255/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.505    */-0.255        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.254        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.518    -0.254/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.254        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.254        */-0.016        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.254/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.254        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.253        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.253        */-0.021        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.522    -0.253/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]/D    1
in_clk(R)->in_clk(R)	0.504    -0.253/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.253/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.253        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.253        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.505    -0.253/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.252        */-0.025        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.252        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.485    -0.252/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.252/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.252        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.252        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.251        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.251        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.251        */-0.021        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[4]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.251        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.493    -0.250/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.250        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/D    1
in_clk(R)->in_clk(R)	0.524    -0.250/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]/D    1
in_clk(R)->in_clk(R)	0.482    -0.250/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.250        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.250        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.493    -0.249/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.249/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.249        */-0.013        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.518    -0.249/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.249        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.249        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.482    -0.249/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.249        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.249        */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.249        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.248        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.248        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.248        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.472    -0.248/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.248/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.248        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.503    -0.248/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.248        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.489    -0.248/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.248        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.248        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.247        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.525    -0.247/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.247        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.247        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.247        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.247        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.247        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.247        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.246        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.503    -0.246/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.246        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.246        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.246        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.246        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/D    1
in_clk(R)->in_clk(R)	0.491    -0.246/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.245/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.245        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.245        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.245        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.245        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.498    -0.245/*        0.010/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.245        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.245        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.245        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.480    -0.245/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.244        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/D    1
in_clk(R)->in_clk(R)	0.489    -0.244/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.244/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.244        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.244        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/D    1
in_clk(R)->in_clk(R)	0.523    -0.243/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.243        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.497    -0.243/*        0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.243        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.243        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.499    -0.243/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.242        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/D    1
in_clk(R)->in_clk(R)	0.491    -0.242/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.242        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.242        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/TE    1
in_clk(R)->in_clk(R)	0.479    -0.242/*        0.033/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.242        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.502    -0.242/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.242        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/D    1
in_clk(R)->in_clk(R)	0.482    -0.241/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.241        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.496    -0.241/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.241/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.241        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.499    -0.241/*        0.009/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.520    -0.241/*        -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.241        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.241        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.241        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.518    -0.241/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.240        */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.240        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.487    -0.240/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.240        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.518    -0.240/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	0.482    -0.240/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.240/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.240        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.240        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/D    1
in_clk(R)->in_clk(R)	0.519    -0.240/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.240        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.239        */-0.006        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    -0.239/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.524    -0.239/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.239        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.239        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.239        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.239        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.239        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.473    -0.239/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.239/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.239        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.239/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.239        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.238        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.238        */-0.026        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/D    1
in_clk(R)->in_clk(R)	0.525    */-0.238        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.520    -0.238/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.505    -0.238/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.238        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.238        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.238        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.238        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.237        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.519    -0.237/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.237        */-0.007        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.237        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.236        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.236        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.236        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.236        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	0.486    -0.236/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.236        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.236        */-0.012        top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.236        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.493    -0.236/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.235/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.235        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.235        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.235        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.235        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.235        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/TE    1
in_clk(R)->in_clk(R)	0.522    -0.235/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.235        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.235        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.500    -0.234/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.234        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.234        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.234        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.234        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.234        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.234        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.234        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.233        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.233        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.467    -0.233/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.233        */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/D    1
in_clk(R)->in_clk(R)	0.522    -0.233/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.233        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.232        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.232        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.506    -0.232/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.232        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.232        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.231        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.231        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.231        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.231        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.231        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.231        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.231        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/D    1
in_clk(R)->in_clk(R)	0.518    -0.231/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.489    -0.231/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.231        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.502    -0.231/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.231/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.230        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.230        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.493    -0.230/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.230/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.229        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/TE    1
in_clk(R)->in_clk(R)	0.472    -0.229/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.229        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.229        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.229        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.229        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.229        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.229        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/D    1
in_clk(R)->in_clk(R)	0.487    -0.229/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.229        */-0.018        top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.229        */-0.018        top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.229        */-0.018        top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.229        */-0.018        top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.229/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.229        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.229        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/D    1
in_clk(R)->in_clk(R)	0.524    */-0.228        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.509    -0.228/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.228        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/TE    1
in_clk(R)->in_clk(R)	0.509    -0.228/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.228        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.504    -0.228/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.228        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.509    -0.228/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/TE    1
in_clk(R)->in_clk(R)	0.509    -0.228/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/TE    1
in_tck_i(R)->in_clk(R)	0.516    -0.227/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.227        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.227        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.227        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.227/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.227        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.227/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.227        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.227        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.226        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.501    -0.226/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.226/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.226/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.226/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.226/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.226        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.226        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.226/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.226/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.226        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.487    -0.226/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.225        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.225        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.225        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.225        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.225/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.225        */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.225        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.225        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.225        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.225        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.225        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.225        */-0.005        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.527    -0.225/*        -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.225        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.225        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.224/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.224/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.224        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.224        */-0.026        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.224        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.224        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.224        */-0.011        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.224        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.224        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/TE    1
in_clk(R)->in_clk(R)	0.519    -0.224/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.224        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.224        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.223        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.223        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.223        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.223        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.223        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.500    -0.223/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.223        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.223        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.223        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.223        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.223        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.223        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.223        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	0.524    -0.223/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.223        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.496    -0.223/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.223        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.223        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.223        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.493    -0.223/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.223        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.222        */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.222        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.222        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.222        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.503    -0.222/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.222/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.222        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.222/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.222/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.222/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.222        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.222        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.222        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.222        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.221        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.221        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.221        */-0.025        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.506    -0.221/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.221        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.499    -0.221/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.221        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.221        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.221        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.221        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.221        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.220        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.475    -0.220/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.220        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.220        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.220        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.220        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.220        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.220/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.220        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.220/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.220        */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.501    -0.220/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.220/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.220/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.220        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.220        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.220        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.220        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.220/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.219        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.219        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.219        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.219        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.219        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.219        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.219        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.219        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.219        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.219        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.219        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.219        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.498    -0.218/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.218        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.218        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.218        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.490    -0.218/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.218/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.218/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.218        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.218        */-0.002        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.218        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.218        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.218        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/D    1
in_clk(R)->in_clk(R)	0.524    -0.218/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.218        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.218        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.218        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.523    -0.218/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.218        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.218        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.218        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.217        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.217        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.217/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.217        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.217        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.217        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.217        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.217        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.217        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.482    */-0.217        */0.025         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.216/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.216        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.216        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.216        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.216        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.216        */-0.017        top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/TE    1
in_clk(R)->in_clk(R)	0.497    -0.216/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.216/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.216/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.216        */-0.020        top_inst_core_region_i/lsu_resp_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.500    -0.216/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.216        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/D    1
in_clk(R)->in_clk(R)	0.497    -0.216/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.215        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/D    1
in_clk(R)->in_clk(R)	0.497    -0.215/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.215        */-0.002        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.509    -0.215/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.215        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.215        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.215        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.215        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.215        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.215        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.215        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.215        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.215        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.215        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.527    -0.215/*        -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.215        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.214        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.214        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[0]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.214        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.214        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.214        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.214        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.214        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.214        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.214        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.506    -0.214/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.214        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.214        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.521    -0.213/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.213        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.521    -0.213/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]/D    1
in_clk(R)->in_clk(R)	0.491    -0.213/*        0.017/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.521    -0.213/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.494    -0.213/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.213/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.541    */-0.213        */-0.029        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg/D    1
in_clk(R)->in_clk(R)	0.519    */-0.213        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.213        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.213        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.489    -0.213/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.213/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]/D    1
in_tck_i(R)->in_clk(R)	0.501    -0.213/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.213        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.213        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.213        */-0.003        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.213        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/TE    1
in_clk(R)->in_clk(R)	0.519    -0.212/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.212        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.212        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.212        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.212        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.212/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.212        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.212        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.212        */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.212        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.522    -0.211/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.211        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.211        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.211        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.211        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.211        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.211        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.211        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.524    -0.211/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.211        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.210        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.210        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.210        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.210/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.210/*        0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.210/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.210        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.210        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.477    -0.210/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.210        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.210        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.485    -0.210/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.210        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.210        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.210        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.209        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.209        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.209/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.209        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.209        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.209        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.209/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.209        */-0.019        top_inst_peripherals_i/apb_uart_i/iTXRunning_reg/D    1
in_clk(R)->in_clk(R)	0.506    -0.209/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.209        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.209        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.209        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.209        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.208        */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.208        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.208        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.208        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.208        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.208        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.208        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.208        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.208        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.208/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.208        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.208/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/TI    1
in_clk(R)->in_clk(R)	0.465    -0.208/*        0.043/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.208/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.208/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	0.517    -0.208/*        -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.208        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/TE    1
in_clk(F)->in_clk(F)	20.355   -0.208/*        0.000/*         top_inst_peripherals_i/genblk1[4].core_clock_gate/g13/B    1
in_clk(R)->in_clk(R)	0.518    */-0.207        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.207        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.207        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.207        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.207        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.207        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.207        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.207        */-0.027        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	0.499    -0.207/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.207        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.207        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.207        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.207        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.206        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.499    -0.206/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.206        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.206        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.206        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.206        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.519    -0.206/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.206        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.206        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.206        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.206        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.206        */-0.026        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.206        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.205        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.501    -0.205/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.205        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.205        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.500    -0.204/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.204/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.521    -0.204/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.451    */-0.204        */-0.038        top_inst_peripherals_i/genblk1[4].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.520    */-0.204        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.519    -0.204/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.204        */-0.001        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.204        */-0.001        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.204/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.204        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.204        */-0.001        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.204        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.203        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.203        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.203        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.203/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.203/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.203        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.203        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.203        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.203        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.203        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.203/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.203/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.537    */-0.203        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.203        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.484    -0.203/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.203        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.203        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.203        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.203/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.203        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.202        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.522    -0.202/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]/D    1
in_clk(R)->in_clk(R)	0.500    -0.202/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.202        */-0.011        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.202        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.202        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.506    -0.202/*        -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.202        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.202        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.489    -0.202/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.202/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.491    */-0.202        */0.000         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.202        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.201/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.201/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.495    */-0.201        */-0.000        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.201        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.201        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.201        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.201        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.201        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.201        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.201        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.201        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.201        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.201        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.201        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.201        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.201        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.200        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.200        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.518    -0.200/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]/D    1
in_clk(R)->in_clk(R)	0.493    -0.200/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.200        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.200        */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.486    */-0.200        */0.006         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.200        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.200        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.200        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.200        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.200        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.200        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.200        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.200        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.200        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.200        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.541    */-0.200        */-0.029        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.200        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.200        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.200        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.498    -0.200/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.200        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.200        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.200        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.486    -0.200/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.199        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.506    -0.199/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.199        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.199        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.199        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.199/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.199        */-0.016        top_inst_peripherals_i/apb_uart_i/State_p2_reg/D    1
in_clk(R)->in_clk(R)	0.518    */-0.198        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.198        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.198        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.495    */-0.198        */-0.001        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.198        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.198        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.198        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.198        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.198        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.198        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.198        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.198        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.198        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/TE    1
in_tck_i(R)->in_clk(R)	0.517    -0.198/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.519    -0.198/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.198        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.198        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.198        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.198        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.197        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/D    1
in_clk(R)->in_clk(R)	0.502    -0.197/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.197/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.197        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.197        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.197        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.197        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.196        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.196        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.525    -0.196/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.196        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.196        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.196        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.527    -0.196/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]/D    1
in_clk(R)->in_clk(R)	0.498    -0.196/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.196        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.196        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.196        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.196        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	0.487    */-0.196        */0.007         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.196        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.499    -0.196/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.196/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.195        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.195/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.195        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.195        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.195/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.195/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.195        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.195        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.195        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.195        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.195        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.195        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.520    -0.195/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.195        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.195        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.195        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.195        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.518    */-0.195        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.195/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.195        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.195        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/TE    1
in_clk(R)->in_clk(R)	0.519    -0.194/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.497    -0.194/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.194/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.194/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.194/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.194/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.194        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.194        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.194        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.194        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.193        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.193        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.193        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.193        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.496    -0.193/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.193        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.193        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.515    */-0.193        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.193        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.193        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.193        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.193        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.193        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.504    -0.193/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.193        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.193        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.193        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.492    -0.193/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.193/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.193/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.193/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.193        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.498    -0.192/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.192        */-0.024        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/D    1
in_clk(R)->in_clk(R)	0.491    -0.192/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.192        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.192/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.192        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.475    -0.192/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.192        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.192        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.191        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.191        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.191        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	0.472    -0.191/*        0.041/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.191        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.191        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/D    1
in_clk(R)->in_clk(R)	0.479    -0.191/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.191/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.191        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.491    -0.191/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.191/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.191/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.191/*        0.041/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.191/*        0.041/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.191        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/D    1
in_clk(R)->in_clk(R)	0.507    */-0.191        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.493    */-0.191        */0.001         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.489    -0.191/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.191        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.191        */-0.016        top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.190        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.190        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.190        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.190        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.190        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.190        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.190        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.190        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.190        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.499    -0.190/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.190        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.190        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg/D    1
in_clk(R)->in_clk(R)	0.528    */-0.190        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/D    1
in_clk(R)->in_clk(R)	0.489    -0.190/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.190        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.190        */-0.020        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.190        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.190        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.495    */-0.190        */-0.001        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.189        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.488    -0.189/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.189        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.189        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.189        */-0.013        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.506    -0.189/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.189        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.500    -0.189/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.189/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.189/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.189        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.523    -0.189/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.189        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.189        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.189        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.189        */-0.012        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.188        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.188        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.188        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]/D    1
in_clk(R)->in_clk(R)	0.506    -0.188/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.188        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.188        */-0.004        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.188        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/TE    1
in_clk(F)->in_clk(F)	20.393   -0.188/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.505    -0.188/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.188        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/D    1
in_clk(R)->in_clk(R)	0.520    -0.188/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]/D    1
in_tck_i(R)->in_clk(R)	0.524    */-0.188        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.187        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.506    -0.187/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.187        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.187        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.187        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.510    -0.187/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[12]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.187        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.503    -0.187/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.187        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.187        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.496    -0.186/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.521    -0.186/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	0.496    -0.186/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.476    -0.186/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.186/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.186/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.186/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.186        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/D    1
in_clk(R)->in_clk(R)	0.493    -0.186/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.186/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.186        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.186        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]/D    1
in_clk(R)->in_clk(R)	0.476    -0.186/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/TI    1
in_clk(R)->in_clk(R)	0.476    -0.186/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.186        */-0.021        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.503    -0.186/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.186/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.186        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.186        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.522    -0.185/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.185        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.185        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.185        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.523    -0.185/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.185        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.185        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.519    -0.185/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.185        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	0.524    -0.184/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.184        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.184        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.488    -0.184/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.184        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.184        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.184        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.184        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.496    -0.184/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.184        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.184        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.491    -0.184/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.184/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.184        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.184        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.184        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.184        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.183        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.183/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.183        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.183        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.183        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.183        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.183        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.183/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.520    -0.183/*        -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]/D    1
in_tck_i(R)->in_clk(R)	0.525    */-0.183        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.503    -0.183/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.183        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.183        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.183        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.183        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.183        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.183        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.183        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.183        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/D    1
in_tck_i(R)->in_clk(R)	0.502    -0.183/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.183        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.183/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.183/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.183/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.183        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]/D    1
in_clk(R)->in_clk(R)	0.499    -0.183/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.183/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.183/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.183/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.183/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.183/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.183/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.182        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.182        */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.182        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.182        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.182        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.182        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.182        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.182        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.182        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.182        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.182        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.493    -0.182/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.182        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.182        */-0.025        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.494    -0.182/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.182/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.181        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.181        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.499    -0.181/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.181/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.181        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.181        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.181        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.181        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.181        */-0.021        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.181        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.506    -0.180/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.180/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.180        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.180        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.180        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.180        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.180/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.180/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[3]/D    1
in_clk(R)->in_clk(R)	0.502    -0.180/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.180        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.493    */-0.180        */0.001         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.501    -0.180/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.495    */-0.180        */-0.001        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.523    -0.180/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.180        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.180        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.521    -0.180/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.489    -0.180/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/TI    1
in_tck_i(R)->in_clk(R)	0.501    -0.179/*        0.002/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.505    -0.179/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.179        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.179        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.179        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.179        */-0.019        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.179/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.179        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.179        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.493    */-0.179        */0.001         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.179        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.179        */-0.001        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.179        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.179        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.179        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.179        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.179        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.488    -0.179/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.179        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.493    -0.179/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.179        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.179        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.179        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.178        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.178        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.178        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.178/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.178/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.517    -0.178/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.489    -0.178/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.178        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.178        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.178        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.178        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.178        */-0.016        top_inst_peripherals_i/apb_uart_i/iRTS_reg/D    1
in_clk(R)->in_clk(R)	0.533    */-0.178        */-0.019        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.178        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.178        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.178        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.506    -0.178/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.537    */-0.178        */-0.028        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.178        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.178        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.178        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.178        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.178        */-0.003        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.178        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.178        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.178        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.178        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.178        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.177        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.488    -0.177/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.177        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.177        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.177        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.177        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.177/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.177        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.177/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.177/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.512    */-0.177        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.177        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.177        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.176        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.176        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.176        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.176        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.176/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.520    -0.176/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.488    -0.176/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.176        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.176/*        -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.176        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.176/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.176/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.176/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.176/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	0.501    -0.176/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.176        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.175        */-0.013        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.175        */0.010         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.175        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.175        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.175        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.175        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.175        */-0.001        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.175        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.175        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.175        */-0.021        top_inst_peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg/D    1
in_clk(R)->in_clk(R)	0.504    */-0.175        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.175        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.175        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.175        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.175        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.174        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.174        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.487    -0.174/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.174        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.174/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.174/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.174/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.174/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.174        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	0.489    -0.174/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.174        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.174        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.174        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.174        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.173        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.523    -0.173/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]/D    1
in_clk(R)->in_clk(R)	0.497    -0.173/*        0.015/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.173        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.173        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.173        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.501    -0.173/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.173        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.173        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.173        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.173        */-0.027        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg/D    1
in_clk(R)->in_clk(R)	0.507    */-0.173        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.507    -0.173/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.173        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.173        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.173        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.173        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.173        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.173        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.173        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.173        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.173        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.490    -0.173/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.173        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.173        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/D    1
in_tck_i(R)->in_clk(R)	0.517    -0.172/*        -0.003/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	0.531    */-0.172        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.172        */-0.002        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.172        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.172/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.172        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.172        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.491    -0.172/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.172/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/TI    1
in_tck_i(R)->in_clk(R)	0.525    */-0.172        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.172        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.522    -0.172/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.501    -0.172/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.172        */-0.020        top_inst_peripherals_i/apb_uart_i/State_p1_reg[1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.172        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_spi_clk_i(R)->in_clk(R)	0.503    -0.172/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.172        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.496    -0.172/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.172        */-0.019        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.171        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.486    -0.171/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.171        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.171/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.171        */-0.003        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.171        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.171        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.171        */0.000         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.171        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.171        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.171/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.171        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.171        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.171        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.171        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.170/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.170/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.170        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.170        */0.005         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.170        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.486    -0.170/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.170/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.170/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.170        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.170        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.501    -0.170/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.170        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.501    -0.169/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.169/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.169/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.169/*        0.011/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.512    -0.169/*        -0.006/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.489    -0.169/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.169        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.169        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.488    -0.169/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.169/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.169        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.169        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.169        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.169        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.169        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.169        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.169/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.169/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.169        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.169        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.169        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.169/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.169        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.493    -0.169/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.169/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.169        */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/D    1
in_clk(F)->in_clk(F)	20.426   -0.168/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.501    */-0.168        */-0.002        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	0.519    */-0.168        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.168        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.168/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.168        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.525    */-0.168        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.168        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.168        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.168        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.168        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.168        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]/D    1
in_clk(R)->in_clk(R)	0.521    -0.168/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.168        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.168        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.168        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.168        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.491    -0.168/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.167        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.167        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.167        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.167        */-0.000        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.522    -0.167/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]/D    1
in_tck_i(R)->in_clk(R)	0.498    -0.167/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.167        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.167        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.167        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.501    -0.167/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.167        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.167        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.167        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.167        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.167        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/TE    1
in_clk(R)->in_clk(R)	0.460    */-0.167        */0.039         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.167/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.166/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.166        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.166        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.166        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.485    -0.166/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.166/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.166        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.166        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/D    1
in_tck_i(R)->in_clk(R)	0.498    -0.166/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.510    -0.166/*        -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.166        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.522    -0.166/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.496    -0.166/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.166/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.166        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.166        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.166        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.166        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.166        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.166        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	0.497    -0.166/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.166        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.539    */-0.166        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.166        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.166        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.166        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.166        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.166        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.165        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]/D    1
in_clk(R)->in_clk(R)	0.518    -0.165/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.480    -0.165/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.165        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.165        */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.165        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.165        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.165        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_tck_i(R)->in_clk(R)	0.487    -0.165/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.165        */-0.010        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.165        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.165        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.165        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.165        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.165        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.165        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.165        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.165        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.165        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.500    -0.165/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.165        */-0.009        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.165        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.508    -0.165/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.484    -0.165/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.164        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.479    -0.164/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.164        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.499    -0.164/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.164        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.164        */-0.000        top_inst_peripherals_i/apb_uart_i/iTXFIFORead_reg/D    1
in_clk(R)->in_clk(R)	0.499    */-0.164        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.164        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.164        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.164/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.164        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.164        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.164        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.164/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.164/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.164        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.164/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.164/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.164        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.488    -0.164/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.164        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.164        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.164        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.164        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.488    -0.164/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.164/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.164        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.164        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.487    -0.163/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.163/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/TI    1
in_tck_i(R)->in_clk(R)	0.504    */-0.163        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.500    -0.163/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.519    -0.163/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.163        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.163        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.163        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.163        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.163        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.163        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.163        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.163/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.163        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.163/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.163        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.163        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.162/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.162        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.502    -0.162/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.162        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.162        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.162        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.162        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.162        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.162        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.523    -0.162/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.162        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.162        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.162        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.162        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.162        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]/D    1
in_clk(R)->in_clk(R)	0.489    -0.162/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.162        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.162        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.162/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.162        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.162/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.162/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.162        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.162/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.162        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.162        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.162        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.161        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.161/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.161        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.161        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.473    -0.161/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.161        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.161        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.161        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.161        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.161        */-0.000        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.502    -0.161/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.161        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[18]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.161        */0.002         top_inst_peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.522    */-0.161        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.161        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	0.523    */-0.161        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.161        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.161        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.161        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.161        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.161        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.161        */-0.021        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.161        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/D    1
in_clk(R)->in_clk(R)	0.496    -0.160/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/TI    1
in_tck_i(R)->in_clk(R)	0.526    */-0.160        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.160        */-0.016        top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/TE    1
in_clk(R)->in_clk(R)	0.499    -0.160/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.160        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.160        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.160        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.488    -0.160/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.160/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.160/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.160        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.160        */-0.022        top_inst_peripherals_i/apb_uart_i/iRXFIFOWrite_reg/D    1
in_clk(R)->in_clk(R)	0.507    -0.160/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/TE    1
in_clk(R)->in_clk(R)	0.507    -0.160/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.160/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.160/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/TE    1
in_clk(R)->in_clk(R)	0.545    */-0.160        */-0.031        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.521    */-0.160        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.160        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/TE    1
in_clk(R)->in_clk(R)	0.466    -0.160/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.160        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.160        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.160        */0.007         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.160        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.160        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.159        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.159        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.159        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.521    -0.159/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.159        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.159        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.159        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.159        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.159        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.159        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.159        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.159        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_tck_i(R)->in_clk(R)	0.523    */-0.159        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.159        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.159        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.159        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.159        */-0.016        top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.159        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.159        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.159        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.159        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/D    1
in_clk(R)->in_clk(R)	0.501    -0.159/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.159        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.159        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.159        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.159        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.159        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.159        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.494    -0.159/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.469    */-0.159        */0.030         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.159        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_tck_i(R)->in_clk(R)	0.529    */-0.159        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.159        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.159/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.159        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.159        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.159/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.159        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.159        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.159        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.503    -0.159/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.158        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.158        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/TE    1
in_tck_i(R)->in_clk(R)	0.530    */-0.158        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.158        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.158        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.158        */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.158        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.499    -0.158/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.158        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_tck_i(R)->in_clk(R)	0.502    -0.158/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.510    -0.158/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.158        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.158/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.158/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.501    -0.158/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.158        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.158        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.481    -0.157/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.157/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.157/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.157/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.511    -0.157/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.157        */-0.022        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.505    -0.157/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_tck_i(R)->in_clk(R)	0.528    */-0.157        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.157        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.157        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/D    1
in_clk(R)->in_clk(R)	0.503    -0.157/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.157/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.156        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.156        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.156        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.485    -0.156/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.156        */-0.020        top_inst_peripherals_i/apb_uart_i/iRXFIFOClear_reg/D    1
in_clk(R)->in_clk(R)	0.525    */-0.156        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.156        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.156        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/D    1
in_clk(R)->in_clk(R)	0.516    -0.156/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.156        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.156        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.156        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.156        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.156        */-0.026        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg/D    1
in_clk(R)->in_clk(R)	0.521    */-0.156        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.156        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.156        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.156        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/D    1
in_tck_i(R)->in_clk(R)	0.518    -0.156/*        -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.156        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.156        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.504    -0.156/*        -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.495    -0.156/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.156/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.155/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.155        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.155        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.474    -0.155/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.155/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.155/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.155/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.155/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.155/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.155        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.155        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.155        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.155        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.155        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.155        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.487    -0.155/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.155        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.155/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.502    -0.155/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.155        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.155        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.155/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.155        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.155        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.155        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.155        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.155        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.503    -0.155/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.154        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.154/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/TI    1
in_clk(R)->in_clk(R)	0.473    -0.154/*        0.031/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.154/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.154        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.154        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.154        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.500    -0.154/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.154/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.154/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/TI    1
in_clk(R)->in_clk(R)	0.520    -0.154/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.483    -0.154/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.154        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/D    1
in_tck_i(R)->in_clk(R)	0.525    */-0.154        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.521    -0.154/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.153        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.153        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.153        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.491    -0.153/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.153        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.153        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.153        */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.153        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.497    -0.153/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.153/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.521    -0.153/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.482    -0.153/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.153/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.153/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.153        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.153        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.153        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]/D    1
in_clk(R)->in_clk(R)	0.491    -0.153/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.153/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.153        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.481    -0.153/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.153/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.152/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.152        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]/D    1
in_clk(F)->in_clk(F)	20.399   -0.152/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.493    -0.152/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.152/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.152        */-0.021        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/D    1
in_tck_i(R)->in_clk(R)	0.521    */-0.152        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.484    -0.152/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.152/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.152/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.152/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	0.503    -0.152/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.152        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.152        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.152        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]/D    1
in_clk(R)->in_clk(R)	0.520    -0.152/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.492    -0.152/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.152        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]/D    1
in_clk(R)->in_clk(R)	0.502    -0.152/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.152/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.152        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.493    -0.152/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.152        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.152        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.152        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/D    1
in_clk(R)->in_clk(R)	0.513    -0.152/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.152        */-0.015        top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/D    1
in_clk(R)->in_clk(R)	0.494    -0.152/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.151        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.517    -0.151/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.151        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.151        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.151        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.151        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.151        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_tck_i(R)->in_clk(R)	0.495    -0.151/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.151/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.151        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.151        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.151        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.151        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.488    -0.151/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.151        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.151        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/D    1
in_clk(R)->in_clk(R)	0.377    -0.151/*        -0.016/*        top_inst_peripherals_i/genblk1[1].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.521    -0.151/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.151        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.151/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.151        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.487    -0.151/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.151/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.151        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.150        */0.005         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.150        */0.005         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.150        */0.005         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.150        */0.005         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.150/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.150        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.493    -0.150/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.150/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.150/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.150/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.150        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.492    -0.150/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.150        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.522    -0.150/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.494    -0.150/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.150/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.150        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    -0.150/*        0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_tck_i(R)->in_clk(R)	0.527    */-0.150        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.150        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.150        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.150        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.150        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.150        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.496    -0.150/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.150        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.150        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.513    -0.150/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.149        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.149        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.149        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.480    -0.149/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.149/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.149/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.149/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.516    -0.149/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.520    -0.149/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.492    -0.149/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.149/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/TE    1
in_clk(R)->in_clk(R)	0.477    -0.149/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.149        */-0.012        top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.477    -0.149/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/TE    1
in_clk(R)->in_clk(R)	0.477    -0.149/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/TE    1
in_clk(R)->in_clk(R)	0.477    -0.149/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.149/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.149/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.148/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/TI    1
in_clk(R)->in_clk(R)	0.476    -0.148/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.148/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.148/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.148        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/D    1
in_clk(R)->in_clk(R)	0.492    -0.148/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.148        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/D    1
in_clk(R)->in_clk(R)	0.498    -0.148/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.148/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.148/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.148        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/D    1
in_clk(F)->in_clk(F)	20.354   -0.148/*        0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/g13/B    1
in_clk(R)->in_clk(R)	0.493    -0.148/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.148/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.148/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.148        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.148        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/D    1
in_clk(R)->in_clk(R)	0.486    -0.148/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.148        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.148        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.148        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.501    -0.148/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.148        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.147        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.147        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.147        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.487    -0.147/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.540    */-0.147        */-0.027        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.147        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	0.495    -0.147/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.147/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.147        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/D    1
in_clk(R)->in_clk(R)	0.495    -0.147/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.147        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.500    -0.147/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.147/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.147/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	0.494    */-0.147        */0.000         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.146        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/TE    1
in_tck_i(R)->in_clk(R)	0.506    */-0.146        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.498    -0.146/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.146/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.146        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.146        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.146/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.146/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	0.538    */-0.146        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.146        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_en_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.513    */-0.146        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.146        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.504    -0.146/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.146/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.146/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.146        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.496    -0.146/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.146        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.490    -0.146/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.146/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.146/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.146/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.146/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.146        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.146        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/D    1
in_clk(R)->in_clk(R)	0.486    -0.146/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.146        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.145        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.145        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/D    1
in_clk(R)->in_clk(R)	0.482    -0.145/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.145/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.481    -0.145/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.145/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.145        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.497    -0.145/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.145/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.145/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.145        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.145        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.481    -0.145/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.145/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.145        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.480    -0.145/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.145/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.145/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.145        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.145        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.145        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.480    -0.145/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.145/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.145/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.476    -0.145/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.145        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.145        */0.005         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.145/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.145        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[29]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.145        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.479    -0.144/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.144        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_tck_i(R)->in_clk(R)	0.505    */-0.144        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.491    -0.144/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.144        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/D    1
in_tck_i(R)->in_clk(R)	0.517    */-0.144        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.144        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.484    -0.144/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.144        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.500    -0.144/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.144/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.144        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.144        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.144        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	0.529    */-0.144        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.144        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.478    -0.144/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.144        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.144        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.144        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.144        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	0.482    -0.144/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.144/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.144        */0.005         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.144/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.144/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.144        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.144        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.143        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.143        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/D    1
in_tck_i(R)->in_clk(R)	0.496    -0.143/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.143/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.143/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.143        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]/D    1
in_clk(R)->in_clk(R)	0.491    -0.143/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.143        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.143        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.143        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.143        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_tck_i(R)->in_clk(R)	0.527    */-0.143        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_tck_i(R)->in_clk(R)	0.503    -0.143/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.143/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.143/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.143        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.490    -0.143/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.143/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.143/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.143/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.143/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.143        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.143        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.143        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.143        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.143        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.143        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.471    -0.143/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/TE    1
in_clk(R)->in_clk(R)	0.471    -0.143/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.143        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.478    -0.143/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.143/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.143        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.143        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.143        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.143        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.143        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.143        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.143/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.143/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.142        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.142        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.470    -0.142/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/TE    1
in_clk(R)->in_clk(R)	0.470    -0.142/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/TE    1
in_tck_i(R)->in_clk(R)	0.505    -0.142/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.142        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.490    -0.142/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.142/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.142/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.142/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.142        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.142        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]/D    1
in_clk(R)->in_clk(R)	0.501    -0.142/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.142/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/TI    1
in_tck_i(R)->in_clk(R)	0.510    */-0.142        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.142        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.142        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.142/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.142/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.494    */-0.142        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.496    -0.142/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.142        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.142        */0.001         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.142        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.142        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	0.480    -0.142/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.142        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.142        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.142        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.142        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.142        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.142        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.141        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.141        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.141        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.141        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.141        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.141        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.141        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.141        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.141        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.141/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.141        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.141        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/D    1
in_clk(R)->in_clk(R)	0.490    -0.141/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.141        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/D    1
in_tck_i(R)->in_clk(R)	0.502    -0.141/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.141        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]/D    1
in_clk(R)->in_clk(R)	0.498    -0.141/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.141        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.141        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.141        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.141/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.141        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.489    -0.141/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.141        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.141        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.141        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/D    1
in_clk(R)->in_clk(R)	0.541    */-0.141        */-0.027        top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff1_reg/D    1
in_clk(R)->in_clk(R)	0.499    */-0.141        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.141        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.141        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_tck_i(R)->in_clk(R)	0.477    -0.141/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.141        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_tck_i(R)->in_clk(R)	0.477    -0.141/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	0.477    -0.141/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.141        */-0.017        top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg/D    1
in_clk(R)->in_clk(R)	0.523    */-0.141        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.140        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.493    -0.140/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.140        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.140        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.485    -0.140/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.140        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.140        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.140        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.140/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.140        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]/D    1
in_clk(R)->in_clk(R)	0.477    -0.140/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.140        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.140        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_tck_i(R)->in_clk(R)	0.502    -0.140/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.140        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/TE    1
in_tck_i(R)->in_clk(R)	0.519    */-0.140        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.140        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.140        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.522    -0.140/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.140        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/D    1
in_clk(R)->in_clk(R)	0.486    -0.140/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.140        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.140        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.140        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.140        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.485    -0.140/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.140/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.492    */-0.140        */0.012         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.140        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.489    -0.140/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.140        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.140        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.139        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.139        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.139        */0.016         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.468    -0.139/*        0.042/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.139        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.139        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.139        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.139        */0.016         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.139        */0.016         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.139        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.522    -0.139/*        -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[21]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.139        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.139        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.139        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.139        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.139        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.139        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.495    -0.139/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.139        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.139        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.477    -0.139/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.139/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.139/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.139        */0.016         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.139        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.139        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.139        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.504    -0.139/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.139/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.495    */-0.139        */-0.001        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.139        */-0.020        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.487    -0.139/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.139        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.139        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.494    -0.139/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.139/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.139        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.139        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.139        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.139        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.489    -0.139/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.139/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.138/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.138        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/D    1
in_tck_i(R)->in_clk(R)	0.499    -0.138/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.138        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.138        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.138        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.138        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.138        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.138        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.138        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.138        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.499    -0.138/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/TI    1
in_tck_i(R)->in_clk(R)	0.529    */-0.138        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.496    -0.138/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.138        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.138        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.138        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.476    -0.138/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.138        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.138        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.138        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.502    -0.138/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.137        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.137        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.137        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.137        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.137        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.137        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.137        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.137        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.137        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.137        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.137        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.137        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.137/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.137        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.137        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.137        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.137        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.137/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.137/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.137        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.137        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.137/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.137        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.137        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.137        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.137        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.137        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.137        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]/D    1
in_clk(R)->in_clk(R)	0.490    -0.137/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.137        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.137        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.137/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.137/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.137        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.137        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.136        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.136        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.503    -0.136/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.136        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.136        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.482    -0.136/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.136        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.482    -0.136/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.136        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.136        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.136        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/D    1
in_clk(R)->in_clk(R)	0.480    -0.136/*        0.031/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.136        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.136        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.136        */-0.007        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.136        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]/D    1
in_clk(R)->in_clk(R)	0.488    */-0.136        */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.488    */-0.136        */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.136        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.136        */-0.019        top_inst_peripherals_i/apb_uart_i/iTXStart_reg/D    1
in_clk(R)->in_clk(R)	0.500    */-0.136        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.136/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/TI    1
in_clk(R)->in_clk(R)	0.488    */-0.136        */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.136        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.136        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]/D    1
in_clk(R)->in_clk(R)	0.482    -0.136/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.136/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.136/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.136        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.136        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.136        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.136        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.136        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.136/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.136        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.136        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.135        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.135/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.135        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.135        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.135        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.135        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.135        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.135/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.135/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.135/*        -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.135        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.135        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.135        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.135        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.135        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.135        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.135        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.135        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]/D    1
in_clk(R)->in_clk(R)	0.487    -0.135/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.135        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/TE    1
in_tck_i(R)->in_clk(R)	0.533    */-0.135        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.494    -0.135/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.135/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.135/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.135/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.135/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.135/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.135/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.135/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/D    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.135        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.135        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.135        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/D    1
in_clk(R)->in_clk(R)	0.495    -0.135/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.135        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.135        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_tck_i(R)->in_clk(R)	0.497    -0.135/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.538    */-0.135        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.134        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.134        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/D    1
in_clk(R)->in_clk(R)	0.492    -0.134/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.134/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.134        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.134        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.504    -0.134/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.134        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.477    -0.134/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.134/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.134        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.498    -0.134/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.134        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.492    -0.134/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.134        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.134        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.134        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.134        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/D    1
in_clk(R)->in_clk(R)	0.493    -0.134/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.134/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.532    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[1]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.134        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.134        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.134        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.503    -0.134/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.134        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.133        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.133        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.133        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.133        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.487    -0.133/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/TE    1
in_tck_i(R)->in_clk(R)	0.531    */-0.133        */-0.022        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/D    1
in_clk(R)->in_clk(R)	0.522    */-0.133        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.487    -0.133/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.133        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.133/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.133        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.133        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.133        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.133        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.133        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.133/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.133        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.133        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]/D    1
in_clk(R)->in_clk(R)	0.476    -0.133/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.133        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.133        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.133        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.505    -0.133/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.133        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]/D    1
in_clk(R)->in_clk(R)	0.488    -0.133/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.133/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.133        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.133        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.133/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.133        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.133        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.133        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.133        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.133        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.132        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	0.493    -0.132/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.132        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.132        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.132/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.132        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.493    -0.132/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.132/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_tck_i(R)->in_clk(R)	0.527    */-0.132        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.523    -0.132/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.522    -0.132/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.132        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/D    1
in_clk(R)->in_clk(R)	0.492    -0.132/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.132        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BG2/iQ_reg/D    1
in_clk(R)->in_clk(R)	0.535    */-0.132        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.499    -0.132/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/TI    1
in_tck_i(R)->in_clk(R)	0.513    */-0.132        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.132        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/boot_done_q_reg/D    1
in_clk(R)->in_clk(R)	0.500    -0.132/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.132        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.132        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.132        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.132        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.132        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/D    1
in_tck_i(R)->in_clk(R)	0.521    */-0.132        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_tck_i(R)->in_clk(R)	0.503    */-0.132        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.502    -0.132/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.532    */-0.132        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[3]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.132        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.132        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.498    -0.131/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.131        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.131        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.131        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.131        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.491    */-0.131        */0.018         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.131/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.131        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[17]/D    1
in_clk(R)->in_clk(R)	0.497    -0.131/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.131        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/D    1
in_spi_clk_i(R)->in_clk(R)	0.530    */-0.131        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[14]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.131        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.131        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]/D    1
in_tck_i(R)->in_clk(R)	0.500    -0.131/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.467    -0.131/*        0.043/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.131        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.470    -0.131/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.131/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.131        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.483    */-0.131        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.131/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.131/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.131/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.131        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.494    -0.131/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.130/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.130        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.130        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.494    -0.130/*        0.010/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.490    -0.130/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.130        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.130        */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.130        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.130/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.130        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/D    1
in_tck_i(R)->in_clk(R)	0.525    */-0.130        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.130        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.130        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.130        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.130        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.130        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.130        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.130/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.130        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.130        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.130        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.130        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.130        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.130        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.130        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.130        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.129        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.129        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.129        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.129        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.129        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/D    1
in_clk(R)->in_clk(R)	0.492    -0.129/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/TI    1
in_tck_i(R)->in_clk(R)	0.501    */-0.129        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.129        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.129        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.506    -0.129/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.129/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.129        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.129        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/D    1
in_clk(R)->in_clk(R)	0.494    -0.129/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.129        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.129        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.129        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.129        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.502    -0.129/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.129/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.129/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.129/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.129        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.129        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.129/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.129/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.129        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.129        */-0.009        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.503    -0.129/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.129        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.498    -0.129/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.129        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.129        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]/D    1
in_clk(R)->in_clk(R)	0.488    -0.129/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/TI    1
in_tck_i(R)->in_clk(R)	0.495    -0.129/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.129/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.129/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.129/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.129        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.129        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.129        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.501    -0.129/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.128/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.128        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.128/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.128/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.128        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.128        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/TE    1
in_tck_i(R)->in_clk(R)	0.521    */-0.128        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.469    -0.128/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.128/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.128        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.128/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.128/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.128        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.128        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.128        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.128        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.128        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.128/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.128        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.505    -0.128/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.483    -0.128/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.128        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.489    -0.128/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.517    */-0.128        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[29]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.128        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.128        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.128        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.128        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.128        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.128        */-0.025        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.495    -0.128/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/TI    1
in_clk(R)->in_clk(R)	0.471    -0.128/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.128/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.128        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.481    -0.128/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.128/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.128/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[11]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.128        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.498    -0.128/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.128/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.128/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.128/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.127        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.127        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.127        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.489    -0.127/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.127/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.127/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.127        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.127        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.127        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.496    -0.127/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.127        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.127        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.127/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.127/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.521    -0.127/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.127        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.127        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.127        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]/D    1
in_clk(R)->in_clk(R)	0.496    -0.127/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.127        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[6]/D    1
in_clk(R)->in_clk(R)	0.498    -0.127/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.127        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.127        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.126        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.126        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/D    1
in_clk(R)->in_clk(R)	0.521    -0.126/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.126        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.126        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.126        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.126        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.126        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.126        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.495    -0.126/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.126        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.126        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.126        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.126        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.501    -0.126/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.126        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.126        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.469    -0.126/*        0.034/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.126        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.498    -0.126/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.126        */-0.002        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/D    1
in_clk(R)->in_clk(R)	0.497    -0.126/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.126/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.126        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.126        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]/D    1
in_clk(R)->in_clk(R)	0.496    -0.126/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.126/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.126/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.126/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.126/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/TI    1
in_tck_i(R)->in_clk(R)	0.532    */-0.125        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.488    -0.125/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.125        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.541    */-0.125        */-0.029        top_inst_core_region_i/instr_ram_mux_i/port1_rvalid_o_reg/D    1
in_clk(R)->in_clk(R)	0.528    */-0.125        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.125        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.125        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.125        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/D    1
in_clk(R)->in_clk(R)	0.486    -0.125/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.125        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/D    1
in_clk(R)->in_clk(R)	0.497    -0.125/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.125        */-0.018        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.491    -0.125/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.532    */-0.125        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[4]/D    1
in_clk(R)->in_clk(R)	0.497    -0.125/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.125        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.125        */-0.008        top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/D    1
in_clk(R)->in_clk(R)	0.503    -0.125/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.125        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.125        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.125        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/D    1
in_tck_i(R)->in_clk(R)	0.527    */-0.125        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.541    */-0.124        */-0.027        top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_n_reg/D    1
in_clk(R)->in_clk(R)	0.530    */-0.124        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.124        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.124        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.124        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.124        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.124        */-0.006        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.124        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.124        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.124        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.124/*        0.010/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.124        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.124        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.124        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.124        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.124        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.124        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.124        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.124        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.124        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/D    1
in_clk(R)->in_clk(R)	0.494    -0.124/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.124        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.124        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.514    -0.124/*        -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.494    -0.124/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.124        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.501    -0.124/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.124/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.124        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.124        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.541    */-0.124        */-0.027        top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff0_reg/D    1
in_clk(R)->in_clk(R)	0.514    -0.124/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.123        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/D    1
in_clk(R)->in_clk(R)	0.524    -0.123/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.482    -0.123/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.123/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.123        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.123        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.123        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.123/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.123        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.123        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/D    1
in_clk(R)->in_clk(R)	0.522    -0.123/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.123        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.471    -0.123/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.123        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]/D    1
in_clk(R)->in_clk(R)	0.489    -0.123/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.516    */-0.123        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[28]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.123        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.510    -0.123/*        0.004/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.123        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.123        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/D    1
in_clk(R)->in_clk(R)	0.507    -0.123/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.123/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.123        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.123        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.123        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.123/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_tck_i(R)->in_clk(R)	0.487    -0.123/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.123/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.123        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.489    -0.123/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.515    -0.123/*        -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.123        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.123        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.122        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.122/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.122/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.122        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.122        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.122        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.122        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.122        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.122        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.122        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/D    1
in_clk(R)->in_clk(R)	0.488    */-0.122        */0.008         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.122        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.122        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.122        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.122        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.122        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.122        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.122        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.122        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.122        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.500    -0.122/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.122/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.122        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.122        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/D    1
in_clk(R)->in_clk(R)	0.504    -0.122/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.122        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.122        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.122/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.122/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.122        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.122        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.122        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.122        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.122        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.122        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.486    -0.122/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.122/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.122        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.122        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.122/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.122        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.122        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.121        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.121        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/D    1
in_tck_i(R)->in_clk(R)	0.500    -0.121/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.121        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.121        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.121        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.121        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.121        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.121        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.121        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.121        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.121        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.121        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/D    1
in_tck_i(R)->in_clk(R)	0.481    -0.121/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.121        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.121        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.121/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/TI    1
in_clk(R)->in_clk(R)	0.487    -0.121/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.121        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.483    -0.121/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.121        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.121        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.121        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	0.495    -0.121/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.121        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/D    1
in_tck_i(R)->in_clk(R)	0.481    -0.121/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.121/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.121        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.121        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.121        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.121        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.121        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/D    1
in_clk(R)->in_clk(R)	0.492    -0.121/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.121        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.504    -0.121/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.121/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.121        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/D    1
in_clk(R)->in_clk(R)	0.485    -0.120/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.120        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.516    -0.120/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.120        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/branch_in_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.519    */-0.120        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.120        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.488    -0.120/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.120        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]/D    1
in_tck_i(R)->in_clk(R)	0.527    */-0.120        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.120        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]/D    1
in_clk(R)->in_clk(R)	0.474    -0.120/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_tck_i(R)->in_clk(R)	0.506    */-0.120        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.120        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.120        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.120        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.120        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.120        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.487    -0.120/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.120        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.495    -0.120/*        0.009/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.120        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.493    -0.120/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_tck_i(R)->in_clk(R)	0.479    -0.120/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.120        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.120        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.120        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.120/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.120/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.120        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.120        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.120        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.119        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.119        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.119        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.119        */0.010         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_tck_i(R)->in_clk(R)	0.531    */-0.119        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.119        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.502    -0.119/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.119/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/TI    1
in_clk(R)->in_clk(R)	0.505    -0.119/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.119        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]/D    1
in_tck_i(R)->in_clk(R)	0.517    */-0.119        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.494    -0.119/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.119/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.119        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.119        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.119        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.470    -0.119/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.119        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.504    -0.119/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.119/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TI    1
in_clk(R)->in_clk(R)	0.537    */-0.119        */-0.025        top_inst_peripherals_i/apb_uart_i/UART_TX/iLast_reg/D    1
in_clk(R)->in_clk(R)	0.530    */-0.119        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.119        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.119        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.119        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.119        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.119        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.119        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.119        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/D    1
in_clk(R)->in_clk(R)	0.494    -0.119/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.119/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	0.526    */-0.119        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.118        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.485    -0.118/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.118/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.118        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.494    -0.118/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.118        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.487    -0.118/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.118        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.118        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.118        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.118        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.118        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.118        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/D    1
in_tck_i(R)->in_clk(R)	0.512    */-0.118        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.118        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.495    -0.118/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.118        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.492    -0.118/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.118        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.118        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.118        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]/D    1
in_clk(R)->in_clk(R)	0.497    -0.118/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.118        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.118        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.118        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.118        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.118        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.118        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.118        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.118        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.522    -0.118/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.118        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.118        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/D    1
in_clk(R)->in_clk(R)	0.482    -0.118/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.117        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.117        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.117        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.117        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.117        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/D    1
in_clk(R)->in_clk(R)	0.482    -0.117/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.117        */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.117        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.494    -0.117/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.117        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.117        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_tck_i(R)->in_clk(R)	0.478    -0.117/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	0.478    -0.117/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.117        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.513    -0.117/*        -0.003/*        top_inst_peripherals_i/apb_uart_i/DTRN_reg/D    1
in_clk(R)->in_clk(R)	0.482    -0.117/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.117/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/TE    1
in_tck_i(R)->in_clk(R)	0.499    -0.117/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.117/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.117/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.117/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.117/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.117        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.117        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.117        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.117/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.117        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.117        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.116        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/D    1
in_clk(R)->in_clk(R)	0.509    -0.116/*        0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.116        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.116        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.116        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.116/*        0.012/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.116        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	0.502    -0.116/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.116        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.116        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.116        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.116        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.116        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.116        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.116        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.523    -0.116/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.116        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.485    -0.116/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.116/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.116/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.116        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.503    -0.116/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.116        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/D    1
in_tck_i(R)->in_clk(R)	0.477    -0.116/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.116/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.116        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.116        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.116        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.116        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.498    -0.116/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.116        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.116        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.115        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.115        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.115        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.503    -0.115/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.115        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.522    -0.115/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[1]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.115        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_tck_i(R)->in_clk(R)	0.501    */-0.115        */0.006         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.115        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.115        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.115        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/D    1
in_clk(R)->in_clk(R)	0.489    -0.115/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.115        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.115        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.115        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.115/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.115        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.115        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.115/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.115        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.483    -0.115/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.115        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_tck_i(R)->in_clk(R)	0.512    */-0.115        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.115        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.115        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/D    1
in_clk(R)->in_clk(R)	0.485    -0.115/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.115        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.115        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.504    -0.115/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.115        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.493    -0.115/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.115        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.114        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.114        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.114        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.114        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.114        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[15]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.114        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.114        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.114        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.114        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.114        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.114        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.114        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_tck_i(R)->in_clk(R)	0.523    */-0.114        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(F)->in_clk(F)	20.445   */-0.114        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/g914/B    1
in_clk(R)->in_clk(R)	0.503    */-0.114        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.114        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.114        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/D    1
in_clk(R)->in_clk(R)	0.462    */-0.114        */0.037         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TI    1
in_clk(F)->in_clk(F)	20.397   -0.114/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.503    */-0.114        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.114        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.114        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/D    1
in_tck_i(R)->in_clk(R)	0.519    */-0.114        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.114        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.114        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.114        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.496    -0.114/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/TI    1
in_tck_i(R)->in_clk(R)	0.506    -0.114/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.114        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	0.484    -0.114/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.114        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.504    -0.114/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.114        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.114        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.113        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.113        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.113        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/D    1
in_clk(R)->in_clk(R)	0.497    -0.113/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.113        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/D    1
in_tck_i(R)->in_clk(R)	0.499    -0.113/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_tck_i(R)->in_clk(R)	0.500    -0.113/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.113        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.113        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.469    -0.113/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.113        */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.113        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.113        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.113        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.113        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.474    -0.113/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.113        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.113        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.113        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/D    1
in_spi_clk_i(R)->in_clk(R)	0.506    -0.113/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.113        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.113        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.113        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_tck_i(R)->in_clk(R)	0.507    */-0.113        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.113        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.113        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.484    -0.113/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/TI    1
in_clk(R)->in_clk(R)	0.476    -0.113/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/TI    1
in_clk(R)->in_clk(R)	0.476    -0.113/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.113        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.113        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.113        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.483    -0.113/*        0.028/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.113/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.113        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.464    -0.113/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/TE    1
in_clk(R)->in_clk(R)	0.524    -0.113/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]/D    1
in_clk(R)->in_clk(R)	0.463    -0.113/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/TE    1
in_clk(R)->in_clk(R)	0.537    */-0.113        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.113/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.113        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]/D    1
in_clk(R)->in_clk(R)	0.493    */-0.113        */0.011         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.113        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.112        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.507    -0.112/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/TI    1
in_clk(R)->in_clk(R)	0.514    -0.112/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.476    -0.112/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.112/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.496    -0.112/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.504    -0.112/*        -0.000/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.541    */-0.112        */-0.028        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.112        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.112        */0.011         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.112        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.502    -0.112/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.112        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.112        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.112        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.493    -0.112/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.112        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.112        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.112        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.112        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.112        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.485    -0.112/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.112/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.112        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.501    -0.112/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.112/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.112        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.112        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.485    -0.112/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TI    1
in_tck_i(R)->in_clk(R)	0.489    -0.111/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.511    -0.111/*        0.003/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.501    -0.111/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.111/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.111        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.111        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.111        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.111        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.111        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.487    -0.111/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.111        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.111        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.111        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.111/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.111        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.501    -0.111/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.537    */-0.111        */-0.024        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.111        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.491    -0.111/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.111/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.111        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	0.498    -0.111/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.510    -0.111/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.111        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.111        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.111        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.111        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.476    -0.111/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.111        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/D    1
in_clk(R)->in_clk(R)	0.462    -0.111/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.111        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.510    -0.111/*        -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.491    */-0.111        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.491    */-0.111        */0.016         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.111        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]/D    1
in_tck_i(R)->in_clk(R)	0.527    */-0.111        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.503    -0.111/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.111        */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.111        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.487    */-0.110        */0.008         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.110        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]/D    1
in_clk(R)->in_clk(R)	0.504    -0.110/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.110        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_tck_i(R)->in_clk(R)	0.518    */-0.110        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.110        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.110        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.110        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.110        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.110        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]/D    1
in_clk(R)->in_clk(R)	0.495    -0.110/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.110        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.503    -0.110/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.110        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.110        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.110        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.110        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.110        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.110        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.509    -0.110/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.110        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.110        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.110/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.110/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/TI    1
in_tck_i(R)->in_clk(R)	0.482    -0.110/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.110        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.495    -0.110/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.110        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.504    -0.110/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.110        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]/D    1
in_clk(R)->in_clk(R)	0.499    -0.110/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.110/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.110        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.503    -0.110/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/TI    1
in_tck_i(R)->in_clk(R)	0.477    -0.110/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.110/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.110        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.477    -0.110/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	0.477    -0.110/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.109        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.501    -0.109/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.109        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.109        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.109        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.109        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.109        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.109        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.109        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.109        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.109        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.109        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.109        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_tck_i(R)->in_clk(R)	0.486    -0.109/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.109        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]/D    1
in_tck_i(R)->in_clk(R)	0.486    -0.109/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.109        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.109        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.109        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.109        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.109/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.109        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.485    */-0.109        */0.010         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/D    1
in_clk(R)->in_clk(R)	0.490    -0.109/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.109        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.109        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.497    -0.109/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.520    -0.109/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]/D    1
in_spi_clk_i(R)->in_clk(R)	0.505    -0.109/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.109        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	0.499    -0.109/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.109        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/D    1
in_clk(R)->in_clk(R)	0.504    -0.109/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.109/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.109        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.108/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.108/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.108        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.108        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.108        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/D    1
in_clk(R)->in_clk(R)	0.502    -0.108/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.108/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.108        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.108        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.108        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]/D    1
in_tck_i(R)->in_clk(R)	0.500    */-0.108        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.108        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.108        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.108        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_tck_i(R)->in_clk(R)	0.524    */-0.108        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.504    -0.108/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.108        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.108        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.108        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.108        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[1]/D    1
in_clk(R)->in_clk(R)	0.482    -0.108/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.524    -0.108/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.504    -0.108/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.108        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.108        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.108        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.108        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.108        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.108        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/D    1
in_clk(R)->in_clk(R)	0.492    -0.108/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.473    -0.108/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.108        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.108        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_tck_i(R)->in_clk(R)	0.496    -0.108/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.108        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.108        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.108        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.108        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]/D    1
in_clk(R)->in_clk(R)	0.519    -0.108/*        -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.483    -0.107/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.107        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/D    1
in_clk(R)->in_clk(R)	0.477    -0.107/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_tck_i(R)->in_clk(R)	0.516    */-0.107        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.107        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.107        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.107        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.107        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.107        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.107        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.107        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.496    -0.107/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.107/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.107        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.107        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.107        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.107        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.107/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.107        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.107        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.107        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.107        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.486    -0.107/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.107/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.107        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.107        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TX/iFinished_reg/D    1
in_clk(R)->in_clk(R)	0.502    -0.107/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.107/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.107/*        0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_tck_i(R)->in_clk(R)	0.495    -0.107/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.107        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.107        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.107        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RX/PE_reg/D    1
in_clk(R)->in_clk(R)	0.458    -0.107/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/TE    1
in_clk(R)->in_clk(R)	0.458    -0.107/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/TE    1
in_clk(R)->in_clk(R)	0.479    -0.107/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.107        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.107        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.107        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.457    -0.107/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.107/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.107        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.492    */-0.107        */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	0.524    */-0.107        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_tck_i(R)->in_clk(R)	0.475    -0.106/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	0.475    -0.106/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	0.475    -0.106/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.106        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.106        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.106        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.477    -0.106/*        0.038/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.106/*        0.038/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.106/*        0.038/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.106/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.106        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.106        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.457    -0.106/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.106        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.106        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.496    -0.106/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.496    -0.106/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.506    -0.106/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.106        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.106        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.106        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.524    -0.106/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.106        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.503    -0.106/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.106        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.106        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.496    -0.106/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.106        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.106        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.106        */0.004         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.106        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.106        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.106        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.476    -0.106/*        0.038/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.106        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.106        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.106        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.496    -0.106/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.106        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.106        */-0.023        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.106        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.106        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.512    -0.106/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.106        */0.005         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.106        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.105        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.105        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.105        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.105        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.502    -0.105/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.105        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.105        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.485    -0.105/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.105        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.381    */-0.105        */-0.022        top_inst_peripherals_i/genblk1[0].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.508    */-0.105        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.105        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.105        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/D    1
in_clk(R)->in_clk(R)	0.485    -0.105/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.105        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.105/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.105/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.105        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.105        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_tck_i(R)->in_clk(R)	0.517    */-0.105        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.105        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.105        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.105        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.492    -0.105/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.105        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.105/*        0.019/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.104/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.104        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.104/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.104/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.104        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]/D    1
in_clk(R)->in_clk(R)	0.491    -0.104/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.104        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.104        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.104/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.495    -0.104/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.104        */-0.022        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.104        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.104        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.104        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.104        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.104        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.104        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.104        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.104        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.104/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.476    -0.104/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.476    -0.104/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.104        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.104/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.104        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.104        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.104        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.104        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.104        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.507    -0.104/*        -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.484    -0.104/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.104        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.104        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.104        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	0.475    -0.104/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.516    -0.104/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.104        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.104        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.104        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.518    -0.104/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.104        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.104        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.104        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.104        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.104        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/D    1
in_clk(R)->in_clk(R)	0.497    -0.104/*        0.020/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.104/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.104        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.104        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.104        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.104        */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.104        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.502    -0.103/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.103        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_tck_i(R)->in_clk(R)	0.498    -0.103/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.103/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.103/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.103        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.103/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.103        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.103        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_tck_i(R)->in_clk(R)	0.518    */-0.103        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.103        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.521    -0.103/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.474    -0.103/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.103        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.103        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.103/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.494    */-0.103        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.103        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.103        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.103/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.103/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.103        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.103        */0.002         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.103/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.103        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.474    -0.103/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.103        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]/D    1
in_spi_clk_i(R)->in_clk(R)	0.532    */-0.103        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[6]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.103        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.103        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.103        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.103        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.103        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.491    -0.103/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.103/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.103/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.103        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.103        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.103        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.103/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.103/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.103/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.103/*        -0.003/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.493    -0.103/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.103        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.103        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	0.525    -0.103/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	0.478    -0.103/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.103        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.103        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.103        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_tck_i(R)->in_clk(R)	0.500    -0.103/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.103        */-0.024        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.486    -0.102/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.102        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.102/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.102        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.102        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]/D    1
in_clk(R)->in_clk(R)	0.489    -0.102/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.102        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.102        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.102        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.102        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.102        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.102        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.102        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]/D    1
in_clk(R)->in_clk(R)	0.494    -0.102/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.102        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg/D    1
in_clk(R)->in_clk(R)	0.494    -0.102/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.102/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.102/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.102/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.102/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.102        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.102        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/D    1
in_clk(R)->in_clk(R)	0.489    -0.102/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.102/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.102        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.102        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.102        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.489    -0.102/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.102/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.102/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.102        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.102        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.102        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.102/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.102        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.494    -0.102/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.102        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.102        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.102        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.101        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.101        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.101        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.101        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.101        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/D    1
in_clk(R)->in_clk(R)	0.492    -0.101/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.503    -0.101/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.101        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.489    -0.101/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.494    */-0.101        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_spi_clk_i(R)->in_clk(R)	0.496    -0.101/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.101        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]/D    1
in_clk(R)->in_clk(R)	0.504    -0.101/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.101        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.101        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.101        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.101        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.101        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.101        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.101        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.101        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/D    1
in_clk(R)->in_clk(R)	0.500    -0.101/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	0.517    -0.101/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.101        */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.101        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.493    -0.101/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.101/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.101/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.101        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.101        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.101        */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.101/*        0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.101        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.101        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.101        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.505    -0.101/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/TI    1
in_tck_i(R)->in_clk(R)	0.503    -0.100/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.100        */-0.025        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.504    -0.100/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.100/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.100        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]/D    1
in_clk(R)->in_clk(R)	0.505    -0.100/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.100        */-0.019        top_inst_peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg/D    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.100/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.100        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.501    -0.100/*        0.012/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.100/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.100        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.487    -0.100/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.100/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.515    -0.100/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.100        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.100        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.100        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]/D    1
in_clk(R)->in_clk(R)	0.489    -0.100/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.100        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.100        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.100        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]/D    1
in_clk(R)->in_clk(R)	0.518    -0.100/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.100        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.100        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.100        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.100        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.100        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.100        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.100/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.100/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/TI    1
in_clk(R)->in_clk(R)	0.537    */-0.100        */-0.028        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.485    -0.100/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.100        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.100        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.100        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/D    1
in_clk(R)->in_clk(R)	0.497    -0.099/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.099        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.099        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.099        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.099        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.099        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.492    -0.099/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.099        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.099        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/TE    1
in_clk(R)->in_clk(R)	0.471    -0.099/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.099        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.099        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/D    1
in_clk(R)->in_clk(R)	0.494    -0.099/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.099        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.099        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.099        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.099        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.099        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.099/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/TI    1
in_tck_i(R)->in_clk(R)	0.498    */-0.099        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.500    -0.099/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/TI    1
in_clk(R)->in_clk(R)	0.523    -0.099/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.099        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.099        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]/D    1
in_clk(R)->in_clk(R)	0.483    -0.099/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.099/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.099        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	0.494    -0.099/*        0.010/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.099        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.099        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.099        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.099        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_tck_i(R)->in_clk(R)	0.519    */-0.099        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.099        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.099        */0.004         top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.099        */0.004         top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.099        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.099        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.099/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.099        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.517    -0.099/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.099        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.099        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.496    -0.099/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.099/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.494    */-0.099        */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.099        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.099/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.099        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]/D    1
in_tck_i(R)->in_clk(R)	0.506    */-0.099        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.099        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.098        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.098        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.098        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.098/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.098        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.519    */-0.098        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.098        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.098        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.098        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.098        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.505    -0.098/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.098        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.098        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.098        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.098        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.098        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.098        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.098        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.098        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]/D    1
in_clk(R)->in_clk(R)	0.491    -0.098/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.098        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.098        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.098        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.098        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.098        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.486    -0.098/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.098        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.501    -0.098/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.098        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.098        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.098        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/D    1
in_clk(R)->in_clk(R)	0.480    -0.098/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.098        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.098        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.098        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.098        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_done_q_reg/D    1
in_clk(R)->in_clk(R)	0.499    -0.098/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.098        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.098        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.098        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.098        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.489    -0.098/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.098        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	0.500    -0.098/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.098/*        0.009/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.098        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.097        */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.506    -0.097/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.097        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.097        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.097        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.097        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.097        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.097        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.097        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.097        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.097        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.097        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.097        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.097/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.097/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.097/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.486    */-0.097        */0.008         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.097        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/D    1
in_clk(R)->in_clk(R)	0.486    -0.097/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.097/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.097        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.503    */-0.097        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.505    -0.097/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.097        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.097/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.097        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.097        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.509    -0.097/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.097        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/D    1
in_clk(R)->in_clk(R)	0.492    -0.097/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/TI    1
in_clk(R)->in_clk(R)	0.529    -0.097/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.097        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.097        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.097        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]/D    1
in_clk(R)->in_clk(R)	0.501    -0.097/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.097        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.502    -0.097/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.097        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.097        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_tck_i(R)->in_clk(R)	0.500    -0.097/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.097        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.097        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[16]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.097        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.097        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.097        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.097        */0.005         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.097        */0.005         top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.097        */0.005         top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.097        */0.005         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.097        */0.005         top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.097        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.097/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.096        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.096        */0.005         top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.096        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.096/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.096        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.096/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.096/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.096        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(F)->in_clk(F)	20.393   -0.096/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.528    */-0.096        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.096        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.096        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.096/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.096/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.096        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.096        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.096        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.096        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.096        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.096/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.096        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.096/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	0.504    -0.096/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.096        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.096        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.096        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.096        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.096        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.096        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.096/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.096        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.096        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.096        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.096        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.096        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.096        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */0.000         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_spi_clk_i(R)->in_clk(R)	0.531    */-0.096        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[8]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.096        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.096        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.096/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/D    1
in_tck_i(R)->in_clk(R)	0.509    */-0.096        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.096        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.096        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.096/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.096        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.096        */-0.023        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.096        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.096        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.096        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.096        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.096        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.096        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.095/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.095        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.095        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.095        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.095        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.095        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.095        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.095        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.095        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.095        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.095        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.514    */-0.095        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.095/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.095        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.095        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.095        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.095        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.095/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.095/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/TI    1
in_clk(R)->in_clk(R)	0.451    */-0.095        */-0.037        top_inst_peripherals_i/genblk1[5].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.493    -0.095/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.095        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.095        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	0.465    */-0.095        */0.046         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.095        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.095        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.095        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.095        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/D    1
in_clk(R)->in_clk(R)	0.517    */-0.095        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.497    -0.095/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.496    -0.095/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.095/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.095/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.095/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.505    */-0.095        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[17]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/TE    1
in_tck_i(R)->in_clk(R)	0.505    */-0.095        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_tck_i(R)->in_clk(R)	0.480    -0.095/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.095        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.095        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.095        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]/D    1
in_clk(R)->in_clk(R)	0.502    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.095/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.095        */-0.001        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.095        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.095        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.095/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.095        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.095        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.095        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.095        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.095        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]/D    1
in_clk(R)->in_clk(R)	0.496    -0.095/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/D    1
in_clk(R)->in_clk(R)	0.525    -0.095/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[24]/D    1
in_clk(R)->in_clk(R)	0.497    -0.095/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.095        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.095        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.500    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.475    -0.095/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.095/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.095        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.095        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.095        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.095/*        0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.493    */-0.095        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.490    -0.095/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.095        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.095        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.095        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/D    1
in_clk(R)->in_clk(R)	0.487    -0.095/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.095/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.095        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.095        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.094        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.094/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.094/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.094        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.486    -0.094/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.094/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.094/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.094/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.094/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.094/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.094        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.094        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.094/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.094        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.094        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.094        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.094        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/TE    1
in_tck_i(R)->in_clk(R)	0.506    */-0.094        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.094        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.094        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.094        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.094        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.094        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.094        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/TE    1
in_clk(F)->in_clk(F)	20.399   */-0.094        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.524    */-0.094        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.094        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.094        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.094        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.094        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.094        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/D    1
in_tck_i(R)->in_clk(R)	0.517    */-0.094        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.094        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.094        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.094        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.094        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.094        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	0.480    -0.094/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.094        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]/D    1
in_clk(R)->in_clk(R)	0.500    -0.094/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.094/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.094        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.094        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.094        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[24]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.094        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.094        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.094        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.094        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.094        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.094        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.094        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.094        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.497    -0.094/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.094        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.094/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.094        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.094        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.094        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.094        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.094        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.094        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.093        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.093        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.499    -0.093/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.093        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.486    */-0.093        */0.011         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.093        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.093        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.093        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]/D    1
in_tck_i(R)->in_clk(R)	0.478    -0.093/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.093/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.093        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]/D    1
in_clk(R)->in_clk(R)	0.493    -0.093/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.093        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.093        */-0.026        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.093        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.093        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.093        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/D    1
in_clk(R)->in_clk(R)	0.487    -0.093/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.093        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.093        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.093        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.093        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.093        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.093        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.093        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.093        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.093/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.093        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.496    -0.093/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.093        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.093        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.093        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.502    -0.093/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.093        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.093        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.093        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.093        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.093        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.093        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]/D    1
in_clk(R)->in_clk(R)	0.494    -0.093/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.093        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.532    */-0.093        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[2]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.093        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.093        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.093        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.093        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.093        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.093        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.093        */-0.025        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.093        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.093        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.093/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/TI    1
in_clk(R)->in_clk(R)	0.469    -0.092/*        0.030/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.092        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.092        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.092        */-0.017        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/D    1
in_clk(R)->in_clk(R)	0.491    -0.092/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.092/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.092        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/D    1
in_clk(R)->in_clk(R)	0.516    -0.092/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.092        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.092        */-0.030        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.092        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.092        */-0.023        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.092        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.092        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.092        */-0.010        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.092        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.477    -0.092/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.092        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.521    -0.092/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.484    -0.092/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.092        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.092        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.092/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/TI    1
in_clk(R)->in_clk(R)	0.537    */-0.092        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.092        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.092        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.504    -0.092/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.092        */-0.003        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.092        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.092/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.092        */-0.010        top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/D    1
in_clk(R)->in_clk(R)	0.493    -0.092/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.092/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.092        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.521    -0.092/*        -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.499    -0.092/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.092/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.092        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.503    -0.092/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.092        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.092        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.092        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.092        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.092        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.092        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.092        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.092/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.092        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.092        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.092        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.092        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.091        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.091        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.091        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.091/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.091        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.494    -0.091/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.091        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.091        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.091        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.091        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.091        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.091        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.479    -0.091/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.091        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.471    -0.091/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.471    -0.091/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.471    -0.091/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.091        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	0.495    -0.091/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.091/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.091        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.091        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.091        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.488    -0.091/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.091/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.091        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.091        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]/D    1
in_clk(R)->in_clk(R)	0.506    -0.091/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.091        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.466    -0.091/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.091        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.091        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.091        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.091        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.091        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.091        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.091        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.091        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.091/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.091/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.091        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.091        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.091        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[11]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.091        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.091        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/D    1
in_clk(R)->in_clk(R)	0.488    -0.091/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.091        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.091/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.091/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.091/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.091        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.465    */-0.091        */0.045         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.091        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.091        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.091        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.091        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.091/*        0.016/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.091        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.091        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.091        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/D    1
in_clk(R)->in_clk(R)	0.495    -0.091/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.091        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.091        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.090        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.090        */0.018         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.090        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.090        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.090        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.090        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.090        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.090        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.090        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.090        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.090        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/D    1
in_clk(R)->in_clk(R)	0.481    -0.090/*        0.031/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.090/*        0.031/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_tck_i(R)->in_clk(R)	0.497    */-0.090        */0.008         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.090        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.090        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.090        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.090        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.090        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.090        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.090        */0.002         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.090        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.523    -0.090/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.090        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.493    -0.090/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.090        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.090        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_tck_i(R)->in_clk(R)	0.488    -0.090/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.090/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.002        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.002        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.002        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.002        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.090        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.090        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.090        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.002        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.090        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.529    */-0.090        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[9]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.090        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.090        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/D    1
in_tck_i(R)->in_clk(R)	0.474    -0.090/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.090        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.090        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.090        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.090        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.090        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.090        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.090/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.090        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.090        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.478    -0.090/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.090        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.491    */-0.090        */0.005         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.090        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.090        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.090        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.090        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.090        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.090        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/TE    1
in_tck_i(R)->in_clk(R)	0.486    -0.090/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.090        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.090        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.090/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.090        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.090        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.090        */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[9]/D    1
in_tck_i(R)->in_clk(R)	0.510    */-0.090        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_tck_i(R)->in_clk(R)	0.485    -0.090/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.090/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.090/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.089/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.089        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.089        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.089        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.089/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.089        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.089        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.089        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.089        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/TE    1
in_clk(R)->in_clk(R)	0.477    -0.089/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.089        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.089        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.089/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.089/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.089        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.089        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.089        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.089        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.089        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_tck_i(R)->in_clk(R)	0.492    -0.089/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.089        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.089        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.089        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.089        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.089        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.089        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.089        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.089        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.089/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.089        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.089        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.089        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.089        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.505    -0.089/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/D    1
in_spi_clk_i(R)->in_clk(R)	0.531    */-0.089        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[19]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.089        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.089        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.089        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.089        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.089/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.089/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.089        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.529    -0.089/*        -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.089        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.089        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.089        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.089/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.089        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/D    1
in_clk(R)->in_clk(R)	0.493    -0.089/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.089        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.500    -0.089/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.089/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.089        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.089        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.089/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.089/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.089        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.089        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/D    1
in_clk(R)->in_clk(R)	0.498    -0.089/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.089        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]/D    1
in_clk(R)->in_clk(R)	0.502    -0.088/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.088        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.088        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.088        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.088        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.088        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/D    1
in_tck_i(R)->in_clk(R)	0.512    */-0.088        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.088        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.088        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.088        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.088        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.088        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/D    1
in_clk(R)->in_clk(R)	0.509    -0.088/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.088        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.088/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.088        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]/D    1
in_clk(R)->in_clk(R)	0.522    -0.088/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.088        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.088        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.088        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.088        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.088        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.088        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/TE    1
in_tck_i(R)->in_clk(R)	0.497    -0.088/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.088/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.088        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.088        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.088        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.088        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.522    -0.088/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    -0.088/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.088        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.088        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.088        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.505    -0.088/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.088/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.088/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.088        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.088        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.088        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_tck_i(R)->in_clk(R)	0.490    -0.088/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_tck_i(R)->in_clk(R)	0.490    -0.088/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.088        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.088        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.088        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.088        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.088        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	0.528    */-0.088        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[0]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.088        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]/D    1
in_tck_i(R)->in_clk(R)	0.490    -0.088/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.088        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.087        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.473    */-0.087        */0.026         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.087        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.087        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.087        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/D    1
in_tck_i(R)->in_clk(R)	0.473    -0.087/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	0.473    -0.087/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	0.473    -0.087/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.087/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.087/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.087/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.499    -0.087/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.087/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.087/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.499    -0.087/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.087        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.087        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.497    -0.087/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.087        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.087        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.087        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.495    -0.087/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.087        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.087        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.087        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.087        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.087        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]/D    1
in_clk(R)->in_clk(R)	0.517    -0.087/*        -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.087        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.518    */-0.087        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[27]/D    1
in_tck_i(R)->in_clk(R)	0.500    -0.087/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.087        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/D    1
in_clk(R)->in_clk(R)	0.496    -0.087/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.087        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/D    1
in_clk(R)->in_clk(R)	0.497    -0.087/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.087/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.087        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.087        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.087        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[23]/D    1
in_clk(R)->in_clk(R)	0.497    -0.087/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.087        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.500    -0.087/*        -0.001/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.087        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.087        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.087        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/TE    1
in_tck_i(R)->in_clk(R)	0.510    */-0.087        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.087        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.087        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.087        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/D    1
in_tck_i(R)->in_clk(R)	0.510    */-0.087        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.500    -0.087/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.087        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.087        */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	0.496    -0.087/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.087        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.086        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.489    -0.086/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_tck_i(R)->in_clk(R)	0.501    */-0.086        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.499    -0.086/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.086        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/D    1
in_clk(R)->in_clk(R)	0.515    -0.086/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.086        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.086        */-0.021        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.506    -0.086/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/TE    1
in_clk(R)->in_clk(R)	0.514    -0.086/*        -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.485    -0.086/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.086/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.086        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/D    1
in_clk(R)->in_clk(R)	0.516    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/TE    1
in_tck_i(R)->in_clk(R)	0.477    -0.086/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.086        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.086        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.086        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.086        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.086        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.086        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.086        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.086        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/TE    1
in_tck_i(R)->in_clk(R)	0.492    -0.086/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_tck_i(R)->in_clk(R)	0.476    -0.086/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.086        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.086        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.086        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.086        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/D    1
in_tck_i(R)->in_clk(R)	0.476    -0.086/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.086        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.086        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.086        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.086        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.086/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.086/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.086        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	0.485    -0.086/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.086        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[5]/D    1
in_spi_clk_i(R)->in_clk(R)	0.506    */-0.086        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[20]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.086        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.086        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.515    -0.086/*        -0.005/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.501    -0.086/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.086        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_tck_i(R)->in_clk(R)	0.534    */-0.086        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.086        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]/D    1
in_clk(R)->in_clk(R)	0.496    -0.086/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.086        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.086        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.086/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.520    -0.086/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.491    */-0.086        */0.013         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.522    -0.086/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.086        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.086/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.086        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.086        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.086        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.503    -0.086/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.085/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.085        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]/D    1
in_clk(R)->in_clk(R)	0.501    -0.085/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.085/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.085        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.494    -0.085/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.085        */-0.018        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.085        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.085        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.085        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.085        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.085        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.085        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]/D    1
in_clk(R)->in_clk(R)	0.496    -0.085/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.530    -0.085/*        -0.017/*        top_inst_core_region_i/instr_mem/is_boot_q_reg/D    1
in_clk(R)->in_clk(R)	0.505    */-0.085        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.085        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.085        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.085        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.085        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.085        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.085        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	0.491    -0.085/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.085/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.085/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.085/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.085/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.085/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.085        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.085/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.085        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.085        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.085/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.085/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.531    */-0.085        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[10]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.085        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.085        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.085        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.085        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.085        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.085        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.085        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.085        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/D    1
in_tck_i(R)->in_clk(R)	0.500    -0.084/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.540    */-0.084        */-0.030        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.084        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.084        */-0.005        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.084        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.084        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.084/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.084        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.084        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.084        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.084        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/D    1
in_clk(R)->in_clk(R)	0.496    -0.084/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/TI    1
in_clk(R)->in_clk(R)	0.515    -0.084/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.084        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.084        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.084        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.084        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.084        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.084        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.084        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.084        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.506    -0.084/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/TI    1
in_tck_i(R)->in_clk(R)	0.527    -0.084/*        -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.084        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.084        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.084        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.084        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.084        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.084        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.084        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]/D    1
in_clk(R)->in_clk(R)	0.487    -0.084/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.084/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.084        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.084        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.084        */0.004         top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.084        */0.004         top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.084        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.502    -0.084/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.084        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.084        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.538    */-0.084        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/TE    1
in_clk(R)->in_clk(R)	0.538    */-0.084        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.084/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.084        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.084        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.084        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.084        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.084        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.084        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.084        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.084        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.083        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.083        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.083/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.083        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.083        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.083        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.503    -0.083/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.083        */-0.024        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.518    -0.083/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.510    -0.083/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.083        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.497    -0.083/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.083        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/TE    1
in_clk(R)->in_clk(R)	0.472    -0.083/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.083        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/TE    1
in_clk(R)->in_clk(R)	0.485    -0.083/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.083/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.083        */-0.023        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.083        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.083        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_misaligned_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.515    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.083/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.083        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.083        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.083        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.083        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.083        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.083        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.083        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.083        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.083        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.083/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.083        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.476    -0.083/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.083        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.083        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.083        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.083        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.083        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.083        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.083        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.083        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.506    -0.083/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.083        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.083/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.496    -0.083/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.083        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/D    1
in_clk(R)->in_clk(R)	0.502    -0.083/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.083        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.083        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.082        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.082        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.082        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.082        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.082        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.082        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.082        */-0.020        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.082        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.082        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.082/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.082/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/TI    1
in_clk(R)->in_clk(R)	0.521    -0.082/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.489    -0.082/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.082/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.530    */-0.082        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[5]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.082        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.082        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_req_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.504    */-0.082        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.082        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.082        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.082        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]/D    1
in_clk(R)->in_clk(R)	0.498    -0.082/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.082        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.082        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.082/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.495    -0.082/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.082/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.082        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.082        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.082        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.082        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[26]/D    1
in_clk(R)->in_clk(R)	0.500    -0.082/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.082        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.082        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.082        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.082        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.082/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.082        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.082        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/D    1
in_clk(R)->in_clk(R)	0.538    */-0.082        */-0.024        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.082        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.082        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.506    -0.082/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.082        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.082        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.082        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.082        */0.005         top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.082        */0.005         top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.082        */0.005         top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.082        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.082        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.082        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.082/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.082        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.082        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/D    1
in_clk(R)->in_clk(R)	0.479    -0.081/*        0.008/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.081/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.081        */0.005         top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.081        */0.005         top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.081        */0.005         top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.081        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.081/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.081        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.492    -0.081/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.081        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.081        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]/D    1
in_clk(R)->in_clk(R)	0.488    -0.081/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.081        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.514    -0.081/*        -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.081        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.081        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/TE    1
in_clk(R)->in_clk(R)	0.479    */-0.081        */0.033         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.484    -0.081/*        0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.081        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.081        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.081        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.081        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.081        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.517    -0.081/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.521    -0.081/*        -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    */-0.081        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.081/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.081        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.081/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.541    */-0.081        */-0.027        top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff2_reg/D    1
in_clk(R)->in_clk(R)	0.489    */-0.081        */0.022         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/TE    1
in_tck_i(R)->in_clk(R)	0.481    -0.081/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.081/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.081/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.519    -0.081/*        -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.081        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/D    1
in_clk(R)->in_clk(R)	0.490    -0.081/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.081        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.529    -0.081/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	0.502    -0.081/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.081/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.506    -0.081/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.489    */-0.081        */0.022         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.081        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.081        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.081        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.081        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.081        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.081        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.081        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.081        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.523    -0.081/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.081        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.081/*        0.009/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.081/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.081        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.081/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.081        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.501    -0.081/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.081/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.081        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.081        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.081/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.081        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.080        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.523    -0.080/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.523    -0.080/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.080        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.080/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.080        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.080        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.080        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.080        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.080        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.080        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.080        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/D    1
in_tck_i(R)->in_clk(R)	0.519    */-0.080        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.080        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/D    1
in_clk(R)->in_clk(R)	0.488    -0.080/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.080        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/TE    1
in_clk(R)->in_clk(R)	0.524    -0.080/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.080        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.080/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.080        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.080        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.080        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.080        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.080        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.080        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.080        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.080        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.080        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.080        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.080        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.454    */-0.080        */0.049         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.080        */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.080        */-0.003        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/D    1
in_clk(R)->in_clk(R)	0.480    -0.080/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.489    -0.080/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.080        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.080        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.080        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.080        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.080        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.080        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.499    -0.080/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.080        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.466    */-0.080        */0.048         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.080        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.080        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.080        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.080        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/D    1
in_clk(R)->in_clk(R)	0.494    -0.080/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.080        */-0.018        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.505    -0.080/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.080        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.080        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.080        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.080        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.080        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.080/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.080        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/D    1
in_clk(R)->in_clk(R)	0.497    -0.080/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.080        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.080        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]/D    1
in_clk(R)->in_clk(R)	0.472    -0.080/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.080        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.080        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.497    -0.080/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.531    */-0.080        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[22]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.080        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.080        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.079        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.079        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.079        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.079        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.079        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.079        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.079        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.079        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.079        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.079        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.079/*        0.010/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.079        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.079        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.079        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.079        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.079        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[14]/D    1
in_clk(R)->in_clk(R)	0.453    */-0.079        */-0.038        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.505    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.079/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.079        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.506    -0.079/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.079        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.079        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.503    -0.079/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.470    -0.079/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.473    -0.079/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.079        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.515    */-0.079        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.079        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	0.519    -0.079/*        -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]/D    1
in_tck_i(R)->in_clk(R)	0.498    -0.079/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.079        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.079        */-0.011        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.515    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.079        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.079        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.079        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.079        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	0.510    -0.079/*        0.004/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.079        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.079        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.079        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.079/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.078        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.078        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.078        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.078        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[25]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.078        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.078        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	0.501    -0.078/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.078        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.078        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.078        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.078/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.078        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.078        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]/D    1
in_clk(R)->in_clk(R)	0.469    -0.078/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.469    -0.078/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.078        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.078        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.078        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.078        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/TE    1
in_tck_i(R)->in_clk(R)	0.516    */-0.078        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	0.500    -0.078/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.078        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.078        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.501    -0.078/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.078        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.078        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.078        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.078        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.078        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/TE    1
in_clk(R)->in_clk(R)	0.509    -0.078/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.078        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.078        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.078        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.078        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.078        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.078        */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.078        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.078        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/TE    1
in_tck_i(R)->in_clk(R)	0.500    */-0.078        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.478    -0.078/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.078        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.078        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.078        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.078        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.078        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.495    -0.078/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.078        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.502    -0.078/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.078/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.510    -0.078/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.078        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/D    1
in_clk(R)->in_clk(R)	0.505    -0.078/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.078        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.078        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.078/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.078        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.078/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.078        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.078        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.078        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.077        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.077        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.077        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.077        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.077        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.077        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.077        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.077        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.077        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.504    -0.077/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.077        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.077        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.077/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.077        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.077/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.077        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.077        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.077        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]/D    1
in_tck_i(R)->in_clk(R)	0.511    -0.077/*        0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.077/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/TI    1
in_tck_i(R)->in_clk(R)	0.474    -0.077/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.077        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.077        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.077        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.077        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.077        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.077/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.077        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	0.525    -0.077/*        -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.077        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.077        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.077        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.077        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.077        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.077        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.077        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.077        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.077        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.077        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.077        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.077        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.077        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.076        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.076/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.076        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/TE    1
in_tck_i(R)->in_clk(R)	0.493    -0.076/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.076        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]/D    1
in_clk(R)->in_clk(R)	0.504    -0.076/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.076/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.076        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.076        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.076        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.076        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.076        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.076        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.076        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.544    */-0.076        */-0.029        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.493    */-0.076        */0.020         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.076        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.502    -0.076/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.535    */-0.076        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[13]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.076        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.076        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/TE    1
in_clk(R)->in_clk(R)	0.523    -0.076/*        -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.495    */-0.076        */0.006         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.076        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.076        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.489    -0.076/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.076        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.076        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/TE    1
in_clk(R)->in_clk(R)	0.507    -0.076/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.489    -0.076/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.076        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.076        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.076        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.076/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.076        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.076        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	0.507    -0.076/*        -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.076        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.076        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.076/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.076        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.076        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.076        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.076        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.076        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.076        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.076        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.076        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.076/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.076        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/TE    1
in_clk(R)->in_clk(R)	0.479    -0.076/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.076/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.076        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.076        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.076        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.076/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.076/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.075        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.075        */-0.027        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/D    1
in_clk(R)->in_clk(R)	0.477    -0.075/*        0.034/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.075        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]/D    1
in_tck_i(R)->in_clk(R)	0.521    */-0.075        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.075/*        0.034/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.075/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.075/*        0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.075/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.075        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.075        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.075        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.075        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.075        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	0.485    -0.075/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.075        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.075        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.075        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.075        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.075        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.075        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.075        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.486    -0.075/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.075        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.075        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/TE    1
in_clk(R)->in_clk(R)	0.542    */-0.075        */-0.029        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.489    -0.075/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.075        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.075        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.075        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.075        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.075        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]/D    1
in_tck_i(R)->in_clk(R)	0.472    -0.075/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.075/*        -0.000/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.075        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	0.480    -0.075/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.075        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.075        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.075        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.075        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.075        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_tck_i(R)->in_clk(R)	0.472    -0.075/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.075        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.075        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.075        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.075        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.075        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.075        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/TE    1
in_tck_i(R)->in_clk(R)	0.507    */-0.075        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.075        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.075        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.075        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.075/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.075        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.075        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.075        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.075        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.075        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.075        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.075        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.075        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.074        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.500    -0.074/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.074        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.527    */-0.074        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.074        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.074        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.074        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.074        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.074/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.074/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.074/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.074/*        0.016/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.521    -0.074/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.074/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.074        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.074/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.074/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/TI    1
in_clk(R)->in_clk(R)	0.517    -0.074/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.500    -0.074/*        0.014/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.074        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.074        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.074        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.074        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.074        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.074        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.510    -0.074/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.514    -0.074/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.493    -0.074/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.074        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.074/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.074        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.477    -0.074/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.074        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	0.538    */-0.074        */-0.027        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/D    1
in_clk(R)->in_clk(R)	0.501    -0.074/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.074        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.074        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.074        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.074/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.074/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.475    -0.074/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.074/*        -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.074        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_tck_i(R)->in_clk(R)	0.512    */-0.074        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.502    -0.074/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.074/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/TI    1
in_tck_i(R)->in_clk(R)	0.479    -0.074/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	0.479    -0.074/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.074/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.074        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.480    */-0.073        */0.036         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.505    -0.073/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.073        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.485    -0.073/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.506    -0.073/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.073        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/D    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/TI    1
in_clk(R)->in_clk(R)	0.540    */-0.073        */-0.027        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.073        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.073/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.073/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.073        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.073        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.073        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.073        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.073        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.073        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.073        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.073        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.489    -0.073/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.073        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.073        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/TE    1
in_clk(R)->in_clk(R)	0.485    -0.073/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.073        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.073        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.073        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	0.499    -0.073/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.073        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.464    -0.073/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.073        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.073        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.073        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.073        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.073        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.073        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.073        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.500    -0.073/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.073/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.073/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.073        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.073        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.073        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.073        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.073        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.073        */0.003         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.073        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.073        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.073        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.073        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.073        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.476    -0.073/*        0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.073        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.073        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_spi_clk_i(R)->in_clk(R)	0.502    -0.073/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.073        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.488    -0.073/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.073        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.488    -0.073/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.072/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	0.487    -0.072/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.072        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.072        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.501    -0.072/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.072        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	0.501    -0.072/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.072/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.072        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.072        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.072        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.072        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.072        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.072        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]/D    1
in_clk(R)->in_clk(R)	0.474    -0.072/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.072/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_tck_i(R)->in_clk(R)	0.515    -0.072/*        -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	0.515    -0.072/*        -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	0.515    -0.072/*        -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_tck_i(R)->in_clk(R)	0.515    -0.072/*        -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.515    -0.072/*        -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	0.515    -0.072/*        -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_tck_i(R)->in_clk(R)	0.515    -0.072/*        -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.504    -0.072/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.072/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.072        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.538    */-0.072        */-0.024        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.072/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.072        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/TE    1
in_tck_i(R)->in_clk(R)	0.492    -0.072/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.072        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.072        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.072        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.072        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.072        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.072        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.072        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.072        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]/D    1
in_clk(R)->in_clk(R)	0.486    -0.072/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.072        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.072/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.072        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.072        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.072        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.072/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.072/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.072        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.072        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.072        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.072        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.072        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.072        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.072        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.072        */0.003         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.072        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D    1
in_tck_i(R)->in_clk(R)	0.510    */-0.072        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.072        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.071        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/D    1
in_clk(R)->in_clk(R)	0.513    */-0.071        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.071/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.071        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.071/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.071/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.071/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.071        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.071        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.071        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.071        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.071        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.071        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.492    -0.071/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.071        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.071        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.505    -0.071/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.071/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.071        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.071        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.071        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.071        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.071        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/D    1
in_clk(R)->in_clk(R)	0.473    -0.071/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.071        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.071        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.071        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.071/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.071/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.071/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.071        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.071        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.527    */-0.071        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.071        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.071        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/D    1
in_clk(R)->in_clk(R)	0.510    -0.071/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/TI    1
in_clk(R)->in_clk(R)	0.473    -0.071/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.071        */-0.025        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.489    -0.071/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.071        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.071        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.071        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.071        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.491    -0.071/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.071/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.071        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.071        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.071        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.509    -0.071/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.509    -0.071/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.071        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.071        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.071        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.071        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.071        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.071        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.071        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.071/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.071        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.071        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.071        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/D    1
in_clk(R)->in_clk(R)	0.500    -0.071/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.071        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.071        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.071/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.071        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.466    -0.071/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.466    -0.071/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.071        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_tck_i(R)->in_clk(R)	0.476    -0.071/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	0.476    -0.071/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_clk(R)	0.476    -0.071/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.071        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.071        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.490    -0.071/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.070/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.070        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.070        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.070        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.070        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.070        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/D    1
in_clk(R)->in_clk(R)	0.520    -0.070/*        -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.070/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.466    -0.070/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.433    */-0.070        */-0.030        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.483    -0.070/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.070        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.070        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.070        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.070        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.070        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	0.527    -0.070/*        -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[2]/D    1
in_clk(R)->in_clk(R)	0.483    -0.070/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.070        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.531    */-0.070        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.070        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.070        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.070        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.070        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.070        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.070        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.070        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.488    */-0.070        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.503    -0.070/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.070        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.070        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.070        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.522    */-0.070        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	0.506    */-0.070        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.070        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.070        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.471    -0.070/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.471    -0.070/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.070/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.070        */-0.024        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.070        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.070        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.070        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/TE    1
in_tck_i(R)->in_clk(R)	0.506    */-0.070        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	0.506    */-0.070        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.070/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.070/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.070/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.505    -0.070/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.070        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.070        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.070        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.070        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/D    1
in_tck_i(R)->in_clk(R)	0.515    */-0.070        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.070        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.070        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.070        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.070/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.070        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.503    -0.070/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.070        */0.006         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.070        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/TE    1
in_tck_i(R)->in_clk(R)	0.520    */-0.070        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.070        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/TE    1
in_tck_i(R)->in_clk(R)	0.481    -0.070/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.070/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.070/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.069        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.069        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.069        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.069        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]/D    1
in_clk(R)->in_clk(R)	0.493    -0.069/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.069        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.069/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_tck_i(R)->in_clk(R)	0.498    */-0.069        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.480    -0.069/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_tck_i(R)->in_clk(R)	0.516    */-0.069        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.069        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.069        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.069        */-0.012        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.069/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.069/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.069        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]/D    1
in_clk(R)->in_clk(R)	0.490    -0.069/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.069        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.069        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.069        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.069        */-0.013        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/D    1
in_tck_i(R)->in_clk(R)	0.505    */-0.069        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_tck_i(R)->in_clk(R)	0.505    */-0.069        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.069        */-0.017        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.069/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.069        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.069        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.069        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/D    1
in_tck_i(R)->in_clk(R)	0.505    */-0.069        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.505    -0.069/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/TI    1
in_tck_i(R)->in_clk(R)	0.507    */-0.069        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.501    -0.069/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.069/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.069        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.069        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.069        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.069        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.479    -0.069/*        0.031/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.069        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.069        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.069        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.069        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.069        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.069        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.069        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.069        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.502    -0.069/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.069        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.069        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.069        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.069        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.069        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.492    -0.069/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.069        */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.068        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.068        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.068        */-0.024        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.068        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.493    -0.068/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(F)->in_clk(F)	20.393   -0.068/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.068/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.068        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.068/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.068        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.495    -0.068/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.068/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.068/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.068        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.519    -0.068/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.068        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]/D    1
in_clk(R)->in_clk(R)	0.484    -0.068/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.068/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.068/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/TE    1
in_clk(R)->in_clk(R)	0.482    -0.068/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.068        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.466    -0.068/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.068/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.068        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.068        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.068        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.068        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.068/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.068/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.068        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.068/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TI    1
in_tck_i(R)->in_clk(R)	0.474    -0.068/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.068        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.068/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.068        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.068        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.068        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.068        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.068        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.479    -0.068/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.068        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/D    1
in_clk(R)->in_clk(R)	0.479    -0.068/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.068        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.068/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[13]/D    1
in_clk(R)->in_clk(R)	0.544    */-0.068        */-0.030        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.068        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.068        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.068        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.068        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.068        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.068/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.068/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.503    -0.068/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.068/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.068/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.068        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/D    1
in_clk(R)->in_clk(R)	0.488    -0.068/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.068        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.068/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.068/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.068        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/TE    1
in_tck_i(R)->in_clk(R)	0.508    -0.068/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.068/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.068/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.068/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.068        */-0.021        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.496    -0.068/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.541    */-0.068        */-0.029        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.068        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.068        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]/D    1
in_tck_i(R)->in_clk(R)	0.478    -0.068/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	0.478    -0.068/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	0.478    -0.068/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.068/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.068/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.068        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.068        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.067        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.067        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.067        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.493    -0.067/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.067/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.067        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.067        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/D    1
in_clk(R)->in_clk(R)	0.506    -0.067/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.067/*        -0.000/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.067        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.067        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.067        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.067        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.067        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.067/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.067/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.067        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.067        */0.007         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.067        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.067        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.067        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.067        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/D    1
in_clk(R)->in_clk(R)	0.501    -0.067/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.067        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.067        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]/D    1
in_clk(R)->in_clk(R)	0.501    -0.067/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.067        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.067        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.067        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.067        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.067        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.500    -0.067/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.542    */-0.067        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.067        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.507    -0.067/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.067        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.067        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.067        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.067        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.067        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.067        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.067        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	0.501    -0.067/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.067        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.501    -0.067/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.067/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.067        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.067/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.067/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.067/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.067        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.067        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.502    -0.067/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.067/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.067/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.067/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.067/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.067/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.067        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/D    1
in_clk(R)->in_clk(R)	0.501    -0.067/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.066        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.066        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/D    1
in_clk(R)->in_clk(R)	0.502    -0.066/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.066        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.066        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.066        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.066        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.066/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.066        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.501    -0.066/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.511    */-0.066        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.502    -0.066/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.066/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.066        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.066        */-0.013        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.501    -0.066/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.066        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.066        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.066        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/D    1
in_tck_i(R)->in_clk(R)	0.511    */-0.066        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.511    */-0.066        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.066        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.066        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.066        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.066        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.066        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.495    -0.066/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.066        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.499    -0.066/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	0.513    -0.066/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.501    -0.066/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.066/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.066        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.066        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.066        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.066        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    -0.066/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]/D    1
in_clk(R)->in_clk(R)	0.503    -0.066/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.066/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.066        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/D    1
in_clk(R)->in_clk(R)	0.485    -0.066/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.066        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.484    -0.066/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.066        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/D    1
in_tck_i(R)->in_clk(R)	0.481    -0.066/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.066/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.066/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.066/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.066        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.066/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.066        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.066        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.066        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.066/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_tck_i(R)->in_clk(R)	0.510    */-0.066        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.066        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.066        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.500    -0.066/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.475    -0.066/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.066        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.066        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_tck_i(R)->in_clk(R)	0.510    */-0.066        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_tck_i(R)->in_clk(R)	0.510    */-0.066        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.066        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.065        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.065        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.501    -0.065/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.065/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.065/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.065        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.065        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/D    1
in_clk(R)->in_clk(R)	0.494    -0.065/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.065        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.065        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.065        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/D    1
in_clk(R)->in_clk(R)	0.500    -0.065/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(F)->in_clk(F)	20.400   -0.065/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.527    */-0.065        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.065        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.065        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.065        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.520    -0.065/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.485    -0.065/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.065/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.065/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.065        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.065        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.065        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.065        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.490    -0.065/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.065        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.065        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.479    -0.065/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.510    -0.065/*        0.004/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.065        */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.503    -0.065/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.065/*        -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.065        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.065        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.463    */-0.065        */0.050         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.463    */-0.065        */0.050         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.065        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.065        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.065        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.483    -0.065/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.065        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.065        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.494    -0.065/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.065        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_tck_i(R)->in_clk(R)	0.489    -0.065/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.065/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.065/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.065        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.493    */-0.065        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.065        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.064/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.064/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.064        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.064        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.064        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.064        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.500    -0.064/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.064        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.468    */-0.064        */0.044         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.064        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.064        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.064        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.064        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.064        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.500    -0.064/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.064/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.064        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.500    -0.064/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.064/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.064        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.500    -0.064/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.064/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.064        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.064        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.064        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.064        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.064        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.064        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.064        */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/D    1
in_clk(R)->in_clk(R)	0.501    -0.064/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.064        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.064/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.064        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.531    */-0.064        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.484    -0.064/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.064        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.064        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	0.516    -0.064/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.064        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/D    1
in_clk(R)->in_clk(R)	0.495    -0.064/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.064/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.064        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.064        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/TE    1
in_clk(F)->in_clk(F)	20.437   */-0.064        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/g1332/B    1
in_clk(R)->in_clk(R)	0.520    -0.064/*        -0.017/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.504    */-0.064        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.505    -0.064/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.064        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.064        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.064        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.064        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.479    -0.064/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.064        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.064        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.064        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.064/*        0.019/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.064/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.064/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.064/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.064        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.064        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.064        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.063/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.482    */-0.063        */0.033         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.063        */-0.024        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.063        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.063/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.063/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.063/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.063        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.063        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.501    -0.063/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.063        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.496    -0.063/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.493    -0.063/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.063        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.500    -0.063/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.063        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.063        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	0.516    -0.063/*        -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.063        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.063        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	0.504    -0.063/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.063        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]/D    1
in_clk(R)->in_clk(R)	0.501    -0.063/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.063        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.063        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/D    1
in_clk(R)->in_clk(R)	0.478    -0.063/*        0.026/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.063        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.063        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.490    -0.063/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.063        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.063        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.063        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.487    -0.063/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.063        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.063        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.063        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.063        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.502    -0.063/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.063/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.063/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.063/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.063        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.063        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.063        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.479    -0.063/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.063        */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.063        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.063        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.063        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.540    */-0.063        */-0.028        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/D    1
in_clk(R)->in_clk(R)	0.525    */-0.063        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/D    1
in_clk(R)->in_clk(R)	0.503    -0.063/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.063        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_PEDET/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.532    */-0.063        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.063        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.063        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.063        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.063        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.063        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.063        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.062        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.062        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.062        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/TE    1
in_clk(R)->in_clk(R)	0.539    */-0.062        */-0.029        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.062        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.062        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.062        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[18]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.062        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.062        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/D    1
in_tck_i(R)->in_clk(R)	0.536    */-0.062        */-0.027        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/D    1
in_clk(R)->in_clk(R)	0.512    */-0.062        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.062/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.062        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.062/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.062        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.062        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.449    */-0.062        */-0.037        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.526    */-0.062        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.062        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.062        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.062/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.062        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.062        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.489    -0.062/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.062        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.490    */-0.062        */0.009         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.062        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.497    -0.062/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.062        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.062        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.062        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.062        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.062        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.062        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.062        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.062        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.062/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.062        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]/D    1
in_clk(R)->in_clk(R)	0.484    -0.062/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.062        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.062        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.062        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.062        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.062        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.062        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.062        */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/D    1
in_clk(R)->in_clk(R)	0.487    -0.062/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.062/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.062        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.504    -0.062/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.062        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.062        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]/D    1
in_clk(R)->in_clk(R)	0.494    -0.062/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.062        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.062        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.480    -0.062/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.062        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.499    -0.062/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.062        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.502    -0.062/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.061        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/D    1
in_clk(R)->in_clk(R)	0.499    -0.061/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.061        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.061        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.061        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/D    1
in_clk(R)->in_clk(R)	0.476    -0.061/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.061        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.506    -0.061/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.061        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	0.492    -0.061/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.061        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/D    1
in_clk(R)->in_clk(R)	0.488    -0.061/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.513    -0.061/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.528    -0.061/*        -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.061        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]/D    1
in_clk(R)->in_clk(R)	0.493    -0.061/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.061/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.061/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.061        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]/D    1
in_clk(R)->in_clk(R)	0.500    -0.061/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.061        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.061        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.493    -0.061/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/TI    1
in_clk(R)->in_clk(R)	0.528    -0.061/*        -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.061        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/D    1
in_clk(R)->in_clk(R)	0.502    -0.061/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.061        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.061        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.061        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.502    -0.061/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.061        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.061        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.061        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.061        */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.476    -0.061/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.061        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.061        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.061        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.061        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.061        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]/D    1
in_clk(R)->in_clk(R)	0.471    */-0.061        */0.027         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.513    -0.061/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.530    */-0.061        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.061        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.061        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.061        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.061        */-0.027        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.061        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg/D    1
in_clk(R)->in_clk(R)	0.528    */-0.061        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.523    -0.061/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.061        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.061        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.061        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.061        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.061        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.061        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.530    */-0.061        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.061/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_tck_i(R)->in_clk(R)	0.484    -0.061/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.061        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/D    1
in_clk(R)->in_clk(R)	0.514    */-0.061        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.061        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.061        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.061        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.498    -0.061/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.060        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.060        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.060        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.060        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/D    1
in_clk(R)->in_clk(R)	0.490    -0.060/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.060        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TE    1
in_tck_i(R)->in_clk(R)	0.499    */-0.060        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.490    -0.060/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.060        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.060        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.060        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.060        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.488    */-0.060        */0.009         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.488    */-0.060        */0.009         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.060        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.060/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.060        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.060        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.060        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.060        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.490    -0.060/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.060/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.526    -0.060/*        -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.060        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.060        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.060        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.060        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.060        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.060        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.060        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.060        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.060        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.060        */-0.022        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[22]/D    1
in_clk(R)->in_clk(R)	0.488    -0.060/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.060        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.060        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.060        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.060        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.505    -0.060/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.060        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.060        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.060        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.494    -0.060/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.060/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.060/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.060/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.060/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.060        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.060        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.060        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.060        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.060        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.060        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.060        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.060        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]/D    1
in_tck_i(R)->in_clk(R)	0.523    */-0.060        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.060        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.060        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.060        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.060        */-0.025        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.060        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.488    -0.060/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.510    -0.060/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.060        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.059/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.059        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.059        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.059/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.459    */-0.059        */0.046         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.059/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.059        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.059        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/TE    1
in_tck_i(R)->in_clk(R)	0.483    -0.059/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	0.483    -0.059/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.059        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.505    -0.059/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.059        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/D    1
in_clk(R)->in_clk(R)	0.498    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.059        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.059        */-0.010        top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/D    1
in_clk(R)->in_clk(R)	0.502    -0.059/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.503    -0.059/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.059        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.059        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.059        */-0.021        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.059        */-0.010        top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.482    -0.059/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.059        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.059        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.059        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.059        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.059        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.059        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.059        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.059        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/D    1
in_clk(R)->in_clk(R)	0.500    -0.059/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.059        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.501    -0.059/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.059        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.059        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/D    1
in_clk(R)->in_clk(R)	0.500    -0.059/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.059        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.488    -0.059/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.059        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.498    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	0.511    -0.059/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.059        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.059        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.059        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]/D    1
in_clk(R)->in_clk(R)	0.486    */-0.059        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.059        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.059        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.059        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.059        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.059        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.059        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.059/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.059        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/D    1
in_tck_i(R)->in_clk(R)	0.533    */-0.059        */-0.022        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/D    1
in_clk(R)->in_clk(R)	0.499    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_tck_i(R)->in_clk(R)	0.494    -0.059/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_tck_i(R)->in_clk(R)	0.482    -0.059/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	0.482    -0.059/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.059        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.489    -0.059/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.059        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.059/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.059/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.059/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.059        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]/D    1
in_clk(R)->in_clk(R)	0.501    -0.059/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.059/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.059        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.486    */-0.059        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.059        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.059        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/D    1
in_tck_i(R)->in_clk(R)	0.520    */-0.058        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.058        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.058        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.058        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.058        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.492    -0.058/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.058/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.058/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.058        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.058        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/D    1
in_tck_i(R)->in_clk(R)	0.480    -0.058/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.058/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.058/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.058/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/D    1
in_clk(R)->in_clk(R)	0.516    -0.058/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/D    1
in_clk(R)->in_clk(R)	0.499    -0.058/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.058/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.058        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.058        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]/D    1
in_clk(R)->in_clk(R)	0.486    */-0.058        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.058        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.058        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.058        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.058        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.058        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D    1
in_tck_i(R)->in_clk(R)	0.478    -0.058/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	0.478    -0.058/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.058        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]/D    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.058/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.486    */-0.058        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.058/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.058        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/D    1
in_clk(R)->in_clk(R)	0.503    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.058/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.058        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.488    -0.058/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.486    */-0.058        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.058/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.058        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.058        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.058        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.058        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.058        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.058        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.058        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.058        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.058/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.058        */-0.025        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.058        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.057        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/D    1
in_tck_i(R)->in_clk(R)	0.516    */-0.057        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.057        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.494    -0.057/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.057/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.057        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.057        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.057        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.057        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.057        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.057        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.057        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.057        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.057        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[11]/D    1
in_clk(R)->in_clk(R)	0.492    -0.057/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.057        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.481    -0.057/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.057        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.057        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/D    1
in_tck_i(R)->in_clk(R)	0.474    -0.057/*        0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.057        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]/D    1
in_clk(R)->in_clk(R)	0.486    -0.057/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.057        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.057/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.057        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.057        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.057        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]/D    1
in_clk(R)->in_clk(R)	0.488    -0.057/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.466    */-0.057        */0.045         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.057        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.057/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.057        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/D    1
in_clk(R)->in_clk(R)	0.500    -0.057/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.491    */-0.057        */0.013         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.057        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.501    -0.057/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.057/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.057        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.497    -0.057/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.057/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.057        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.057        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.475    -0.057/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.057        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]/D    1
in_clk(R)->in_clk(R)	0.491    -0.057/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.057/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.057        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.056        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.056        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.056        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.056        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.056        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.056        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.056        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.056        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.056        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.056        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.056        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.056        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/D    1
in_tck_i(R)->in_clk(R)	0.511    */-0.056        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.491    -0.056/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.510    -0.056/*        0.004/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.056        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.056        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.056        */-0.008        top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.056        */-0.006        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.056        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.508    -0.056/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.056        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.492    -0.056/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.056/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.056/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.056        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.508    -0.056/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.507    -0.056/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.495    -0.056/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.056        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]/D    1
in_clk(R)->in_clk(R)	0.497    -0.056/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/TI    1
in_tck_i(R)->in_clk(R)	0.500    */-0.056        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.056        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_BIDET/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.519    */-0.056        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.056        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]/D    1
in_spi_clk_i(R)->in_clk(R)	0.501    -0.056/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.056        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.480    -0.056/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.056/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.056        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.056        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.056        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.492    -0.056/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/TI    1
in_clk(R)->in_clk(R)	0.462    */-0.056        */0.048         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.056/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.056/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.470    */-0.055        */0.042         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.055        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.511    -0.055/*        0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.515    -0.055/*        -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.055        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.055        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.485    -0.055/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.055        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/D    1
in_clk(R)->in_clk(R)	0.491    -0.055/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.055/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.055        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.055        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.055        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	0.482    -0.055/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.055        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.431    */-0.055        */-0.030        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.494    -0.055/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_tck_i(R)->in_clk(R)	0.510    */-0.055        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.497    -0.055/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.055/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.055        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.055        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.055        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.480    -0.055/*        0.024/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.055        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.055        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.055        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/D    1
in_tck_i(R)->in_clk(R)	0.472    -0.055/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	0.472    -0.055/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.055        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.055        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.055        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.055        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.055        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.055        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.055        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.055        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.055        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.501    -0.055/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.055        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.055        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/D    1
in_clk(R)->in_clk(R)	0.479    -0.055/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.055        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.500    -0.055/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.055        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.055        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.489    -0.055/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.055        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]/D    1
in_clk(R)->in_clk(R)	0.478    -0.054/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.478    -0.054/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.478    -0.054/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.054/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.054        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.054/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.054/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_tck_i(R)->in_clk(R)	0.515    */-0.054        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.054        */-0.027        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.054        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.490    -0.054/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.054        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.054        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.054        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/D    1
in_clk(R)->in_clk(R)	0.503    -0.054/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.054        */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.054        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.054        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.054        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.054        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.054        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.054        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.054/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.054        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.054        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.054        */-0.027        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/D    1
in_clk(R)->in_clk(R)	0.493    -0.054/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.054        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.054        */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.491    -0.054/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.054        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.054        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.054        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.054        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/D    1
in_clk(R)->in_clk(R)	0.491    -0.054/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	0.502    */-0.054        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.502    -0.054/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.054/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.054        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.054        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.054/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.054        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.475    -0.054/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.054/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.054/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.476    -0.054/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.054        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.054        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_tck_i(R)->in_clk(R)	0.513    */-0.054        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.475    -0.054/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/TE    1
in_clk(R)->in_clk(R)	0.479    -0.054/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.054        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.054        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/D    1
in_clk(R)->in_clk(R)	0.501    -0.054/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.054/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.054        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.054        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.054        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.476    -0.054/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.054/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.054        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.054        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.054        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.054/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/TI    1
in_tck_i(R)->in_clk(R)	0.510    */-0.054        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.054        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.054        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.054        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.494    -0.053/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.475    -0.053/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.053        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]/D    1
in_clk(R)->in_clk(R)	0.469    */-0.053        */0.045         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.475    -0.053/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/TE    1
in_clk(R)->in_clk(R)	0.542    */-0.053        */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.053        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.503    -0.053/*        -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.053        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]/D    1
in_clk(R)->in_clk(R)	0.494    -0.053/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.053        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.502    -0.053/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.053/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.053        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/D    1
in_clk(R)->in_clk(R)	0.486    -0.053/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.053/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.497    -0.053/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.053/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.053        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.053        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.053        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]/D    1
in_clk(R)->in_clk(R)	0.521    -0.053/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.053        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.475    -0.053/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/TE    1
in_clk(R)->in_clk(R)	0.475    -0.053/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/TE    1
in_clk(R)->in_clk(R)	0.475    -0.053/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.053/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.053        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/D    1
in_tck_i(R)->in_clk(R)	0.518    */-0.053        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	0.518    */-0.053        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.053        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.496    -0.053/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.053/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.053        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.053        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_tck_i(R)->in_clk(R)	0.474    -0.053/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_clk(R)	0.474    -0.053/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.053/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.053        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]/D    1
in_tck_i(R)->in_clk(R)	0.518    */-0.053        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	0.518    */-0.053        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.053        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.053        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.475    -0.053/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.053/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.053        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.053        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/D    1
in_tck_i(R)->in_clk(R)	0.513    */-0.053        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_tck_i(R)->in_clk(R)	0.474    -0.053/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.053        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.053        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.053        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]/D    1
in_spi_clk_i(R)->in_clk(R)	0.501    -0.053/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.052        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.052        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.052        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.052        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.052        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/D    1
in_tck_i(R)->in_clk(R)	0.528    */-0.052        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.052        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]/D    1
in_clk(R)->in_clk(R)	0.523    -0.052/*        -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.052        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/D    1
in_clk(R)->in_clk(R)	0.479    -0.052/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.052        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	0.490    -0.052/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.494    */-0.052        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.052/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.499    */-0.052        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[7]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.052        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.052        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.052        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.052        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.052        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.487    -0.052/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.052        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.052/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.052        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.052        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.052        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.052        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.052        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.052        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.514    -0.052/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.052        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.052        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.470    */-0.052        */0.044         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.052        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.052        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.052        */0.006         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.475    -0.052/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.052/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.052        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.052        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.052        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.052        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.052        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[7]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.052        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.052        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.052        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.052        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]/D    1
in_clk(R)->in_clk(R)	0.479    -0.052/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.475    -0.052/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	0.475    -0.052/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.052/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.052/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.052/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.052        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.052/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.052        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.052        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.052        */0.004         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.052        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]/D    1
in_clk(R)->in_clk(R)	0.474    -0.052/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.052        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.052        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.052/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.052        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]/D    1
in_spi_clk_i(R)->in_clk(R)	0.535    */-0.052        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[12]/D    1
in_clk(R)->in_clk(R)	0.484    -0.052/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.052/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.052/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.052        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.052        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.051/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.051        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]/D    1
in_clk(R)->in_clk(R)	0.475    -0.051/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.051/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.051        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.051        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.475    */-0.051        */0.026         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.475    -0.051/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.051        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]/D    1
in_clk(R)->in_clk(R)	0.474    -0.051/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.051        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.523    -0.051/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]/D    1
in_clk(R)->in_clk(R)	0.501    -0.051/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.051/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.051        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg/D    1
in_clk(R)->in_clk(R)	0.515    */-0.051        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.051        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.506    -0.051/*        -0.003/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.474    -0.051/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.051/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.051        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.503    -0.051/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.051/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.051        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.051        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.504    -0.051/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_tck_i(R)->in_clk(R)	0.486    -0.051/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	0.486    -0.051/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	0.486    -0.051/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.051        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.051/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TI    1
in_tck_i(R)->in_clk(R)	0.501    */-0.051        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.474    -0.051/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.051/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.051/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.532    -0.051/*        -0.017/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.498    -0.051/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.051        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.502    -0.051/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.051        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]/D    1
in_clk(R)->in_clk(R)	0.506    -0.051/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.051/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.051        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.475    -0.051/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/TE    1
in_tck_i(R)->in_clk(R)	0.513    */-0.051        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.051        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]/D    1
in_tck_i(R)->in_clk(R)	0.520    */-0.051        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.051        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.051/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/TE    1
in_tck_i(R)->in_clk(R)	0.503    */-0.051        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.484    -0.051/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.051        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	0.473    -0.051/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.051        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.500    -0.051/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.518    -0.051/*        -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.501    -0.051/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.051        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.051        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.051        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.051        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.051        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[3]/D    1
in_tck_i(R)->in_clk(R)	0.492    -0.051/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.051/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.051        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.051        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.526    -0.051/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.051        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.511    -0.051/*        0.003/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.051        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	0.488    */-0.051        */0.017         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.494    -0.051/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.051        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.051        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.051        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.051        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.532    -0.051/*        -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.528    */-0.051        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/TE    1
in_clk(R)->in_clk(R)	0.474    -0.051/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.051        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.050        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.050        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.050        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.050        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.050        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/D    1
in_clk(R)->in_clk(R)	0.499    -0.050/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.499    -0.050/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.050        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.050        */0.001         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.502    -0.050/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.532    -0.050/*        -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    */-0.050        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.050        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.050        */-0.021        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.050        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/D    1
in_clk(R)->in_clk(R)	0.489    */-0.050        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.050        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[13]/D    1
in_clk(R)->in_clk(R)	0.501    -0.050/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.050        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.050        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.504    -0.050/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.050/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/TE    1
in_clk(R)->in_clk(R)	0.538    */-0.050        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.050        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/TE    1
in_clk(R)->in_clk(R)	0.526    -0.050/*        -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.050        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.050        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.050        */-0.011        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.050        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.050/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.050        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.050        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.050        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.495    -0.050/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.050        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]/D    1
in_clk(R)->in_clk(R)	0.506    -0.050/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.050/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.050        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.050        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	0.522    -0.050/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	0.479    -0.050/*        0.032/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/TE    1
in_clk(R)->in_clk(R)	0.532    -0.050/*        -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.050        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.050        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.050        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.050/*        0.040/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.050/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.050/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.050/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.050/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.050/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.050/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.492    -0.050/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.050        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/D    1
in_tck_i(R)->in_clk(R)	0.470    -0.050/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_tck_i(R)->in_clk(R)	0.470    -0.050/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	0.470    -0.050/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.050/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.050        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.050        */-0.010        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.050        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.050        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.050        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.050        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.050        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.050        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.050        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/D    1
in_clk(R)->in_clk(R)	0.477    -0.050/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.050        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]/D    1
in_clk(R)->in_clk(R)	0.503    -0.050/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.050/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.050        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.050        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.050        */-0.024        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.050        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.050        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.050        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.050        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/D    1
in_clk(R)->in_clk(R)	0.474    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.049        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/D    1
in_clk(R)->in_clk(R)	0.475    -0.049/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.049/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.049        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.049        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.505    -0.049/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.049/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.473    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/TE    1
in_tck_i(R)->in_clk(R)	0.511    */-0.049        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.049        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.049        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.049        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.475    -0.049/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.049        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	0.484    -0.049/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.049        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.493    -0.049/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/D    1
in_clk(F)->in_clk(F)	20.393   -0.049/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/g13/B    1
in_spi_clk_i(R)->in_clk(R)	0.490    -0.049/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.049        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.493    -0.049/*        -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.473    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.049        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.049        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.049        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.049        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.049        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.049        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.049        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.049        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.049        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.049        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.049        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.473    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.049        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.474    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.049        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.049        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.049/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.049        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.515    -0.049/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.049        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.504    -0.049/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.049/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.049        */0.005         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.049        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.049        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.049        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.049        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.049        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/D    1
in_clk(R)->in_clk(R)	0.453    */-0.049        */0.043         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.049        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/D    1
in_tck_i(R)->in_clk(R)	0.473    -0.049/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.049        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.049        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.049        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.049        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.049        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]/D    1
in_tck_i(R)->in_clk(R)	0.473    -0.049/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	0.473    -0.049/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.473    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.049/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.049        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.474    -0.049/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.049        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.049        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.049        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.049        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.049        */-0.020        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.049        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.049        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.049        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.476    -0.049/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.049        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]/D    1
in_clk(R)->in_clk(R)	0.474    -0.049/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.049        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.049        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.048        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/TE    1
in_clk(R)->in_clk(R)	0.474    -0.048/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/TE    1
in_clk(R)->in_clk(R)	0.513    -0.048/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.048        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.048/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.479    -0.048/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.048        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.048/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.048/*        -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.470    */-0.048        */0.026         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.048        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.499    -0.048/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.048/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.048        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.048/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.048/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.048        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/TE    1
in_clk(R)->in_clk(R)	0.507    -0.048/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.048        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.048        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.048        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.473    -0.048/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.048/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.048/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.048/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.048/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.048/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.048        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/D    1
in_tck_i(R)->in_clk(R)	0.512    */-0.048        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.048        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.048        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.048        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/D    1
in_clk(R)->in_clk(R)	0.500    -0.048/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.048        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.048        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.048        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.529    -0.048/*        -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.526    */-0.048        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.048        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]/D    1
in_clk(R)->in_clk(R)	0.523    -0.048/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.048        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.048        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.048        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.504    -0.048/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.048        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.048        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.048        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.048        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/D    1
in_clk(R)->in_clk(R)	0.484    -0.048/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.048        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.048        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.048        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.048        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.048        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.048        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.048        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.047        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.047        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/TE    1
in_tck_i(R)->in_clk(R)	0.457    */-0.047        */-0.038        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.530    */-0.047        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.047        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]/D    1
in_clk(R)->in_clk(R)	0.498    -0.047/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.472    -0.047/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	0.510    -0.047/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.047        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.047        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.047        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.505    -0.047/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/TI    1
in_clk(R)->in_clk(R)	0.465    -0.047/*        0.034/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.047        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.047        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.047        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.047        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.047        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	0.500    -0.047/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.509    -0.047/*        0.001/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.047        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.047        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.047        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.047        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.047        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.047        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.047        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.047        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.047        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.047        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.482    -0.047/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.047        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.047        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.047        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.047        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.047        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.047        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	0.489    -0.047/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/TI    1
in_clk(R)->in_clk(R)	0.529    -0.047/*        -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.496    -0.047/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.047        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.047        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.047        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.505    -0.047/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.047        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/D    1
in_clk(R)->in_clk(R)	0.486    -0.047/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.047        */-0.021        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.486    -0.047/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.047/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.047        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/D    1
in_clk(R)->in_clk(R)	0.477    -0.047/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.047/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.047/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.047        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.047/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.047        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	0.541    */-0.047        */-0.028        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.047        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.047        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.046        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.046        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.046        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/TE    1
in_tck_i(R)->in_clk(R)	0.511    */-0.046        */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.046        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.046        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.046        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.483    -0.046/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.046        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.046        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.046/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.046/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.046        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	0.519    -0.046/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.511    */-0.046        */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.511    */-0.046        */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.046        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	0.483    -0.046/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.046/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.046/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.046/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.046/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/TE    1
in_tck_i(R)->in_clk(R)	0.511    */-0.046        */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.484    -0.046/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.046        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.501    -0.046/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.046/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.477    -0.046/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.046/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.046/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.046/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.046/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.046        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.046        */-0.028        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.489    -0.046/*        0.023/*         top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.046        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.046        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_tck_i(R)->in_clk(R)	0.501    */-0.046        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.046        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.046        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.500    -0.046/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.046/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.467    -0.046/*        0.031/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.046/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.046        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.482    -0.046/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.046/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.501    -0.046/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.046        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.046        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.046        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.046        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.046        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.046        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.046        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.046        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.480    */-0.046        */0.025         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.046        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.484    -0.046/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.542    */-0.046        */-0.029        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.516    -0.046/*        -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.046        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.046/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.046/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.503    */-0.046        */0.007         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/D    1
in_tck_i(R)->in_clk(R)	0.529    */-0.045        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.045        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	0.544    */-0.045        */-0.030        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.045        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/D    1
in_spi_clk_i(R)->in_clk(R)	0.533    */-0.045        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[15]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.045        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.475    -0.045/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.045        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.045        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	0.527    -0.045/*        -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.045        */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.504    -0.045/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.045        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.045        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.500    -0.045/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.045/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.045/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.045        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.045        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.045        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.478    -0.045/*        0.009/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.045/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.045        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.045        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.045        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.045/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.045/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.045/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.045/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.045        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.492    -0.045/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.045/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.045        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.494    -0.045/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.045/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.045/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.519    -0.045/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.483    -0.045/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.045        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.045        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.045        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.045        */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.496    -0.045/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.045/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.045        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/D    1
in_clk(R)->in_clk(R)	0.502    -0.045/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.045        */0.001         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.045        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.045/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.045        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]/D    1
in_tck_i(R)->in_clk(R)	0.520    */-0.044        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.044        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.044        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.044        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.500    -0.044/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.044        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.044        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.044        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.044        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.044        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.044        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.044        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.495    -0.044/*        0.017/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.044/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.044/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.044        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/D    1
in_clk(R)->in_clk(R)	0.513    -0.044/*        0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.044        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.044        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]/D    1
in_clk(R)->in_clk(R)	0.543    */-0.044        */-0.029        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.486    -0.044/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.044        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.531    */-0.044        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.044        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.044        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.481    -0.044/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.044        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.044        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.505    -0.044/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.486    -0.044/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.044        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.044        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.044        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/D    1
in_clk(R)->in_clk(R)	0.519    -0.044/*        -0.024/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.524    */-0.044        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.502    -0.044/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.044/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.497    -0.044/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.044        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.044        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.044        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.044        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.044        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.487    -0.044/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.044        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.486    -0.044/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.043        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.480    -0.043/*        0.029/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/TE    1
in_clk(R)->in_clk(R)	0.486    -0.043/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.043/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.043        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.043        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.043        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.043        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.043        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.043        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.043        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.043        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.043        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.043        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.043        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.043        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.043        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	0.503    -0.043/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.043        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/TE    1
in_tck_i(R)->in_clk(R)	0.504    */-0.043        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.043        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	0.466    */-0.043        */0.045         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.043/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.043        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.043        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.043        */-0.020        top_inst_peripherals_i/apb_uart_i/iBAUDOUTN_reg/D    1
in_clk(R)->in_clk(R)	0.524    */-0.043        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.043        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/D    1
in_clk(R)->in_clk(R)	0.472    -0.043/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.043/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.043        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.043        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.043        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/D    1
in_clk(R)->in_clk(R)	0.495    -0.043/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.043        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.043        */-0.020        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.043        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.043        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]/D    1
in_clk(R)->in_clk(R)	0.460    */-0.043        */0.044         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.483    */-0.043        */0.031         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.043        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.043        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.043        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.043        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.043        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/TE    1
in_tck_i(R)->in_clk(R)	0.471    -0.043/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	0.471    -0.043/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.043        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.043        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.043        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.043        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.043        */-0.009        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.042        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.042        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/TE    1
in_clk(R)->in_clk(R)	0.541    */-0.042        */-0.028        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.485    -0.042/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.042/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.042/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.042/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.042        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.042        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.042        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.042        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.042        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]/D    1
in_tck_i(R)->in_clk(R)	0.480    -0.042/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.524    -0.042/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[2]/D    1
in_clk(R)->in_clk(R)	0.496    -0.042/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.042        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]/D    1
in_clk(R)->in_clk(R)	0.502    -0.042/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.042        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.042        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_tck_i(R)->in_clk(R)	0.489    -0.042/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.042        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.042        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.042        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.042        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.042        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.042        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.516    */-0.042        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	0.490    -0.042/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.042        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.042        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/D    1
in_clk(R)->in_clk(R)	0.505    -0.042/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.042        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]/D    1
in_clk(R)->in_clk(R)	0.494    -0.042/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.042        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/D    1
in_clk(R)->in_clk(R)	0.471    -0.042/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.042        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/D    1
in_clk(R)->in_clk(R)	0.498    -0.042/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.495    */-0.042        */0.004         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.042        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.500    -0.042/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.042/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.042        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg/D    1
in_clk(R)->in_clk(R)	0.531    */-0.042        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.042        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.042        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.042        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/D    1
in_tck_i(R)->in_clk(R)	0.527    */-0.042        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.499    -0.042/*        0.010/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/TE    1
in_clk(R)->in_clk(R)	0.497    -0.042/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.042        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	0.496    -0.042/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.042        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.042        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.042        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.042/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/TI    1
in_tck_i(R)->in_clk(R)	0.514    */-0.042        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.042        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.042        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.042/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/TI    1
in_clk(R)->in_clk(R)	0.468    */-0.042        */0.041         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/TI    1
in_clk(R)->in_clk(R)	0.492    -0.042/*        0.021/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.042/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.042        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.042/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.042        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.042        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.042        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[6]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.041        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.041        */0.004         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.041        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.041        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.041        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.041        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.041        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.041        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	0.490    -0.041/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_clk(R)	0.520    */-0.041        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.041        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.041        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.041        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.041        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]/D    1
in_clk(R)->in_clk(R)	0.493    -0.041/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.041        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.041        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.041        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.476    -0.041/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.041        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.041        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.041        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.041        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.041/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/TI    1
in_tck_i(R)->in_clk(R)	0.514    */-0.041        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	0.499    -0.041/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/TI    1
in_tck_i(R)->in_clk(R)	0.529    */-0.041        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.041        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.041        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/D    1
in_clk(R)->in_clk(R)	0.503    -0.041/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/TI    1
in_tck_i(R)->in_clk(R)	0.479    -0.041/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	0.479    -0.041/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.501    -0.041/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.041        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.041        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.480    */-0.041        */0.033         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.041        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.041        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.041        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.041/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.041        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/D    1
in_tck_i(R)->in_clk(R)	0.494    -0.041/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.041        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.041        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.041        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.041        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[7]/D    1
in_tck_i(R)->in_clk(R)	0.494    -0.041/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_tck_i(R)->in_clk(R)	0.494    -0.041/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.041        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.488    -0.041/*        0.015/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.041        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.492    -0.041/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.041        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.041        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.502    -0.041/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.041        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.040        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.040        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.040        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[2]    1
in_tck_i(R)->in_clk(R)	0.469    -0.040/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.040        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.477    -0.040/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.040        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.040        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.040        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.040        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	0.496    -0.040/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.040        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]/D    1
in_clk(R)->in_clk(R)	0.503    -0.040/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.040        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/D    1
in_clk(R)->in_clk(R)	0.541    */-0.040        */-0.028        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.040        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.040        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.501    -0.040/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.526    */-0.040        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.040        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.040        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.040        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.040        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.040        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.040        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.040        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]/D    1
in_clk(R)->in_clk(R)	0.487    -0.040/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.040/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/TE    1
in_clk(R)->in_clk(R)	0.509    -0.040/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.040/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.040/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.040        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	0.503    -0.040/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.040/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.040/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.040/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.040        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.504    -0.040/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.040        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.381    -0.040/*        -0.020/*        top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.524    */-0.040        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/D    1
in_clk(R)->in_clk(R)	0.495    -0.040/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.040        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.040        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.040        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.514    -0.040/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.040        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_tck_i(R)->in_clk(R)	0.511    */-0.040        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.479    -0.040/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.040/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.040        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.040        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]/D    1
in_clk(R)->in_clk(R)	0.483    -0.040/*        0.029/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.040        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.040        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.501    -0.040/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.040        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.040        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.040        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.040        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.040        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/D    1
in_clk(R)->in_clk(R)	0.509    -0.040/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.040/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.040        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.524    */-0.040        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.510    -0.040/*        -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.040        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[29]/D    1
in_clk(R)->in_clk(R)	0.499    -0.040/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.040        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.040        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	0.489    -0.040/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	0.483    -0.040/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.040/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.040/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.040        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.040        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]/D    1
in_clk(R)->in_clk(R)	0.502    -0.040/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.040        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.039        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.487    -0.039/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.039/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.541    */-0.039        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.039        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.490    -0.039/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.039        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.039        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.039/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/TI    1
in_clk(R)->in_clk(R)	0.491    -0.039/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.039/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.039        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.039        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.039        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.039        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	0.494    -0.039/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.039/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.039/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.039        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.039        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.039        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.505    -0.039/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.039/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.039        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.039        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.495    */-0.039        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.039/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.039        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.039/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.039        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.492    -0.039/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.039/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.039/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.039        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.039        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/D    1
in_clk(R)->in_clk(R)	0.501    -0.039/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.039        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	0.514    -0.039/*        -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/D    1
in_clk(R)->in_clk(R)	0.521    -0.039/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.039        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	0.488    -0.039/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.039/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.039/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.039        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.039        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.039        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.039        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.505    -0.039/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/TI    1
in_tck_i(R)->in_clk(R)	0.482    -0.039/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_tck_i(R)->in_clk(R)	0.482    -0.039/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.039/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.039/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.039/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.039/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.039/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_clk(R)->in_clk(R)	0.512    -0.039/*        -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.039        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_tck_i(R)->in_clk(R)	0.530    */-0.039        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.039        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.492    -0.039/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.039        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.039        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.039        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.039        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.039        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]/D    1
in_clk(R)->in_clk(R)	0.501    -0.039/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.038        */-0.022        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.038        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.038        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.502    -0.038/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.038        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.494    -0.038/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.522    -0.038/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.495    */-0.038        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.038/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.038        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.038        */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.038        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.507    */-0.038        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.038        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.038        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.485    -0.038/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.495    */-0.038        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.038        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.038/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.038/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	0.507    */-0.038        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/TE    1
in_tck_i(R)->in_clk(R)	0.503    */-0.038        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.038        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.038        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.038        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.038        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.493    */-0.038        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.493    */-0.038        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.493    */-0.038        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.038        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.038        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.038        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.461    -0.038/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.038        */-0.021        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/D    1
in_clk(R)->in_clk(R)	0.502    -0.038/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.038        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.038        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.488    -0.038/*        0.024/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.038        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.038        */-0.007        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_addr_MSB2_reg[0]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.038        */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.487    -0.038/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.038        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.038        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.038        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.504    -0.038/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.038/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/TE    1
in_clk(R)->in_clk(R)	0.508    -0.038/*        0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.493    */-0.038        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.038        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.038        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.038        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.038        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]/D    1
in_clk(R)->in_clk(R)	0.470    -0.038/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/TE    1
in_clk(R)->in_clk(R)	0.470    -0.038/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.038        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.493    */-0.038        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.038/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.038/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.038/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	0.470    -0.038/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/TE    1
in_clk(R)->in_clk(R)	0.470    -0.038/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.038        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/D    1
in_clk(R)->in_clk(R)	0.469    -0.038/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.038        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.038        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.038        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.038        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.037        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]/D    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.503    -0.037/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.037/*        0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.037        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.037        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/TE    1
in_clk(R)->in_clk(R)	0.480    -0.037/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.037        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.037        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.037        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.472    -0.037/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.037        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.516    -0.037/*        -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.037        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.037/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.037        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.037        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.037        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.037        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.037        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.037        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/D    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.037        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.037        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.037        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.037        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.037        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.037        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.037/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.037        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.037        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.480    -0.037/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.037/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.037/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.037/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.037        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.037        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.037        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.037        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.037        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.511    -0.037/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.037/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.037        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.495    -0.037/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.037        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.037        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.037        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/D    1
in_clk(R)->in_clk(R)	0.468    -0.037/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.037        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.037/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.037        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]/D    1
in_clk(R)->in_clk(R)	0.497    -0.037/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.037        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.037        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.037        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.037        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.037/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.037        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.037        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.037        */0.009         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.037        */0.009         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.037        */0.009         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.037/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.037        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.472    */-0.037        */0.040         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.037/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.037/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.037/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.037/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.037        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.037        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.037        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.037        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.037        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.037        */0.009         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.037        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.036        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.036/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.036        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]/D    1
in_clk(R)->in_clk(R)	0.502    -0.036/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.036        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]/D    1
in_clk(R)->in_clk(R)	0.501    -0.036/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.036        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.036        */-0.005        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.036        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.495    -0.036/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/TI    1
in_clk(R)->in_clk(R)	0.466    -0.036/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.036        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.036        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.036        */-0.018        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.036        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.504    */-0.036        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.036        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.036        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.505    -0.036/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.036        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.486    -0.036/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.509    -0.036/*        -0.020/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.524    */-0.036        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/D    1
in_clk(R)->in_clk(R)	0.489    -0.036/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.036        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.036        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.036/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.036/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.036        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.036        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.036/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.036        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.036        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.036        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.036        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.036/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.036/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.036/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.036        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_tck_i(R)->in_clk(R)	0.495    -0.036/*        0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/TI    1
in_clk(R)->in_clk(R)	0.477    -0.036/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.036        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.036        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.502    -0.036/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.036        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.036        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.036        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.036/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.036/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.036        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.036        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.036        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.036        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.536    */-0.036        */-0.028        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.468    -0.036/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.036/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.036        */-0.016        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.036        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.036        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.036        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.036        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.036        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]/D    1
in_clk(R)->in_clk(R)	0.500    -0.036/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.036/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.036/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.036/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.035/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.035        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.035        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.500    -0.035/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.035/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.035/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.035/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.035        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.035        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.035/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.035        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.035        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/D    1
in_clk(R)->in_clk(R)	0.501    -0.035/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.035        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.035        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.035/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.035/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.035/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.035        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.035        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.502    -0.035/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.035        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/D    1
in_clk(R)->in_clk(R)	0.498    -0.035/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.035/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.035        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.035/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.035        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.035        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.035        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.035        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.528    */-0.035        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.035        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.035        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.498    -0.035/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.529    */-0.035        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[30]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.035        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.035        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/D    1
in_spi_clk_i(R)->in_clk(R)	0.489    -0.035/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/TI    1
in_tck_i(R)->in_clk(R)	0.512    */-0.035        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.482    -0.035/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.035        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.035        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.035/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.035/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.035        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.035        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.035        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]/D    1
in_clk(R)->in_clk(R)	0.475    -0.035/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.035        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	0.475    -0.035/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.035/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.035        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.035        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.035        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.035        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.524    */-0.035        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.035        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.035        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.035        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.035        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.035        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.035        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.035        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.035        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.035/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.035        */-0.024        top_inst_peripherals_i/apb_uart_i/SOUT_reg/D    1
in_clk(R)->in_clk(R)	0.534    */-0.035        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]/D    1
in_clk(F)->in_clk(F)	20.426   -0.035/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.521    */-0.035        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]/D    1
in_clk(R)->in_clk(R)	0.484    -0.035/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.035/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.035/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.035        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	0.501    -0.035/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.035/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.035/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.034        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.484    -0.034/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.034        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	0.521    -0.034/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]/D    1
in_tck_i(R)->in_clk(R)	0.527    */-0.034        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.034        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.034        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.034        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.034        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.517    -0.034/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.517    -0.034/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.517    -0.034/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.517    -0.034/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.517    -0.034/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.497    */-0.034        */0.005         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.488    -0.034/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.034        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TX/iTx2_reg/D    1
in_clk(R)->in_clk(R)	0.525    */-0.034        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.034        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.034        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_tck_i(R)->in_clk(R)	0.513    */-0.034        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.474    */-0.034        */0.027         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.034        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	0.517    -0.034/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.517    -0.034/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.531    */-0.034        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]/D    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.034/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.034/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.034        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.034        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.034        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.034        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/D    1
in_tck_i(R)->in_clk(R)	0.481    -0.034/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.034/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.034/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.034        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.034        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.034        */0.005         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.034        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.034        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.466    -0.034/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.034        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.034        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]/D    1
in_clk(R)->in_clk(R)	0.483    -0.034/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.034        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.034        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.499    -0.034/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.034        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/D    1
in_clk(R)->in_clk(R)	0.478    */-0.034        */0.036         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.034        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.034        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	0.466    -0.034/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/TE    1
in_clk(R)->in_clk(R)	0.466    -0.034/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.034/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.034        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.034        */0.010         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.034        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/D    1
in_clk(R)->in_clk(R)	0.466    -0.034/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.034        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.034        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[17]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.034        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/D    1
in_tck_i(R)->in_clk(R)	0.509    */-0.034        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.505    -0.034/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.034        */0.010         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.530    */-0.034        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[16]/D    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.034/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.034/*        0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.034        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.033        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.531    */-0.033        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]/D    1
in_clk(R)->in_clk(R)	0.481    -0.033/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.033/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.033        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.033        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.033        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.033        */0.010         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.033        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.033        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.033        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.494    -0.033/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.033/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.033        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.033        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.033        */0.010         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.033        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	0.471    */-0.033        */0.030         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.033/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.033        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.033        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.512    -0.033/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.033        */0.010         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.033        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.033        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.526    */-0.033        */-0.014        top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/D    1
in_clk(R)->in_clk(R)	0.533    */-0.033        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]/D    1
in_clk(R)->in_clk(R)	0.491    -0.033/*        0.023/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.033        */0.010         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.033/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.033/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.033        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.033        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.033        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_spi_clk_i(R)->in_clk(R)	0.500    -0.033/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.033/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.033        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.501    -0.033/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.033        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.033        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/D    1
in_tck_i(R)->in_clk(R)	0.505    */-0.033        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.033        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_tck_i(R)->in_clk(R)	0.504    */-0.033        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.033        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.033        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[4]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.033        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]/D    1
in_clk(R)->in_clk(R)	0.493    -0.033/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.033/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.033/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.033        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.033        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.032        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.513    */-0.032        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.523    -0.032/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.482    -0.032/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.032/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.032        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.032        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.032        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.032        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]/D    1
in_clk(R)->in_clk(R)	0.482    -0.032/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.032        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.032        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.032        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.032        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/D    1
in_clk(R)->in_clk(R)	0.502    -0.032/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.032        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.032/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.032        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/D    1
in_tck_i(R)->in_clk(R)	0.503    */-0.032        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.501    -0.032/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.032/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/TE    1
in_tck_i(R)->in_clk(R)	0.497    -0.032/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.032        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.481    -0.032/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.032/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	0.491    -0.032/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.032        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.032        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.032        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.032        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.032        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.032        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.032        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.032        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.032        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.032        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.032        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.032        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.032        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.032        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.032        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.032        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.032        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.032        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.032        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.513    */-0.032        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.032        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.032        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.032        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.032        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.032        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.032        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.032        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.032        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.032        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.032        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/D    1
in_clk(R)->in_clk(R)	0.482    -0.031/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.031        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.031        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.031        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.471    */-0.031        */0.028         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.031/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.031        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	0.506    -0.031/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.031        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.519    */-0.031        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.031        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.031        */-0.009        top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.031        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.031        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.031        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.031        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.031        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.031        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.031        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.031        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.477    -0.031/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.031        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.031        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_tck_i(R)->in_clk(R)	0.525    */-0.031        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_tck_i(R)->in_clk(R)	0.505    */-0.031        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.031        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.031        */0.011         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.031        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]/D    1
in_tck_i(R)->in_clk(R)	0.509    */-0.031        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.031        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.031        */-0.017        top_inst_peripherals_i/apb_uart_i/iRTS_reg/TE    1
in_clk(R)->in_clk(R)	0.483    -0.031/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.031/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.031        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.031        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.031        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.031        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.031        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.031        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.031        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.031        */-0.005        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.031        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.532    */-0.031        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.031        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]/D    1
in_clk(R)->in_clk(R)	0.474    -0.031/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.031        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.031        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.510    -0.031/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.031        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.031        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	0.540    */-0.031        */-0.037        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.503    -0.031/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.031        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	0.487    -0.031/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.031/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.031/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.031/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.031/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.031/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.031        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/D    1
in_tck_i(R)->in_clk(R)	0.505    */-0.031        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.031        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.031        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.469    */-0.031        */0.046         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.031        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.495    -0.031/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.031/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.031        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.031        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.030        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.030        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.522    */-0.030        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.030        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.508    -0.030/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.507    -0.030/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/D    1
in_tck_i(R)->in_clk(R)	0.493    -0.030/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.030        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.501    -0.030/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.030        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.030        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.030        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.495    -0.030/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.030/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.508    -0.030/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.030        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.509    */-0.030        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.030/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/TI    1
in_clk(R)->in_clk(R)	0.504    */-0.030        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/latched_full_s_reg/D    1
in_clk(R)->in_clk(R)	0.516    */-0.030        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.030        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.502    -0.030/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.030/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.030        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.516    */-0.030        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.527    -0.030/*        -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.030        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.030        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.030/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.030        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.030/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.030        */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.030/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.030        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.030        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.030        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.030        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.030        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.030        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.030        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.030        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.030        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.030        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.030/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.030/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.030/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.030        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.030        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.496    -0.030/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.030        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.030        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.510    -0.030/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.510    -0.030/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.030        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.030        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.030        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.030        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.509    -0.030/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.030        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]/D    1
in_clk(R)->in_clk(R)	0.504    -0.030/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.030        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.030        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	0.492    -0.030/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.030/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.030        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.030        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.520    -0.030/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.506    -0.030/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.030        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.030        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.030        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/TE    1
in_clk(R)->in_clk(R)	0.467    */-0.030        */0.040         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.030/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.030/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.030        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.030        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.030        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/D    1
in_clk(R)->in_clk(R)	0.506    -0.030/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.030        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.499    -0.030/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.030/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.030/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.472    -0.029/*        0.027/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.029/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.029        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.495    */-0.029        */0.018         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.029        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	0.505    -0.029/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.029        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.029        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.029        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.029        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]/D    1
in_clk(R)->in_clk(R)	0.492    -0.029/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.029        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.029        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.029        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.029        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]/D    1
in_clk(R)->in_clk(R)	0.463    */-0.029        */-0.027        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.521    -0.029/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.029        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]/D    1
in_clk(R)->in_clk(R)	0.499    -0.029/*        0.009/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.029/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.029        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.029        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.029        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.029        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.029        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.508    -0.029/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.029        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.029        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.029        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.029        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.029        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.029        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.501    -0.029/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.029/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.029        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.029        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/D    1
in_clk(R)->in_clk(R)	0.498    -0.029/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.029/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.029        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.029        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.029        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/D    1
in_clk(R)->in_clk(R)	0.480    */-0.029        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.029/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.029/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/TI    1
in_clk(F)->in_clk(F)	20.425   -0.029/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.526    */-0.029        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	0.501    -0.029/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/TI    1
in_clk(R)->in_clk(R)	0.530    -0.029/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	0.537    */-0.029        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	0.527    -0.029/*        -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.029        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.495    -0.029/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.029/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.029        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.029        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.029        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]/D    1
in_clk(R)->in_clk(R)	0.510    -0.029/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.029        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.503    -0.029/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.029/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.029/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.029/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.029        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.029        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.028        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.483    -0.028/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.028/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.028        */-0.019        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.028        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.028        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.493    -0.028/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.028/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.028/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.028        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.028        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.500    -0.028/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.028/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.028/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.028        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.028        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/D    1
in_clk(R)->in_clk(R)	0.478    -0.028/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.478    -0.028/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.028/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.028        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.028        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.502    -0.028/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/TI    1
in_clk(R)->in_clk(R)	0.540    */-0.028        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.028        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.519    */-0.028        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.500    -0.028/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.028        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]/D    1
in_clk(R)->in_clk(R)	0.483    -0.028/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.028        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.499    -0.028/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.028/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.028        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.499    -0.028/*        -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.028        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.028        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/D    1
in_tck_i(R)->in_clk(R)	0.512    */-0.028        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.028        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.028        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]/D    1
in_clk(R)->in_clk(R)	0.485    -0.028/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.028/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/TI    1
in_clk(R)->in_clk(R)	0.460    */-0.028        */0.046         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	0.537    */-0.028        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.538    */-0.028        */-0.027        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg/D    1
in_clk(R)->in_clk(R)	0.526    */-0.028        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/D    1
in_tck_i(R)->in_clk(R)	0.472    -0.028/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	0.472    -0.028/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_tck_i(R)->in_clk(R)	0.472    -0.028/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.460    */-0.028        */0.046         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.028        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.028        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]/D    1
in_clk(R)->in_clk(R)	0.489    -0.028/*        0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/TE    1
in_clk(R)->in_clk(R)	0.506    -0.028/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.028/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.028        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.500    -0.028/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.028        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.028        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/D    1
in_clk(R)->in_clk(R)	0.499    -0.028/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.028        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.028        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.028/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.028        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/D    1
in_clk(R)->in_clk(R)	0.499    -0.028/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.028/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.028/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.028/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.028/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.027        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.027        */0.001         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.027        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[7]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.027        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.027        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.027        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/D    1
in_tck_i(R)->in_clk(R)	0.464    */-0.027        */0.048         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.027/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.027        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.497    -0.027/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.027        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.027        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.027        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	0.508    -0.027/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.027        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.027        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/D    1
in_tck_i(R)->in_clk(R)	0.484    -0.027/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	0.484    -0.027/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	0.484    -0.027/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.027        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	0.499    -0.027/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.027        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.027        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.503    -0.027/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.027/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.027        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.027        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.027        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.027        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.027        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.027        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.467    -0.027/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.027        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.027        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.501    -0.027/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.027        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]/D    1
in_clk(R)->in_clk(R)	0.503    -0.027/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.027/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/TE    1
in_clk(R)->in_clk(R)	0.466    -0.027/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.027        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]/D    1
in_clk(R)->in_clk(R)	0.495    -0.027/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/TI    1
in_clk(R)->in_clk(R)	0.491    -0.027/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.027        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.027        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.027        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.468    -0.027/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.496    -0.027/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.027        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.498    -0.027/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.027/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.027        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.499    -0.027/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/TI    1
in_clk(R)->in_clk(R)	0.467    -0.027/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/TE    1
in_clk(R)->in_clk(R)	0.467    -0.027/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.027        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.453    */-0.027        */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/TI    1
in_clk(R)->in_clk(R)	0.466    -0.027/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.027        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.027        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]/D    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.027/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.500    -0.027/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.485    -0.027/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.027        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/D    1
in_clk(R)->in_clk(R)	0.466    -0.027/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/TE    1
in_clk(R)->in_clk(R)	0.466    -0.027/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.027        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.472    */-0.027        */0.042         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/TI    1
in_clk(R)->in_clk(R)	0.486    -0.027/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.027        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.027        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]/D    1
in_tck_i(R)->in_clk(R)	0.501    -0.027/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.027/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.544    */-0.027        */-0.033        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.489    -0.027/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.027        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/TE    1
in_tck_i(R)->in_clk(R)	0.463    */-0.027        */0.049         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.027        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[1]    1
in_tck_i(R)->in_clk(R)	0.487    -0.027/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.536    */-0.027        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.027        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.538    */-0.027        */-0.030        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.027        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.027        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/D    1
in_clk(R)->in_clk(R)	0.489    -0.027/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.026/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.026        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.026        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.456    */-0.026        */0.049         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.026        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.026        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]/D    1
in_clk(R)->in_clk(R)	0.500    -0.026/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.026        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/TE    1
in_clk(R)->in_clk(R)	0.467    */-0.026        */-0.030        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.481    -0.026/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.026/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.026/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/TI    1
in_clk(R)->in_clk(R)	0.466    -0.026/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/TE    1
in_clk(R)->in_clk(R)	0.459    */-0.026        */0.045         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.026        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.026        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.026        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.026/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.026        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.026        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	0.476    -0.026/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.026        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.026        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.026/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.026        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.026        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.026        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	0.542    */-0.026        */-0.028        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.026/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.026        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.026        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.492    -0.026/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/TI    1
in_clk(R)->in_clk(R)	0.539    */-0.026        */-0.028        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg/D    1
in_clk(R)->in_clk(R)	0.506    */-0.026        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]/D    1
in_clk(R)->in_clk(R)	0.470    */-0.026        */0.028         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.465    -0.026/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.026/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.026/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.026        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.026        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.503    -0.026/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.026/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.026        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.487    -0.026/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.026/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.026/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.026/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	0.476    -0.026/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	0.476    -0.026/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	0.476    -0.026/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.026        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.464    */-0.026        */0.040         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.026        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/D    1
in_clk(R)->in_clk(R)	0.490    -0.026/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.026        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.026        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.026        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.026        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.026        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.026        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/TE    1
in_tck_i(R)->in_clk(R)	0.517    */-0.026        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.520    -0.026/*        -0.017/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.522    -0.026/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	0.490    -0.026/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.485    -0.026/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.026        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.026        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.026/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/TI    1
in_tck_i(R)->in_clk(R)	0.469    */-0.026        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.504    */-0.026        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.486    -0.026/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.026        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.026        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.026        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.026        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.025/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.025        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]/D    1
in_clk(R)->in_clk(R)	0.465    -0.025/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/TE    1
in_clk(R)->in_clk(R)	0.465    -0.025/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.025        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.025        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.025        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.025        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.025        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.025        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.025        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.025        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.025/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.025        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.025        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	0.498    */-0.025        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.025        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.025        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.025        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.025        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.025        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.025        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/D    1
in_clk(R)->in_clk(R)	0.500    -0.025/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.025        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	0.511    -0.025/*        0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.025        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.025        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.025        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[16]/D    1
in_tck_i(R)->in_clk(R)	0.494    -0.025/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.025        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.479    -0.025/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.025        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.528    -0.025/*        -0.017/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/WEN    1
in_tck_i(R)->in_clk(R)	0.494    -0.025/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_tck_i(R)->in_clk(R)	0.494    -0.025/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.025/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/TI    1
in_clk(R)->in_clk(R)	0.542    */-0.025        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.503    -0.025/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/TI    1
in_tck_i(R)->in_clk(R)	0.513    */-0.025        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/D    1
in_clk(R)->in_clk(R)	0.482    -0.025/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.025/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.025/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.025        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/D    1
in_clk(R)->in_clk(R)	0.459    */-0.025        */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.520    -0.025/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.465    -0.025/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.025        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.025        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.481    -0.025/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.025/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.025/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.025        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.465    -0.025/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.025        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.025        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.025        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.459    */-0.025        */0.049         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.459    */-0.025        */0.049         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.450    */-0.025        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.450    */-0.025        */0.048         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.450    */-0.025        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.025/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.025        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]/D    1
in_clk(R)->in_clk(R)	0.465    -0.025/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/TE    1
in_clk(R)->in_clk(R)	0.464    -0.025/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.025        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/id_valid_q_reg/D    1
in_tck_i(R)->in_clk(R)	0.467    */-0.025        */-0.028        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.465    -0.025/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.025/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/TI    1
in_clk(R)->in_clk(R)	0.465    -0.025/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.025/*        -0.003/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.471    -0.025/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/TE    1
in_clk(R)->in_clk(R)	0.471    */-0.025        */-0.030        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.464    -0.025/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.025/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/TI    1
in_clk(R)->in_clk(R)	0.450    */-0.025        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.450    */-0.025        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.025/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.025/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.458    */-0.025        */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/TI    1
in_clk(F)->in_clk(F)	20.438   */-0.024        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/g1332/B    1
in_clk(R)->in_clk(R)	0.533    */-0.024        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.465    -0.024/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.024/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.024        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.502    -0.024/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.471    -0.024/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.024/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.024        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/TE    1
in_tck_i(R)->in_clk(R)	0.485    -0.024/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/D    1
in_spi_clk_i(R)->in_clk(R)	0.526    -0.024/*        -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_middle_reg[0]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.024        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.024        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.513    */-0.024        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/D    1
in_clk(R)->in_clk(R)	0.464    -0.024/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/TE    1
in_clk(R)->in_clk(R)	0.465    -0.024/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.024/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.464    -0.024/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/TE    1
in_clk(R)->in_clk(R)	0.543    */-0.024        */-0.027        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.464    -0.024/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/TE    1
in_clk(R)->in_clk(R)	0.484    -0.024/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.480    -0.024/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.024/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.024        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.471    -0.024/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.024        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]/D    1
in_clk(R)->in_clk(R)	0.464    -0.024/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.024        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]/D    1
in_clk(R)->in_clk(R)	0.469    */-0.024        */0.041         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.024        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.024/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.501    -0.024/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.024        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.024        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.024/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.464    -0.024/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.024        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.024        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.024        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.024        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.464    -0.024/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.024        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.024        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/D    1
in_clk(R)->in_clk(R)	0.503    -0.024/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.024        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/D    1
in_tck_i(R)->in_clk(R)	0.484    -0.024/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	0.484    -0.024/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	0.484    -0.024/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.508    -0.024/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[14]/D    1
in_tck_i(R)->in_clk(R)	0.485    -0.024/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.024/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	0.485    -0.024/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	0.522    */-0.024        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.024        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.024        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.024        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.024        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.024        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_tck_i(R)->in_clk(R)	0.469    */-0.024        */0.044         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.024        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.024        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.532    */-0.024        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.024        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.024        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.024        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.024        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.515    -0.024/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.024        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.024        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.024        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.024        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.478    -0.023/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.023        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.023        */-0.019        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.457    */-0.023        */0.038         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.023        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.464    -0.023/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/TE    1
in_clk(R)->in_clk(R)	0.464    -0.023/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/TE    1
in_clk(R)->in_clk(R)	0.522    -0.023/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.471    -0.023/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.023        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.023        */-0.004        top_inst_core_region_i/lsu_resp_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.023/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_tck_i(R)->in_clk(R)	0.514    */-0.023        */-0.001        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.023        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.471    -0.023/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/TE    1
in_clk(R)->in_clk(R)	0.471    -0.023/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.023        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/D    1
in_clk(R)->in_clk(R)	0.464    -0.023/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.023        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.023        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]/D    1
in_clk(R)->in_clk(R)	0.464    -0.023/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.023        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.023        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/TE    1
in_tck_i(R)->in_clk(R)	0.473    -0.023/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_tck_i(R)->in_clk(R)	0.473    -0.023/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	0.473    -0.023/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.488    */-0.023        */0.025         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.023        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.499    -0.023/*        0.009/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.023/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.023        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_tck_i(R)->in_clk(R)	0.514    */-0.023        */-0.001        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	0.514    */-0.023        */-0.001        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.023        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.023        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.023        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/D    1
in_tck_i(R)->in_clk(R)	0.514    */-0.023        */-0.001        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_tck_i(R)->in_clk(R)	0.514    */-0.023        */-0.001        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.463    -0.023/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.023        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.023        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.023        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/D    1
in_clk(R)->in_clk(R)	0.487    -0.023/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.023        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/TE    1
in_clk(R)->in_clk(R)	0.497    -0.023/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.023        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]/D    1
in_clk(R)->in_clk(R)	0.478    -0.023/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.023        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.023        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.023        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.023        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/D    1
in_tck_i(R)->in_clk(R)	0.468    */-0.023        */0.044         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.023        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.023        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.023        */-0.018        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.478    -0.023/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.023        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.023        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.023        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.023        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.023        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.023/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.495    */-0.023        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.023        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.023        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.023        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.023        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.023        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.023        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.023        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.023        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.023        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.469    -0.023/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.023        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.023        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.023        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.023/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.496    -0.023/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.023        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.023        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]/D    1
in_clk(R)->in_clk(R)	0.496    -0.023/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.512    -0.023/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.512    -0.023/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.469    -0.023/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.023/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.023        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.459    */-0.023        */0.046         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.023/*        0.023/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.023        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/TE    1
in_clk(R)->in_clk(R)	0.470    -0.022/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.022/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.022        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/D    1
in_clk(R)->in_clk(R)	0.473    */-0.022        */0.037         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.022        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.469    -0.022/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/TE    1
in_clk(R)->in_clk(R)	0.523    -0.022/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.022        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.022        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.022        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.022        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]/D    1
in_clk(R)->in_clk(R)	0.492    */-0.022        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.517    -0.022/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.022        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.022        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	0.496    -0.022/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.022        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.022        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.022        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.022        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/D    1
in_clk(R)->in_clk(R)	0.463    -0.022/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	0.501    */-0.022        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.022        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.022        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.022        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.022        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.022        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_tck_i(R)->in_clk(R)	0.489    -0.022/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_tck_i(R)->in_clk(R)	0.489    -0.022/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_tck_i(R)->in_clk(R)	0.489    -0.022/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.022        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.022        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.022        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/TE    1
in_clk(R)->in_clk(R)	0.525    -0.022/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.022        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.022        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.022        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.022        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.022        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.022        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.022        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.022        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.496    -0.022/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.022/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.490    -0.022/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.022        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.022        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.022        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.022        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.022        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.022        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.499    -0.022/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.022        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.022        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.022        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.022        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/D    1
in_clk(R)->in_clk(R)	0.520    */-0.022        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/D    1
in_clk(R)->in_clk(R)	0.502    -0.022/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.022        */-0.024        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.022        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.022/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.022        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.022        */-0.022        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    -0.022/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.022/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.022        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.498    -0.022/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.022/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.022        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.022        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.022        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.494    */-0.022        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.022        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.470    -0.022/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.022        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.022        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.022        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.022        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.022        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.022        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.022        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.022        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.022        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.483    */-0.022        */0.027         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.021        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.021        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.021        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.021        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.021        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.486    -0.021/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/TI    1
in_clk(R)->in_clk(R)	0.492    */-0.021        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.492    */-0.021        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.021/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.021/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.021        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.021        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.489    */-0.021        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.021        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.021/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.021/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.021/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.021/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	0.498    -0.021/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.021        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.021        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/D    1
in_clk(R)->in_clk(R)	0.479    -0.021/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.505    -0.021/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.021/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.021/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.021/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.021        */0.013         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.021/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.021        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.021        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.021        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.021        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.538    */-0.021        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.021        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.021        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.501    -0.021/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.021/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.021        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.021        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.021        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.021        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.492    */-0.021        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.021/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.021        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/TE    1
in_tck_i(R)->in_clk(R)	0.486    -0.021/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_tck_i(R)->in_clk(R)	0.486    -0.021/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.021        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	0.472    -0.021/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.021/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/TI    1
in_tck_i(R)->in_clk(R)	0.486    -0.021/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.021        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.499    -0.021/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.021        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/D    1
in_clk(R)->in_clk(R)	0.458    */-0.021        */0.056         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/TI    1
in_clk(R)->in_clk(R)	0.458    */-0.021        */0.056         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.021        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.021        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[28]/D    1
in_clk(R)->in_clk(R)	0.498    -0.021/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.021/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.021        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.496    -0.021/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.021        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.021        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.021        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.458    */-0.021        */0.056         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.470    -0.021/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/TE    1
in_clk(R)->in_clk(R)	0.492    */-0.021        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.021        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.515    */-0.021        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/TE    1
in_clk(R)->in_clk(R)	0.489    -0.021/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.021        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.021        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.021        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.021        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.021/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.021        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.021        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.021        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.496    -0.021/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.021        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.021        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	0.478    -0.021/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_tck_i(R)->in_clk(R)	0.478    -0.021/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	0.478    -0.021/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_tck_i(R)->in_clk(R)	0.514    */-0.020        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.020        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/D    1
in_clk(R)->in_clk(R)	0.543    */-0.020        */-0.030        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.470    -0.020/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.020        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.020        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.020        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]/D    1
in_clk(R)->in_clk(R)	0.497    -0.020/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.020/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.020        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.020        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.020        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/TE    1
in_clk(R)->in_clk(R)	0.476    */-0.020        */0.032         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.020        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.020        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.496    -0.020/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.020        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/D    1
in_clk(R)->in_clk(R)	0.546    */-0.020        */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[6]    1
in_spi_clk_i(R)->in_clk(R)	0.495    -0.020/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.020        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/D    1
in_clk(R)->in_clk(R)	0.493    -0.020/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.020        */0.013         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.020        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.506    -0.020/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.020        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.020        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.020        */0.003         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.020        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	0.509    -0.020/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.020        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.500    */-0.020        */0.013         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.020        */0.013         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.020        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.020        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.020        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.020        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.020/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.493    -0.020/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.020/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.020/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.020/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.020/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.020        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.020        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.020        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.020        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.500    -0.020/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.020        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.020        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.020        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.020        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.020/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.020        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/D    1
in_tck_i(R)->in_clk(R)	0.483    -0.020/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TI    1
in_tck_i(R)->in_clk(R)	0.483    -0.020/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_tck_i(R)->in_clk(R)	0.501    -0.020/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.020        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.020        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	0.529    */-0.020        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[7]/D    1
in_clk(R)->in_clk(R)	0.482    */-0.020        */0.032         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.020        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.020        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.020        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]/D    1
in_tck_i(R)->in_clk(R)	0.483    -0.020/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.020        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.020        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.020        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.445    */-0.020        */0.053         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.474    -0.020/*        0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.020/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.020        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.020        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.497    -0.020/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.020        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.445    */-0.020        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.020        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/D    1
in_clk(R)->in_clk(R)	0.486    -0.019/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.019        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.019        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.542    */-0.019        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_tck_i(R)->in_clk(R)	0.517    */-0.019        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.487    -0.019/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.019        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.019        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.019        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.019        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.019        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.019        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.019/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.019        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_tck_i(R)->in_clk(R)	0.517    */-0.019        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.517    */-0.019        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	0.517    */-0.019        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.019        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/TE    1
in_clk(R)->in_clk(R)	0.456    */-0.019        */0.057         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.019        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.019        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]/D    1
in_clk(R)->in_clk(R)	0.521    -0.019/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	0.487    -0.019/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	0.452    */-0.019        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.511    */-0.019        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.019        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.019        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.019        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.503    */-0.019        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/D    1
in_clk(R)->in_clk(R)	0.502    -0.019/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	0.469    -0.019/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.019        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.019        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.019/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.019/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.019/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.019/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.019/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.019        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/TE    1
in_tck_i(R)->in_clk(R)	0.484    -0.019/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.019        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.019        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.500    -0.019/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.019        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]/D    1
in_clk(R)->in_clk(R)	0.493    -0.019/*        0.017/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.019        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.019        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.019        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/TE    1
in_tck_i(R)->in_clk(R)	0.484    -0.019/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.019/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.019        */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.019        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.019        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.019        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.019        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.507    -0.019/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.019        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.019        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.019        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	0.483    -0.019/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.019/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.019        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.019        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.019        */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.503    */-0.019        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.019        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.019        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.019        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.019        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.466    */-0.019        */0.045         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.019/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.019        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.508    */-0.019        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.019        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.019        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.523    -0.019/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/core_busy_q_reg/D    1
in_clk(R)->in_clk(R)	0.485    -0.019/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.019        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.514    */-0.019        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.019        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]/D    1
in_clk(R)->in_clk(R)	0.468    -0.019/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.019/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.019/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.018/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.018        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.498    -0.018/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.499    -0.018/*        -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.515    */-0.018        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.018/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.018        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]/D    1
in_clk(R)->in_clk(R)	0.503    */-0.018        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.018        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/D    1
in_tck_i(R)->in_clk(R)	0.475    -0.018/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	0.475    -0.018/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	0.475    -0.018/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.018/*        -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.468    -0.018/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.018        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.018        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.018        */-0.001        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.018        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]/D    1
in_clk(R)->in_clk(R)	0.489    -0.018/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.525    -0.018/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.508    -0.018/*        -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.469    -0.018/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.018/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.018        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.490    */-0.018        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.018        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/TE    1
in_tck_i(R)->in_clk(R)	0.520    */-0.018        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.484    -0.018/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.018/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.018/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.495    */-0.018        */0.018         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.494    -0.018/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TI    1
in_tck_i(R)->in_clk(R)	0.494    -0.018/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.018        */-0.006        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.018        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.018        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/D    1
in_clk(R)->in_clk(R)	0.444    */-0.018        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	0.444    */-0.018        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.018        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.018        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.018        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.018        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.018        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.500    -0.018/*        -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.500    -0.018/*        -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.507    */-0.018        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.018        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.481    */-0.018        */0.024         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.443    */-0.018        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.018        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/D    1
in_tck_i(R)->in_clk(R)	0.502    -0.018/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.018        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.018/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.018/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.018        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.018/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.500    -0.018/*        -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.507    */-0.018        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.018        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/D    1
in_clk(R)->in_clk(R)	0.488    -0.018/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.018        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.018        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.018        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.018        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.018        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.018        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.018        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/TE    1
in_clk(R)->in_clk(R)	0.497    */-0.018        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.018        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.018        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.018        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.514    */-0.018        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.018/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.018        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.018        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.018        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.018        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	0.504    -0.018/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.018        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.018        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.018/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.018/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_tck_i(R)->in_clk(R)	0.474    -0.018/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	0.474    -0.018/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.018        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.018        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.018        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.018        */0.014         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.018        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.018        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/D    1
in_tck_i(R)->in_clk(R)	0.474    -0.018/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.535    */-0.017        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.017        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	0.467    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.017        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]/D    1
in_tck_i(R)->in_clk(R)	0.482    -0.017/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.017/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.017        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.017        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.017        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.017        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.017        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.469    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/TE    1
in_clk(R)->in_clk(R)	0.469    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.017        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.017        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/TE    1
in_clk(R)->in_clk(R)	0.463    */-0.017        */0.050         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.017        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.495    */-0.017        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/TE    1
in_tck_i(R)->in_clk(R)	0.526    */-0.017        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.017        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/D    1
in_clk(R)->in_clk(R)	0.467    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.017        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.017        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.503    -0.017/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.469    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_tck_i(R)->in_clk(R)	0.471    */-0.017        */-0.030        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.523    */-0.017        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.486    -0.017/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.492    -0.017/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.017        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.017/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.017/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/TE    1
in_tck_i(R)->in_clk(R)	0.534    */-0.017        */-0.020        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.017        */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.017        */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_tck_i(R)->in_clk(R)	0.508    */-0.017        */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	0.502    -0.017/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.017        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[28]/D    1
in_spi_clk_i(R)->in_clk(R)	0.505    -0.017/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.468    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/TE    1
in_clk(R)->in_clk(R)	0.486    -0.017/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.017        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.017        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.017        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.017        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.479    */-0.017        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.017        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.017/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.017/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.017        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.017        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/TE    1
in_clk(R)->in_clk(R)	0.467    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.017        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.506    */-0.017        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.017        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.017        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.017/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.017/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.017/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/TI    1
in_clk(R)->in_clk(R)	0.542    */-0.017        */-0.029        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.493    -0.017/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.017/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.017/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.017        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.523    -0.017/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.017        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.491    -0.017/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.467    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/TE    1
in_clk(R)->in_clk(R)	0.485    -0.017/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.017        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.017        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.017        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]/D    1
in_clk(R)->in_clk(R)	0.480    -0.017/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.496    -0.017/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.017        */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/D    1
in_tck_i(R)->in_clk(R)	0.493    -0.017/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.467    -0.017/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.017        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.017        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.017        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.017        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/D    1
in_clk(R)->in_clk(R)	0.468    -0.016/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.016/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.016/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.016/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.016        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.016        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/D    1
in_tck_i(R)->in_clk(R)	0.495    */-0.016        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.016        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/TE    1
in_clk(R)->in_clk(R)	0.504    */-0.016        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.016        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.016        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.016        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.016        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.016        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.502    */-0.016        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.016        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.468    -0.016/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.016        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.504    -0.016/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.016        */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.016        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.016        */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.490    -0.016/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.016        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.016        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.483    -0.016/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.016        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.483    -0.016/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.016        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.488    -0.016/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.016        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.016        */0.018         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.016        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.016        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.016        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/TE    1
in_clk(R)->in_clk(R)	0.480    -0.016/*        0.028/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.016        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.016        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.488    -0.016/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.016        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.016        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.016        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.016        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.016        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.016        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.016        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.016        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.016        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]/D    1
in_clk(R)->in_clk(R)	0.481    -0.016/*        0.033/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.016        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/D    1
in_clk(R)->in_clk(R)	0.481    -0.016/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.016        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.016        */-0.021        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.016        */-0.021        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.016        */-0.021        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.016        */-0.021        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.016        */-0.021        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.016        */-0.021        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.016        */-0.021        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.016        */-0.021        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.496    */-0.016        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.016        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.016        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.016/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.016        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.463    */-0.016        */0.047         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.016        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.016        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.016        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.481    -0.016/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.016        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.483    -0.016/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.016        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.016        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_FEDET/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.529    */-0.016        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.016        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/D    1
in_clk(R)->in_clk(R)	0.497    -0.015/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/TI    1
in_clk(R)->in_clk(R)	0.496    */-0.015        */0.015         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/TE    1
in_clk(R)->in_clk(R)	0.473    -0.015/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.015/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	0.502    -0.015/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.015        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/D    1
in_clk(R)->in_clk(R)	0.473    -0.015/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.471    */-0.015        */0.037         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.015/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.015        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.015        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/D    1
in_clk(R)->in_clk(R)	0.490    -0.015/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.015/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.015/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.015        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.015        */-0.026        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.496    -0.015/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.015        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	0.491    -0.015/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.015        */-0.018        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.491    */-0.015        */0.007         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.015        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.015        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.488    -0.015/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.015        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.015        */-0.007        top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.015        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/D    1
in_clk(R)->in_clk(R)	0.492    -0.015/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.015/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.015/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.015        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.015        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.015        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.015        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.015        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.015        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	0.485    -0.015/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.015/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.015        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.015        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.015        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	0.497    -0.015/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.015        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.015        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.015        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.503    -0.015/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.015        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[12]/D    1
in_clk(R)->in_clk(R)	0.495    */-0.015        */0.016         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/TE    1
in_clk(R)->in_clk(R)	0.528    */-0.015        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.015        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.015        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.015        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.015        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.015        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.505    -0.015/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.015/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.015        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.014        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.502    -0.014/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.495    */-0.014        */0.016         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.014        */0.016         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.014        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.014        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.014        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.495    */-0.014        */0.016         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.014        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.014        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.487    -0.014/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.014        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/D    1
in_clk(R)->in_clk(R)	0.505    -0.014/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/TI    1
in_clk(R)->in_clk(R)	0.482    -0.014/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.014/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.014        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.014        */-0.021        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.503    -0.014/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.014        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/D    1
in_tck_i(R)->in_clk(R)	0.515    */-0.014        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.014        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.014        */-0.004        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_addr_MSB2_reg[1]/D    1
in_clk(R)->in_clk(R)	0.498    -0.014/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.014        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.531    */-0.014        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.498    -0.014/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.501    -0.014/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.014        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.485    -0.014/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.464    */-0.014        */0.052         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/TI    1
in_clk(R)->in_clk(R)	0.489    -0.014/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.014        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_tck_i(R)->in_clk(R)	0.482    -0.014/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.014/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.014        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.014        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.014        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	0.497    -0.014/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.014        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.014        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.494    -0.014/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.014        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.014        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.014        */0.022         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.475    -0.014/*        0.023/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.014        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.014        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[5]    1
in_tck_i(R)->in_clk(R)	0.511    */-0.014        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	0.511    */-0.014        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.014        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.497    */-0.014        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.014        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.014        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.504    -0.014/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.472    -0.014/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.014        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.013        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/D    1
in_clk(R)->in_clk(R)	0.502    */-0.013        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.500    -0.013/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.472    */-0.013        */0.042         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.013        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.013        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.013        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]/D    1
in_tck_i(R)->in_clk(R)	0.482    -0.013/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	0.511    */-0.013        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_tck_i(R)->in_clk(R)	0.511    */-0.013        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.013        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.013        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.013        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[14]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.013        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.013        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/D    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.547    */-0.013        */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.500    -0.013/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.013        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]/D    1
in_clk(R)->in_clk(R)	0.498    -0.013/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.494    -0.013/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.013        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]/D    1
in_clk(R)->in_clk(R)	0.542    */-0.013        */-0.029        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.013        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.013        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.498    */-0.013        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	0.471    */-0.013        */0.030         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.013        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.494    -0.013/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.013/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.013        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.500    -0.013/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/TI    1
in_tck_i(R)->in_clk(R)	0.493    -0.013/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.013        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.013        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]/D    1
in_clk(R)->in_clk(R)	0.494    -0.013/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.013        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.505    */-0.013        */0.011         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.013        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.504    -0.013/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/TI    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.013        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.013        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.013        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.013        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]/D    1
in_clk(R)->in_clk(R)	0.513    -0.013/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.515    */-0.013        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.465    */-0.013        */0.048         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.013        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	0.491    */-0.013        */0.012         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.013        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.013        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.013        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.013        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.013        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[2]/D    1
in_clk(R)->in_clk(R)	0.471    -0.013/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.013        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.013        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.013        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.013        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.013        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.494    -0.013/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.012        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.503    -0.012/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.473    -0.012/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.012/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.538    */-0.012        */-0.028        top_inst_core_region_i/data_ram_mux_i/port1_rvalid_o_reg/D    1
in_clk(R)->in_clk(R)	0.498    -0.012/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.012        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.012        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.497    -0.012/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.012        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.012        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/D    1
in_tck_i(R)->in_clk(R)	0.517    */-0.012        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.012        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.012        */-0.019        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.507    */-0.012        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.476    -0.012/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.012        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.012        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.495    -0.012/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.507    */-0.012        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.012        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.507    */-0.012        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.012        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.513    */-0.012        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.012        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.012        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.012        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.489    */-0.012        */0.020         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.012        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.509    -0.012/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.012        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.502    */-0.012        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.012        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.012        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.487    -0.012/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.493    -0.012/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.012        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.012        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.012        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.012        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.506    -0.012/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.012/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.012/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.012/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.494    */-0.012        */0.018         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.012/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.505    -0.012/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.012/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.012        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RCLK/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.491    */-0.012        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.012        */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.012        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.012        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.505    -0.011/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.011        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.011        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.530    */-0.011        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.011        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.011        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.011        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[17]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.011        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.011        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.011/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.011        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/D    1
in_clk(R)->in_clk(R)	0.495    -0.011/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.011        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/D    1
in_tck_i(R)->in_clk(R)	0.470    */-0.011        */-0.030        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.514    */-0.011        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.493    */-0.011        */0.023         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.011/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.011        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.011        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.011        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/D    1
in_tck_i(R)->in_clk(R)	0.479    -0.011/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.011        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]/D    1
in_clk(R)->in_clk(R)	0.502    -0.011/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.011/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.011/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.011        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.011        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.011        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	0.524    -0.011/*        -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.524    -0.011/*        -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.524    -0.011/*        -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.511    */-0.011        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */-0.011        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.505    -0.011/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.011        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.011        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[18]/D    1
in_clk(R)->in_clk(R)	0.508    -0.011/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.011/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.542    */-0.011        */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.011        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.011        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.011        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]/D    1
in_clk(R)->in_clk(R)	0.519    */-0.011        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.011        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/D    1
in_clk(R)->in_clk(R)	0.524    -0.011/*        -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.524    -0.011/*        -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.481    -0.011/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.011        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.011        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.011        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/D    1
in_clk(R)->in_clk(R)	0.485    -0.011/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.524    -0.011/*        -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.507    */-0.011        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.499    -0.011/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.498    */-0.011        */0.015         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.011        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.011        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.485    -0.011/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.011/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.011        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.011        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.501    -0.011/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/TI    1
in_clk(R)->in_clk(R)	0.501    */-0.011        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.011        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.011        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.494    */-0.011        */0.018         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.011        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[24]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.010        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.542    */-0.010        */-0.029        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.010        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.010        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.010        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.010        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.496    -0.010/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.010        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.504    -0.010/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.010        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.010        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	0.496    */-0.010        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.474    -0.010/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/TI    1
in_clk(R)->in_clk(R)	0.464    */-0.010        */0.046         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.010        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.498    -0.010/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.010        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.010        */-0.020        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.487    -0.010/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.010/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.010        */-0.018        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.010        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]/D    1
in_tck_i(R)->in_clk(R)	0.483    -0.010/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.010        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]/D    1
in_clk(R)->in_clk(R)	0.491    -0.010/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.010        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.010        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.010        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.010        */-0.019        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.487    -0.010/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.010/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/TI    1
in_tck_i(R)->in_clk(R)	0.483    -0.010/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.010        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.490    -0.010/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.506    -0.010/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.010        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.010        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.010        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.010        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.010        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.010        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.470    */-0.010        */0.044         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.010        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.483    -0.010/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.010        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/D    1
in_clk(R)->in_clk(R)	0.503    -0.010/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.010        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.508    */-0.010        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.010        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.545    */-0.010        */-0.031        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.010        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.010        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]/D    1
in_clk(R)->in_clk(R)	0.486    -0.010/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.010        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	0.498    -0.010/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.010        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.010        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]/D    1
in_clk(R)->in_clk(R)	0.502    -0.010/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.514    */-0.010        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.010        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.010/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.010/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.010/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	0.505    -0.010/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.010        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.010        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.490    -0.009/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.009/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.009/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.009        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.009        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/D    1
in_clk(R)->in_clk(R)	0.484    */-0.009        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.009        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.009        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.009        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	0.462    */-0.009        */0.047         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.009/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.009/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	0.462    */-0.009        */0.047         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.462    */-0.009        */0.047         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.009        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.462    */-0.009        */0.047         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.009        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.009        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/D    1
in_clk(R)->in_clk(R)	0.504    -0.009/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.009/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.469    */-0.009        */0.045         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.009        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	0.497    -0.009/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_tck_i(R)->in_clk(R)	0.484    -0.009/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.009        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.009        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.009        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[2]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.009        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.497    -0.009/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.009/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.009        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.009        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.501    -0.009/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.009        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.009        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.009        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[29]/D    1
in_clk(R)->in_clk(R)	0.500    -0.009/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.009        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.521    */-0.009        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.502    -0.009/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.009/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.009        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.488    -0.009/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/TI    1
in_clk(R)->in_clk(R)	0.457    */-0.009        */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.009        */-0.016        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.431    */-0.009        */-0.028        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.503    -0.009/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/TI    1
in_tck_i(R)->in_clk(R)	0.520    */-0.009        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.009        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.009        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.009        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.505    -0.009/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/TI    1
in_clk(R)->in_clk(R)	0.525    -0.009/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.009        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.009        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.009        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.009        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.009        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.009        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.009        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.490    -0.009/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/TI    1
in_clk(R)->in_clk(R)	0.490    -0.009/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.008        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]/D    1
in_clk(R)->in_clk(R)	0.490    -0.008/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.008        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]/D    1
in_clk(R)->in_clk(R)	0.485    -0.008/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.008        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]/D    1
in_clk(R)->in_clk(R)	0.490    -0.008/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/TI    1
in_clk(R)->in_clk(R)	0.519    */-0.008        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	0.496    -0.008/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.008        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.008        */-0.022        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.008        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.446    */-0.008        */0.059         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.446    */-0.008        */0.059         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.008        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.008        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.008        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.008        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.008        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.008        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.446    */-0.008        */0.059         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.458    -0.008/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.008        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.008        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/D    1
in_tck_i(R)->in_clk(R)	0.481    -0.008/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.008        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.008        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.500    */-0.008        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.529    */-0.008        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	0.492    -0.008/*        0.020/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/TI    1
in_tck_i(R)->in_clk(R)	0.488    -0.008/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.008        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.008        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.008        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]/D    1
in_tck_i(R)->in_clk(R)	0.481    -0.008/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.008/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	0.481    -0.008/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.008        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.008        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.008        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.525    */-0.008        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.008        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.008        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.008        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.463    */-0.008        */0.046         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.008        */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.497    -0.008/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.008        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/D    1
in_clk(R)->in_clk(R)	0.495    -0.008/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.008/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_tck_i(R)->in_clk(R)	0.488    -0.008/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.008        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.008        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.008        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]/D    1
in_clk(R)->in_clk(R)	0.536    */-0.008        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[18]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.008        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_tck_i(R)->in_clk(R)	0.488    -0.008/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_clk(R)	0.477    -0.008/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	0.477    -0.008/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.008/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.007        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.479    -0.007/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/TE    1
in_tck_i(R)->in_clk(R)	0.499    -0.007/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_tck_i(R)->in_clk(R)	0.499    -0.007/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_tck_i(R)->in_clk(R)	0.499    -0.007/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_tck_i(R)->in_clk(R)	0.476    -0.007/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.007/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.007/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/TE    1
in_clk(R)->in_clk(R)	0.468    -0.007/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.007/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/TI    1
in_clk(R)->in_clk(R)	0.483    */-0.007        */0.031         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.509    -0.007/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.007        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.007        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_tck_i(R)->in_clk(R)	0.504    */-0.007        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.503    -0.007/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.520    */-0.007        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.007        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/D    1
in_clk(R)->in_clk(R)	0.475    */-0.007        */0.040         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.479    -0.007/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.007        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.007        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.007        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.007        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.007        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	0.488    -0.007/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_tck_i(R)->in_clk(R)	0.488    -0.007/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	0.488    -0.007/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.523    */-0.007        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.007        */-0.022        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.007        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.007        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.476    -0.007/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.007        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]/D    1
in_tck_i(R)->in_clk(R)	0.516    */-0.007        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.516    -0.007/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.007        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.475    */-0.007        */0.040         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.007/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.007        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.007        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.007        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.519    -0.007/*        -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.493    -0.007/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.007        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.539    */-0.007        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.007        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.007        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.007        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.486    -0.007/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.007        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.007        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.007        */-0.006        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.007        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/D    1
in_clk(R)->in_clk(R)	0.500    -0.007/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.007/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.006        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.006        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.006/*        0.009/*         top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/TI    1
in_clk(R)->in_clk(R)	0.500    -0.006/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.006/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.485    -0.006/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.543    */-0.006        */-0.030        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.500    -0.006/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.006/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.006        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.502    -0.006/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.483    -0.006/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.006        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]/D    1
in_clk(R)->in_clk(R)	0.500    -0.006/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.006/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/TI    1
in_clk(R)->in_clk(R)	0.481    -0.006/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.006        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.006        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.006        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.006        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.006        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.006        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.006        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.006        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.006/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/TI    1
in_clk(R)->in_clk(R)	0.527    */-0.006        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/D    1
in_clk(R)->in_clk(R)	0.466    */-0.006        */0.047         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.522    */-0.006        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.502    -0.006/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.006        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/TE    1
in_tck_i(R)->in_clk(R)	0.484    -0.006/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	0.484    -0.006/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	0.484    -0.006/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.006        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.517    */-0.006        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.006        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]/D    1
in_tck_i(R)->in_clk(R)	0.431    */-0.006        */-0.030        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.520    */-0.006        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.006        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/D    1
in_clk(R)->in_clk(R)	0.494    -0.006/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.006/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.504    -0.006/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.006        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.006        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.006        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/D    1
in_clk(R)->in_clk(R)	0.521    */-0.006        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]/D    1
in_clk(F)->in_clk(F)	20.399   */-0.006        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.524    */-0.006        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.006        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[1]/D    1
in_clk(R)->in_clk(R)	0.498    -0.006/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.006        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.006        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.006        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.506    -0.006/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.006        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.006        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.006        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.006/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/TI    1
in_clk(R)->in_clk(R)	0.482    */-0.006        */0.030         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.006        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.006        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.006        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]/D    1
in_clk(R)->in_clk(R)	0.488    -0.006/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.006        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.503    -0.006/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.006/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.006        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.006        */-0.021        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.005        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.005        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.005        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.005        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.480    */-0.005        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.005/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	0.519    -0.005/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.485    -0.005/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.005        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.005        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	0.526    -0.005/*        -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.521    */-0.005        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.005        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.005        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/TE    1
in_tck_i(R)->in_clk(R)	0.484    -0.005/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.005/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.005/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.005/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	0.533    */-0.005        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]/D    1
in_clk(R)->in_clk(R)	0.498    */-0.005        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.005        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]/D    1
in_tck_i(R)->in_clk(R)	0.520    */-0.005        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.484    -0.005/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.005        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.499    -0.005/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.005        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.477    -0.005/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/TE    1
in_tck_i(R)->in_clk(R)	0.499    */-0.005        */0.008         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.517    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.483    -0.005/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.493    -0.005/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.479    */-0.005        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.005        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.005        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.005/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/TI    1
in_clk(R)->in_clk(R)	0.470    */-0.005        */0.043         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.005        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.005        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.005        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.516    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.005        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.503    -0.005/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.005        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.501    -0.005/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	0.477    -0.005/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.005        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.516    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.005        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]/D    1
in_clk(R)->in_clk(R)	0.491    -0.005/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.518    -0.005/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.518    -0.005/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.524    */-0.005        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.005        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.466    */-0.005        */0.047         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.499    -0.005/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.005        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.500    -0.005/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.005        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.005        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.005        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.005        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.518    -0.005/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.518    -0.005/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.518    -0.005/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.524    */-0.005        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.005/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.483    -0.005/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.004        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.004        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.004        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.004        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.511    */-0.004        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.485    -0.004/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.518    -0.004/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.518    -0.004/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.518    -0.004/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.523    */-0.004        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	0.520    */-0.004        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.500    -0.004/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.515    */-0.004        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.520    */-0.004        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.004        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.507    */-0.004        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.004        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.004        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.504    -0.004/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.004        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	0.518    -0.004/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.524    */-0.004        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.004        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.004/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.004        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.004        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.004        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.004        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.530    */-0.004        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]/D    1
in_tck_i(R)->in_clk(R)	0.496    -0.004/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.502    */-0.004        */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.004        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.516    */-0.004        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.502    -0.004/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.004        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.004        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.465    */-0.004        */0.034         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.004        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.004        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.004        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.004        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.004        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.498    -0.004/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.495    -0.004/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	0.488    -0.004/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.004        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	0.515    */-0.004        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.515    */-0.004        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.004        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.004        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/D    1
in_clk(R)->in_clk(R)	0.514    */-0.004        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.514    */-0.004        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.004        */0.014         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.004        */0.014         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.004        */0.014         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.499    -0.004/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.004        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.004        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    -0.004/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.511    */-0.004        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.004        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.004        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.529    */-0.004        */-0.016        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.003        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.501    */-0.003        */0.014         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.003        */0.014         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.501    */-0.003        */0.014         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.502    -0.003/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.003        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.003        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.461    */-0.003        */0.040         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.517    */-0.003        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.003        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	0.530    */-0.003        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.003        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/D    1
in_clk(R)->in_clk(R)	0.504    */-0.003        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.534    */-0.003        */-0.022        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.541    */-0.003        */-0.028        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.003        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/D    1
in_clk(R)->in_clk(R)	0.468    */-0.003        */0.045         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.003        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]/D    1
in_tck_i(R)->in_clk(R)	0.477    -0.003/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.494    -0.003/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.003        */-0.023        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.531    */-0.003        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.003        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.003        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.003        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/D    1
in_clk(R)->in_clk(R)	0.515    */-0.003        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/D    1
in_tck_i(R)->in_clk(R)	0.478    -0.003/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	0.478    -0.003/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.003        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.003        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.003        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.003        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.003        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.531    */-0.003        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.495    -0.003/*        -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.493    -0.003/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/D    1
in_tck_i(R)->in_clk(R)	0.478    -0.003/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.003/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.003        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.505    */-0.003        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.003        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.532    */-0.003        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.003        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.003        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]/D    1
in_clk(R)->in_clk(R)	0.500    -0.003/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.003        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.490    -0.003/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.003/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.003/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.497    -0.003/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.003        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.003        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.003        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.003        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.003/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/TI    1
in_clk(R)->in_clk(R)	0.521    */-0.003        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.003        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.493    -0.003/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.003        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.003        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.531    */-0.003        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.003        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.509    */-0.003        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.003        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.526    */-0.003        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.003/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.003        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.003        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.492    -0.002/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.512    -0.002/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.002        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.002/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/TI    1
in_clk(R)->in_clk(R)	0.487    -0.002/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.002        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/D    1
in_clk(R)->in_clk(R)	0.502    -0.002/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.492    -0.002/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.002/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.002        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/D    1
in_clk(R)->in_clk(R)	0.526    */-0.002        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.002        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	0.495    -0.002/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.002        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/D    1
in_clk(R)->in_clk(R)	0.477    */-0.002        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/TI    1
in_clk(R)->in_clk(R)	0.528    */-0.002        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.002        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/D    1
in_clk(R)->in_clk(R)	0.528    */-0.002        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.002        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.495    -0.002/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.002        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/D    1
in_clk(R)->in_clk(R)	0.511    -0.002/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.523    */-0.002        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/D    1
in_clk(R)->in_clk(R)	0.533    */-0.002        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]/D    1
in_tck_i(R)->in_clk(R)	0.499    -0.002/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.452    -0.002/*        0.062/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/TE    1
in_clk(R)->in_clk(R)	0.495    -0.002/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.489    -0.002/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.465    */-0.002        */0.043         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.518    -0.002/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/TE    1
in_tck_i(R)->in_clk(R)	0.476    -0.002/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	0.476    -0.002/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.002        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.501    -0.002/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.508    -0.002/*        0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.494    -0.002/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[10]/D    1
in_clk(R)->in_clk(R)	0.524    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.517    -0.002/*        -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.507    */-0.002        */0.003         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.002        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.002        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.535    */-0.002        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.506    */-0.002        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.483    -0.002/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.002        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.518    -0.002/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	0.518    */-0.002        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.525    */-0.002        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.002        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.473    */-0.002        */0.025         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.473    */-0.002        */0.025         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.508    */-0.002        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.002        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.500    -0.001/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.537    */-0.001        */-0.026        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg/D    1
in_clk(R)->in_clk(R)	0.500    -0.001/*        -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.001        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.529    */-0.001        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.493    -0.001/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.001        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]/D    1
in_clk(R)->in_clk(R)	0.503    -0.001/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.534    */-0.001        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]/D    1
in_clk(R)->in_clk(R)	0.503    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.001        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.001        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.001        */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.508    */-0.001        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.001        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.535    */-0.001        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.503    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/TI    1
in_clk(R)->in_clk(R)	0.503    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.001/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.475    */-0.001        */0.029         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.507    -0.001/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.508    */-0.001        */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.501    -0.001/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.505    */-0.001        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.520    */-0.001        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.501    -0.001/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.499    -0.001/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */-0.001        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.510    */-0.001        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.001        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.001        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.496    -0.001/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/TI    1
in_tck_i(R)->in_clk(R)	0.504    */-0.001        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.505    -0.001/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/TI    1
in_clk(R)->in_clk(R)	0.510    */-0.001        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.510    */-0.001        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.499    -0.001/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	0.497    -0.001/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.514    -0.001/*        -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/D    1
in_clk(R)->in_clk(R)	0.495    -0.001/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.531    */-0.001        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]/D    1
in_clk(R)->in_clk(R)	0.502    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.001/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	0.487    */-0.001        */0.029         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.518    */-0.001        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.499    -0.001/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.499    */-0.001        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/D    1
in_tck_i(R)->in_clk(R)	0.479    -0.001/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	0.479    -0.001/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.511    */-0.001        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_tck_i(R)->in_clk(R)	0.531    */-0.001        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.523    */-0.001        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.512    */-0.001        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.533    */-0.001        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	0.448    */-0.001        */0.044         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/TE    1
in_tck_i(R)->in_clk(R)	0.479    -0.001/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.516    */-0.001        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.493    -0.001/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.001        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.525    */-0.001        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.522    */-0.001        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.521    -0.001/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.487    */-0.001        */0.021         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.526    */-0.001        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.001        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]/D    1
in_clk(R)->in_clk(R)	0.494    -0.001/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.529    */-0.001        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.534    */-0.001        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.489    */-0.001        */0.020         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.541    */-0.001        */-0.028        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.501    -0.001/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/TI    1
in_clk(R)->in_clk(R)	0.532    */-0.001        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]/D    1
in_clk(R)->in_clk(R)	0.475    -0.001/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.475    -0.001/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.524    */-0.001        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/D    1
in_clk(R)->in_clk(R)	0.532    */-0.001        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.505    */-0.001        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.513    */-0.001        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.487    -0.000/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.500    -0.000/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.500    */-0.000        */0.015         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.514    -0.000/*        -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.499    */-0.000        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.497    -0.000/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.000        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.519    */-0.000        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.501    -0.000/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/TI    1
in_clk(R)->in_clk(R)	0.512    */-0.000        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.512    */-0.000        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.513    */-0.000        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.000        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.000        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.000        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.514    -0.000/*        -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_tck_i(R)->in_clk(R)	0.479    -0.000/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	0.479    -0.000/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.455    */-0.000        */0.042         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TI    1
in_tck_i(R)->in_clk(R)	0.499    -0.000/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.000/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/TI    1
in_clk(R)->in_clk(R)	0.501    -0.000/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.000/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.000/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.484    -0.000/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.000        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.522    */-0.000        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]/D    1
in_clk(R)->in_clk(R)	0.522    */-0.000        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.509    */-0.000        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.508    */-0.000        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.534    */-0.000        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.504    -0.000/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.513    */-0.000        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.000        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.518    */-0.000        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.493    -0.000/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.530    */-0.000        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]/D    1
in_clk(R)->in_clk(R)	0.500    -0.000/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.000        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.524    */-0.000        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.496    -0.000/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.506    */-0.000        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.461    */-0.000        */0.043         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.497    */-0.000        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_tck_i(R)->in_clk(R)	0.529    */-0.000        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.517    */-0.000        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.516    */-0.000        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.502    */-0.000        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.518    -0.000/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/D    1
in_tck_i(R)->in_clk(R)	0.499    -0.000/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	0.499    -0.000/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	0.487    -0.000/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.516    -0.000/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.530    */-0.000        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.509    */-0.000        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.000        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.000        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.527    */-0.000        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/D    1
in_clk(R)->in_clk(R)	0.527    */-0.000        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/D    1
in_clk(R)->in_clk(R)	0.511    */-0.000        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TE    1
in_clk(R)->in_clk(R)	0.508    -0.000/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.502    -0.000/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.509    */-0.000        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.509    */-0.000        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.000         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.513    */0.000         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.000         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.000         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.479    */0.000         */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.000         */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.509    */0.000         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]/D    1
in_clk(R)->in_clk(R)	0.509    */0.000         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.000         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.000         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.000         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.000         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.509    */0.000         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.517    0.000/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.502    0.000/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.502    */0.000         */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/D    1
in_clk(R)->in_clk(R)	0.525    */0.000         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/D    1
in_clk(R)->in_clk(R)	0.465    */0.000         */0.039         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.000         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.000         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.000         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/D    1
in_tck_i(R)->in_clk(R)	0.479    0.000/*         0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.000         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/D    1
in_clk(R)->in_clk(R)	0.511    */0.000         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/D    1
in_clk(R)->in_clk(R)	0.509    */0.000         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.000         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.509    0.000/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.509    0.000/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.455    */0.000         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.000         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.000         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.000         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.000         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.000         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.000         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.501    0.000/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.494    0.000/*         0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.515    0.000/*         -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/D    1
in_clk(R)->in_clk(R)	0.531    */0.000         */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.530    */0.000         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.482    0.000/*         0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.471    */0.000         */0.042         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.000         */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]/D    1
in_clk(R)->in_clk(R)	0.502    0.000/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.494    0.000/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/TI    1
in_tck_i(R)->in_clk(R)	0.486    0.000/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.000         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	0.502    0.000/*         0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.000         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.000         */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.454    */0.000         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/TI    1
in_clk(R)->in_clk(R)	0.503    0.000/*         0.016/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.000         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	0.452    */0.001         */0.046         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.001         */0.046         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.504    0.001/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.001         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.454    */0.001         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/TI    1
in_clk(R)->in_clk(R)	0.540    */0.001         */-0.027        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.504    */0.001         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/D    1
in_tck_i(R)->in_clk(R)	0.486    0.001/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_tck_i(R)->in_clk(R)	0.486    0.001/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.512    */0.001         */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.001         */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.538    */0.001         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.001         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.498    0.001/*         0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.485    0.001/*         0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.001         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]/D    1
in_clk(R)->in_clk(R)	0.526    */0.001         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/D    1
in_clk(R)->in_clk(R)	0.525    */0.001         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/D    1
in_clk(R)->in_clk(R)	0.484    0.001/*         0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/TE    1
in_tck_i(R)->in_clk(R)	0.487    0.001/*         0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.001         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.001         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.500    0.001/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/TI    1
in_clk(R)->in_clk(R)	0.500    0.001/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.001         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.509    */0.001         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.001         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.001         */-0.015        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.511    */0.001         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.473    0.001/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.001         */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]/D    1
in_clk(R)->in_clk(R)	0.453    */0.001         */0.060         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.001         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.001         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.001         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.532    */0.001         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.490    0.001/*         0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.001         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.001         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.516    0.001/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.529    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.001         */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.001         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/D    1
in_clk(R)->in_clk(R)	0.483    0.001/*         0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.483    0.001/*         0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.483    0.001/*         0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.001         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	0.530    */0.001         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]/D    1
in_clk(R)->in_clk(R)	0.508    */0.001         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.001         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.001         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.001         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.527    */0.001         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.491    0.001/*         0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/TI    1
in_clk(R)->in_clk(R)	0.521    */0.001         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.508    */0.001         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.485    0.001/*         0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.001         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.001         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.489    0.001/*         0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.001         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.001         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.001         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]/D    1
in_clk(R)->in_clk(R)	0.515    */0.001         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.001         */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.500    0.001/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.002         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/D    1
in_clk(R)->in_clk(R)	0.523    */0.002         */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.529    */0.002         */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.527    0.002/*         -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.536    */0.002         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.530    */0.002         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	0.508    0.002/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.500    0.002/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.002         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.511    */0.002         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.524    */0.002         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.491    0.002/*         0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.002         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.515    */0.002         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.002         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/D    1
in_clk(R)->in_clk(R)	0.501    0.002/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.500    0.002/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.002         */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.522    0.002/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.002         */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.520    */0.002         */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/D    1
in_clk(R)->in_clk(R)	0.521    */0.002         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/D    1
in_clk(R)->in_clk(R)	0.499    0.002/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.480    0.002/*         0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.002         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.530    */0.002         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]/D    1
in_clk(R)->in_clk(R)	0.527    */0.002         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/D    1
in_tck_i(R)->in_clk(R)	0.504    */0.002         */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.494    0.002/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/TI    1
in_clk(R)->in_clk(R)	0.475    */0.002         */0.036         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/TI    1
in_clk(R)->in_clk(R)	0.543    */0.002         */-0.029        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.531    */0.002         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]/D    1
in_clk(R)->in_clk(R)	0.506    0.002/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.424    */0.002         */0.070         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.002         */-0.012        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.002         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.002         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.474    */0.002         */0.038         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.002         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.002         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.477    */0.002         */0.036         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/TI    1
in_clk(R)->in_clk(R)	0.508    0.002/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.002         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.537    */0.002         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]/D    1
in_clk(R)->in_clk(R)	0.500    0.002/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.499    0.002/*         0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_tck_i(R)->in_clk(R)	0.499    0.002/*         0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_tck_i(R)->in_clk(R)	0.499    0.002/*         0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.002         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.002         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.002         */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.500    0.002/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.002         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]/D    1
in_clk(R)->in_clk(R)	0.511    */0.002         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.002         */0.003         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.002         */0.003         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.002         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.504    0.002/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.002         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.002         */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.002         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	0.504    0.002/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.498    0.002/*         0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.002         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.529    */0.002         */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.461    */0.002         */0.050         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.002         */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.524    */0.002         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/D    1
in_clk(R)->in_clk(R)	0.511    */0.002         */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.533    */0.002         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	0.511    */0.002         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.002         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.483    0.002/*         0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.003         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	0.489    0.003/*         0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	0.501    0.003/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.003         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]/D    1
in_clk(R)->in_clk(R)	0.505    */0.003         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.505    */0.003         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.501    0.003/*         0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.504    0.003/*         0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.003         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.499    0.003/*         0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.493    0.003/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.509    */0.003         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/D    1
in_tck_i(R)->in_clk(R)	0.485    0.003/*         0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	0.485    0.003/*         0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.484    0.003/*         0.028/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.003         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/D    1
in_clk(R)->in_clk(R)	0.524    */0.003         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/D    1
in_clk(R)->in_clk(R)	0.526    0.003/*         -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.499    0.003/*         0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.003         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.003         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.003         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/D    1
in_clk(R)->in_clk(R)	0.523    */0.003         */-0.013        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.518    */0.003         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.485    0.003/*         0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.492    0.003/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.003         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.003         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/D    1
in_clk(R)->in_clk(R)	0.511    */0.003         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.003         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.003         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.496    0.003/*         0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.508    */0.003         */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_tck_i(R)->in_clk(R)	0.510    */0.003         */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.531    */0.003         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	0.496    */0.003         */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.532    */0.003         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	0.508    */0.003         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]/D    1
in_clk(R)->in_clk(R)	0.532    */0.003         */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]/D    1
in_clk(R)->in_clk(R)	0.516    */0.003         */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	0.497    0.003/*         0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/TI    1
in_clk(R)->in_clk(R)	0.494    0.003/*         0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.499    0.003/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.003         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.499    0.003/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.003         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.003         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.003         */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.523    */0.003         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_tck_i(R)->in_clk(R)	0.542    */0.003         */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.493    0.003/*         0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.003         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.494    0.003/*         0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.003         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/D    1
in_clk(F)->in_clk(F)	20.397   */0.003         */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.528    */0.003         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/D    1
in_clk(R)->in_clk(R)	0.514    */0.003         */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.509    0.003/*         0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.494    0.003/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.003         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]/D    1
in_clk(R)->in_clk(R)	0.506    */0.003         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.475    0.003/*         0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.496    0.003/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.520    */0.004         */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.520    */0.004         */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.494    0.004/*         0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.484    */0.004         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/TI    1
in_clk(R)->in_clk(R)	0.498    0.004/*         0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.004         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/D    1
in_tck_i(R)->in_clk(R)	0.500    0.004/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.498    0.004/*         0.010/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.004         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	0.525    */0.004         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.522    */0.004         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.506    */0.004         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.527    */0.004         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/D    1
in_clk(F)->in_clk(F)	20.398   */0.004         */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.514    0.004/*         -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.518    */0.004         */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.527    */0.004         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.509    */0.004         */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/D    1
in_clk(R)->in_clk(R)	0.525    */0.004         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.004         */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.504    0.004/*         0.005/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/TI    1
in_clk(R)->in_clk(R)	0.527    */0.004         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/D    1
in_clk(R)->in_clk(R)	0.527    */0.004         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.475    0.004/*         0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.475    0.004/*         0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.004         */0.005         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_tck_i(R)->in_clk(R)	0.508    */0.004         */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.516    */0.004         */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.491    0.004/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.527    */0.004         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/D    1
in_clk(R)->in_clk(R)	0.495    0.004/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.508    0.004/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.004         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.004         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]/D    1
in_clk(R)->in_clk(R)	0.503    0.004/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.004         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/D    1
in_clk(R)->in_clk(R)	0.493    0.004/*         0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.502    0.004/*         0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.503    0.004/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.494    0.004/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/D    1
in_tck_i(R)->in_clk(R)	0.515    0.004/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.525    */0.004         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.503    0.004/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.525    0.004/*         -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.522    */0.005         */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.508    */0.005         */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/D    1
in_clk(R)->in_clk(R)	0.463    */0.005         */0.048         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.494    */0.005         */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.524    */0.005         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/D    1
in_clk(R)->in_clk(R)	0.488    */0.005         */0.010         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.525    */0.005         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/D    1
in_clk(R)->in_clk(R)	0.500    0.005/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.499    0.005/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.005         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]/D    1
in_clk(R)->in_clk(R)	0.533    */0.005         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]/D    1
in_clk(R)->in_clk(R)	0.523    */0.005         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.505    */0.005         */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.507    */0.005         */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.513    */0.005         */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.005         */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.005         */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.005         */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.005         */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.005         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.493    0.005/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.493    0.005/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.493    0.005/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.005         */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.499    0.005/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.005         */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.494    0.005/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.507    */0.005         */0.009         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/D    1
in_clk(R)->in_clk(R)	0.504    */0.005         */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.510    */0.005         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]/D    1
in_clk(R)->in_clk(R)	0.505    */0.005         */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.528    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.503    0.005/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.527    0.005/*         -0.012/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.469    0.005/*         0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.005         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.005         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.005         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.528    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.005         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/D    1
in_clk(R)->in_clk(R)	0.503    0.005/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.005         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]/D    1
in_clk(R)->in_clk(R)	0.531    */0.005         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.492    0.005/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/TI    1
in_tck_i(R)->in_clk(R)	0.509    */0.005         */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.521    0.005/*         -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/CSN    1
in_tck_i(R)->in_clk(R)	0.503    */0.005         */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.515    */0.005         */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.528    */0.005         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.476    0.005/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.508    0.005/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.508    0.005/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.499    0.005/*         0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.005         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.507    */0.005         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.476    0.005/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.476    0.005/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.497    0.005/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.529    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.005         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/D    1
in_clk(R)->in_clk(R)	0.469    */0.005         */0.037         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.005         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]/D    1
in_clk(R)->in_clk(R)	0.494    0.005/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.479    */0.005         */0.032         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.484    0.005/*         0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/TI    1
in_clk(R)->in_clk(R)	0.504    0.005/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.005         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.500    0.006/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.453    */0.006         */0.049         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.006         */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.528    */0.006         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.523    0.006/*         -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.502    0.006/*         0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.006         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]/D    1
in_clk(R)->in_clk(R)	0.518    */0.006         */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.502    0.006/*         0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.006         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.006         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.006         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.006         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.526    */0.006         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.491    0.006/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.006         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]/D    1
in_clk(R)->in_clk(R)	0.529    */0.006         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.006         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.006         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.006         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.006         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.502    0.006/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.006         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]/D    1
in_clk(R)->in_clk(R)	0.491    0.006/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.467    */0.006         */0.047         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.006         */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.500    0.006/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.006         */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.518    */0.006         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.486    */0.006         */0.021         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.472    */0.006         */0.040         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/TI    1
in_clk(R)->in_clk(R)	0.491    0.006/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.499    0.006/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.006         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/D    1
in_clk(R)->in_clk(R)	0.530    */0.006         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.525    */0.006         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.512    */0.006         */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.486    */0.006         */0.021         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.511    */0.006         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.006         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.537    */0.006         */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.506    */0.006         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.529    */0.006         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]/D    1
in_clk(R)->in_clk(R)	0.530    */0.006         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	0.496    0.006/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.532    */0.006         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]/D    1
in_clk(R)->in_clk(R)	0.511    */0.006         */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.006         */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.006         */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.006         */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.006         */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.006         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.517    */0.006         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.503    */0.006         */0.005         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.496    0.006/*         0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.006         */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.006         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.464    */0.006         */-0.028        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.528    */0.006         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_tck_i(R)->in_clk(R)	0.519    */0.006         */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.524    */0.006         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.532    */0.006         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.526    */0.006         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.478    */0.006         */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.006         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	0.511    */0.006         */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.006         */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.006         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]/D    1
in_clk(R)->in_clk(R)	0.528    */0.006         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	0.533    */0.006         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	0.533    */0.006         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	0.525    */0.006         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/D    1
in_clk(R)->in_clk(R)	0.499    */0.006         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.499    */0.006         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.532    */0.006         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]/D    1
in_clk(R)->in_clk(R)	0.538    */0.006         */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.526    */0.007         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.530    */0.007         */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.487    */0.007         */0.029         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.007         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	0.522    */0.007         */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.529    */0.007         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.502    0.007/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.502    */0.007         */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/D    1
in_clk(R)->in_clk(R)	0.516    */0.007         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	0.518    */0.007         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[0]    1
in_tck_i(R)->in_clk(R)	0.489    0.007/*         0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.007         */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.518    */0.007         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.503    */0.007         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.492    0.007/*         0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/TI    1
in_clk(R)->in_clk(R)	0.484    0.007/*         0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.519    0.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.535    */0.007         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.484    */0.007         */0.030         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.007         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	0.521    0.007/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.496    0.007/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.007         */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.007         */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.509    */0.007         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.502    0.007/*         0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.520    0.007/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	0.515    */0.007         */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.513    */0.007         */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.510    */0.007         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.007         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.502    0.007/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.502    0.007/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.007         */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.515    */0.007         */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.515    */0.007         */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.515    */0.007         */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.515    */0.007         */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.513    */0.007         */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.501    0.007/*         -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.510    */0.007         */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.448    */0.007         */0.048         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.007         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]/D    1
in_clk(R)->in_clk(R)	0.511    */0.007         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.007         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.537    */0.007         */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]/D    1
in_clk(R)->in_clk(R)	0.514    */0.007         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.503    0.007/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.007         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.531    */0.007         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]/D    1
in_clk(R)->in_clk(R)	0.510    */0.007         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.007         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	0.531    */0.007         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.545    */0.007         */-0.030        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.509    */0.008         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_tck_i(R)->in_clk(R)	0.505    */0.008         */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.497    0.008/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/TI    1
in_clk(R)->in_clk(R)	0.498    */0.008         */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.516    */0.008         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.464    */0.008         */0.047         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.008         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.496    0.008/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.008         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.490    0.008/*         0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.008         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.524    */0.008         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.509    */0.008         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.008         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.008         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.008         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.008         */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.536    */0.008         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	0.507    */0.008         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	0.529    */0.008         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.519    0.008/*         -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.528    */0.008         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	0.536    */0.008         */-0.026        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.496    0.008/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	0.494    0.008/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.522    0.008/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]/D    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.008         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/D    1
in_clk(R)->in_clk(R)	0.528    */0.008         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.520    */0.008         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/D    1
in_clk(R)->in_clk(R)	0.504    0.008/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.521    */0.008         */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.528    */0.008         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.008         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.008         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	0.481    */0.008         */0.029         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.008         */0.046         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/TI    1
in_clk(R)->in_clk(R)	0.501    0.008/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.008         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	0.504    */0.008         */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.500    0.008/*         0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/TI    1
in_tck_i(R)->in_clk(R)	0.433    */0.008         */-0.030        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.525    */0.008         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.478    0.008/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.478    */0.008         */0.027         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.504    0.008/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.470    */0.009         */0.041         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.470    */0.009         */0.041         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.009         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.469    */0.009         */0.043         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/TI    1
in_clk(R)->in_clk(R)	0.496    0.009/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.009         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.009         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.492    0.009/*         0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.009         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.009         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.494    0.009/*         0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.521    */0.009         */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.501    0.009/*         0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.009         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]/D    1
in_clk(R)->in_clk(R)	0.502    0.009/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.009         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.009         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.009         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.009         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.009         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.009         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.498    0.009/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.009         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.476    */0.009         */0.031         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.009         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.009         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.533    0.009/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.515    0.009/*         -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.516    */0.009         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.528    */0.009         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.009         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]/D    1
in_clk(R)->in_clk(R)	0.526    */0.009         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.009         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	0.487    0.009/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.539    */0.009         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.515    */0.009         */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.543    */0.009         */-0.030        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.528    */0.009         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.493    0.009/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.499    0.009/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.499    0.009/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.527    */0.009         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.527    */0.009         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.009         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.533    0.009/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.533    0.009/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_tck_i(R)->in_clk(R)	0.487    0.009/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.525    0.009/*         -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[3]    1
in_tck_i(R)->in_clk(R)	0.495    0.009/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.009         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.501    0.009/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.503    0.009/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.009         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/D    1
in_clk(R)->in_clk(R)	0.527    */0.009         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.503    0.009/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.501    */0.009         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.510    */0.009         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	0.505    */0.009         */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	0.494    0.009/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.009         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.473    */0.009         */0.039         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.495    0.009/*         0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.009         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.503    0.009/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.502    0.009/*         0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_tck_i(R)->in_clk(R)	0.487    0.009/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.517    0.009/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/D    1
in_tck_i(R)->in_clk(R)	0.494    0.009/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.009         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(F)->in_clk(F)	20.393   */0.009         */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.511    */0.009         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]/D    1
in_clk(R)->in_clk(R)	0.527    */0.009         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.480    0.009/*         0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/TI    1
in_clk(F)->in_clk(F)	20.426   0.010/*         0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.496    0.010/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.010         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.010         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.010         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.521    */0.010         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/D    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.010         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.010         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.519    */0.010         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	0.522    */0.010         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.010         */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.521    */0.010         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/D    1
in_spi_clk_i(R)->in_clk(R)	0.502    */0.010         */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[3]/D    1
in_tck_i(R)->in_clk(R)	0.510    */0.010         */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.010         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.517    */0.010         */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.526    */0.010         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/D    1
in_clk(R)->in_clk(R)	0.527    */0.010         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.010         */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.503    0.010/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.010         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]/D    1
in_clk(R)->in_clk(R)	0.520    */0.010         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/D    1
in_clk(R)->in_clk(R)	0.530    */0.010         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]/D    1
in_clk(R)->in_clk(R)	0.518    */0.010         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]/D    1
in_clk(R)->in_clk(R)	0.527    */0.010         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.010         */-0.025        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.487    0.010/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.010         */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.521    */0.010         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.520    */0.010         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/D    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.010         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/D    1
in_clk(R)->in_clk(R)	0.504    0.010/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.010         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	0.522    */0.010         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	0.531    */0.010         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]/D    1
in_clk(R)->in_clk(R)	0.526    */0.010         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	0.504    0.010/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.010         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.010         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.010         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.524    */0.010         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.449    */0.010         */0.050         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.496    */0.010         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.499    0.010/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.010         */0.025         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.010         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]/D    1
in_clk(R)->in_clk(R)	0.527    */0.010         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/D    1
in_tck_i(R)->in_clk(R)	0.475    0.010/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	0.475    0.010/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.475    0.010/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.509    0.010/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.487    0.010/*         0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.010         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.010         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.509    */0.010         */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.502    0.010/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/TI    1
in_clk(R)->in_clk(R)	0.499    0.010/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.495    0.010/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.010         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.513    */0.010         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.499    0.010/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	0.508    0.011/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.470    0.011/*         0.042/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.011         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]/D    1
in_spi_clk_i(R)->in_clk(R)	0.504    0.011/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.011         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.521    */0.011         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	0.527    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.011         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.474    */0.011         */0.042         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/TI    1
in_clk(R)->in_clk(R)	0.503    */0.011         */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.011         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.520    */0.011         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/D    1
in_clk(R)->in_clk(R)	0.499    0.011/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.011         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/D    1
in_clk(R)->in_clk(R)	0.509    0.011/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.530    */0.011         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.527    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.011         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.542    */0.011         */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.523    */0.011         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.499    0.011/*         0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.508    0.011/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.532    */0.011         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]/D    1
in_clk(R)->in_clk(R)	0.530    */0.011         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]/D    1
in_clk(R)->in_clk(R)	0.524    */0.011         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.525    */0.011         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/D    1
in_clk(R)->in_clk(R)	0.525    */0.011         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/D    1
in_clk(R)->in_clk(R)	0.525    */0.011         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/D    1
in_clk(R)->in_clk(R)	0.525    */0.011         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/D    1
in_clk(R)->in_clk(R)	0.531    */0.011         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.528    */0.011         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.519    */0.011         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/D    1
in_clk(R)->in_clk(R)	0.533    */0.011         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]/D    1
in_clk(R)->in_clk(R)	0.532    */0.011         */-0.020        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.519    */0.011         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/D    1
in_clk(R)->in_clk(R)	0.514    */0.011         */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.496    0.011/*         0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.011         */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.480    0.011/*         0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.531    */0.011         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.486    0.011/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.500    */0.011         */0.015         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[31]/D    1
in_clk(R)->in_clk(R)	0.514    */0.011         */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.471    */0.011         */0.041         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.011         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.511    */0.011         */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.523    0.011/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.496    */0.011         */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.521    */0.011         */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]/D    1
in_tck_i(R)->in_clk(R)	0.473    0.011/*         0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.473    0.011/*         0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	0.473    0.011/*         0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	0.476    0.011/*         0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.498    0.011/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	0.476    */0.011         */0.028         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.499    0.011/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.011         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]/D    1
in_clk(R)->in_clk(R)	0.498    */0.011         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.541    */0.011         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.494    0.011/*         0.019/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.011         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/D    1
in_clk(R)->in_clk(R)	0.509    */0.011         */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.533    */0.011         */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.498    */0.011         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.011         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.011         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.011         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.499    0.011/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.011         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.498    */0.011         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.011         */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.517    */0.012         */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.508    */0.012         */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.512    0.012/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.494    0.012/*         0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.012         */0.039         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.012         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]/D    1
in_clk(R)->in_clk(R)	0.505    */0.012         */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.532    */0.012         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]/D    1
in_clk(R)->in_clk(R)	0.526    */0.012         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	0.493    0.012/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.523    */0.012         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.012         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.531    */0.012         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.509    */0.012         */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.508    */0.012         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.529    */0.012         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]/D    1
in_clk(R)->in_clk(R)	0.508    0.012/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.497    0.012/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.012         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.522    */0.012         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.474    */0.012         */0.030         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.012         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.514    */0.012         */-0.006        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.521    */0.012         */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.493    0.012/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.523    */0.012         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.012         */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.529    */0.012         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	0.516    0.012/*         -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.500    0.012/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/TI    1
in_clk(R)->in_clk(R)	0.500    0.012/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.012         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.531    */0.012         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]/D    1
in_clk(R)->in_clk(R)	0.500    0.012/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.493    0.012/*         0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.012         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	0.524    */0.012         */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.499    0.012/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.012         */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.525    */0.013         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.013         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.013         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	0.519    */0.013         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/TE    1
in_clk(R)->in_clk(R)	0.519    */0.013         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	0.524    */0.013         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.502    */0.013         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.518    */0.013         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]/D    1
in_clk(R)->in_clk(R)	0.533    */0.013         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]/D    1
in_clk(R)->in_clk(R)	0.505    0.013/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.514    0.013/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.498    0.013/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.013         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.499    0.013/*         0.017/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.013         */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/D    1
in_clk(R)->in_clk(R)	0.508    */0.013         */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.503    */0.013         */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.514    */0.013         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.491    0.013/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.523    */0.013         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.013         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.524    */0.013         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.013         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.530    */0.013         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]/D    1
in_clk(R)->in_clk(R)	0.517    */0.013         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.511    */0.013         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.013         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.013         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.508    */0.013         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.531    */0.013         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]/D    1
in_clk(R)->in_clk(R)	0.530    */0.013         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.505    */0.013         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.013         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.013         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.013         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	0.499    0.013/*         0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_tck_i(R)->in_clk(R)	0.499    0.013/*         0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.013         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.491    0.013/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.498    */0.013         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.013         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.013         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[7]    1
in_tck_i(R)->in_clk(R)	0.499    0.013/*         0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.013         */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/D    1
in_clk(R)->in_clk(R)	0.525    */0.013         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.013         */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.505    */0.013         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.492    0.013/*         0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.013         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]/D    1
in_clk(R)->in_clk(R)	0.498    */0.013         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.013         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.495    0.013/*         0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.495    */0.013         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.492    0.013/*         0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.492    0.013/*         0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.500    0.013/*         0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.486    0.013/*         0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.498    */0.013         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.013         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.013         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.013         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.013         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.511    */0.013         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.498    */0.013         */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.508    */0.013         */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.508    */0.013         */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.489    0.013/*         0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.508    0.013/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.013         */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.492    0.013/*         0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.492    0.013/*         0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/TI    1
in_clk(R)->in_clk(R)	0.506    0.013/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.501    0.013/*         0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.013         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]/D    1
in_clk(R)->in_clk(R)	0.511    */0.014         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.014         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.014         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.490    0.014/*         0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.490    0.014/*         0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.518    */0.014         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.495    */0.014         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.482    0.014/*         0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.482    0.014/*         0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.482    0.014/*         0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	0.506    0.014/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/D    1
in_tck_i(R)->in_clk(R)	0.515    */0.014         */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.492    0.014/*         0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.014         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_tck_i(R)->in_clk(R)	0.472    */0.014         */0.041         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.014         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/TE    1
in_clk(R)->in_clk(R)	0.499    0.014/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.014         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.495    0.014/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/TI    1
in_clk(R)->in_clk(R)	0.506    0.014/*         -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.482    0.014/*         0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.482    0.014/*         0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.482    0.014/*         0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.495    */0.014         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.495    */0.014         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.495    */0.014         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.495    */0.014         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.014         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.014         */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.532    */0.014         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]/D    1
in_clk(R)->in_clk(R)	0.531    */0.014         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.486    0.014/*         0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.014         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]/D    1
in_clk(R)->in_clk(R)	0.523    */0.014         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.014         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.506    0.014/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.014         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.014         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/TE    1
in_clk(R)->in_clk(R)	0.492    0.014/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.533    */0.014         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.523    */0.014         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.014         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.480    0.014/*         0.013/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.492    0.014/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.516    */0.014         */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/D    1
in_tck_i(R)->in_clk(R)	0.512    */0.014         */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.536    */0.014         */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	0.484    0.014/*         0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.477    0.014/*         0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.014         */-0.025        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.473    0.014/*         0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	0.473    0.014/*         0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.014         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.523    */0.014         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.014         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.523    */0.014         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.014         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/TE    1
in_clk(R)->in_clk(R)	0.464    */0.014         */0.041         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.015         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.015         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]/D    1
in_clk(R)->in_clk(R)	0.526    */0.015         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.532    */0.015         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]/D    1
in_clk(R)->in_clk(R)	0.500    0.015/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.522    */0.015         */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.015         */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_tck_i(R)->in_clk(R)	0.471    */0.015         */0.041         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.015         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.519    */0.015         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	0.525    */0.015         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/D    1
in_clk(R)->in_clk(R)	0.486    0.015/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.015         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.015         */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.482    0.015/*         0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.482    0.015/*         0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.482    0.015/*         0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.482    0.015/*         0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.015         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.015         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.499    0.015/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.015         */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.486    0.015/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.015         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/TE    1
in_clk(R)->in_clk(R)	0.492    0.015/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.508    */0.015         */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.501    0.015/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.015         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.015         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.486    0.015/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.015         */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.524    */0.015         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.015         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	0.479    */0.015         */0.030         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.479    0.015/*         0.012/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.479    0.015/*         0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.478    0.015/*         0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.501    0.015/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.015         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	0.456    */0.015         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.015         */-0.021        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.496    */0.015         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.015         */-0.022        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.453    */0.015         */0.050         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.015         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/D    1
in_clk(R)->in_clk(R)	0.512    */0.015         */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.496    */0.015         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.477    */0.015         */0.039         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/TI    1
in_clk(R)->in_clk(R)	0.489    0.015/*         0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.544    */0.015         */-0.029        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.479    0.015/*         0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.015         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.525    */0.015         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.521    0.015/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */0.015         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/D    1
in_clk(R)->in_clk(R)	0.522    */0.015         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	0.497    0.015/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.015         */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.496    */0.015         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.496    */0.015         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.015         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	0.525    */0.015         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.015         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/D    1
in_clk(F)->in_clk(F)	20.393   */0.015         */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	0.491    0.016/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_tck_i(R)->in_clk(R)	0.491    0.016/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.016         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]/D    1
in_clk(R)->in_clk(R)	0.496    0.016/*         0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/D    1
in_clk(R)->in_clk(R)	0.496    */0.016         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.496    */0.016         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.016         */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.016         */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.496    0.016/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.521    */0.016         */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/D    1
in_clk(R)->in_clk(R)	0.506    0.016/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.016         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	0.494    0.016/*         0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.464    */0.016         */0.038         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.498    0.016/*         0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/D    1
in_clk(R)->in_clk(R)	0.497    0.016/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.016         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	0.520    */0.016         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	0.524    */0.016         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/D    1
in_clk(F)->in_clk(F)	20.425   0.016/*         0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.496    0.016/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.523    */0.016         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.497    0.016/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/TI    1
in_clk(R)->in_clk(R)	0.528    0.016/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.016         */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.016         */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	0.532    */0.016         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]/D    1
in_tck_i(R)->in_clk(R)	0.507    */0.016         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.516    0.016/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.520    */0.016         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	0.523    */0.016         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.016         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	0.497    0.016/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.016         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.503    0.016/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	0.478    0.016/*         0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.466    0.016/*         0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.016         */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.524    */0.016         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/TE    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	0.525    */0.016         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.016         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/TE    1
in_tck_i(R)->in_clk(R)	0.516    */0.016         */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.526    */0.016         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/D    1
in_clk(R)->in_clk(R)	0.509    */0.016         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.016         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	0.488    0.016/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.488    0.016/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.488    0.016/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.527    0.016/*         -0.012/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.525    */0.016         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.016         */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.525    */0.016         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.016         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.483    0.016/*         0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.505    0.016/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.016         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/D    1
in_clk(R)->in_clk(R)	0.478    0.016/*         0.014/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/TI    1
in_clk(F)->in_clk(F)	20.398   */0.016         */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.494    0.017/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/TI    1
in_clk(R)->in_clk(R)	0.473    */0.017         */0.044         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.017         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	0.504    0.017/*         0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.486    0.017/*         0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.482    0.017/*         0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.017         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.481    */0.017         */0.032         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.017         */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_tck_i(R)->in_clk(R)	0.475    */0.017         */0.037         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.017         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.506    0.017/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.526    */0.017         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.017         */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.527    */0.017         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.498    */0.017         */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.017         */-0.011        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.017         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.509    */0.017         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.017         */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.524    */0.017         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.468    */0.017         */0.049         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.492    0.017/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.511    */0.017         */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/D    1
in_clk(R)->in_clk(R)	0.524    */0.017         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.017         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]/D    1
in_clk(R)->in_clk(R)	0.507    */0.017         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]/D    1
in_clk(R)->in_clk(R)	0.504    0.017/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/TI    1
in_clk(R)->in_clk(R)	0.502    0.017/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.017         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.524    0.017/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.488    */0.017         */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.516    */0.017         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.481    */0.017         */0.029         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/TI    1
in_clk(R)->in_clk(R)	0.502    0.017/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.017         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.489    0.017/*         0.021/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/TI    1
in_clk(R)->in_clk(R)	0.530    */0.017         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.017         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	0.505    0.017/*         0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.017         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.492    0.017/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.526    */0.017         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/D    1
in_clk(R)->in_clk(R)	0.526    */0.017         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/D    1
in_clk(R)->in_clk(R)	0.502    */0.017         */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/D    1
in_clk(R)->in_clk(R)	0.476    */0.017         */0.036         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.476    */0.017         */0.036         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.477    0.017/*         0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.494    0.017/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.494    0.017/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.017         */-0.015        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.507    */0.017         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/D    1
in_clk(R)->in_clk(R)	0.526    */0.017         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/D    1
in_clk(R)->in_clk(R)	0.526    */0.017         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/D    1
in_clk(R)->in_clk(R)	0.531    */0.017         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]/D    1
in_clk(R)->in_clk(R)	0.530    */0.017         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	0.521    */0.017         */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.017         */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.017         */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.017         */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.476    */0.017         */0.036         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.501    0.017/*         0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.483    */0.017         */0.029         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.513    */0.017         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.017         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.017         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]/D    1
in_clk(R)->in_clk(R)	0.506    0.017/*         0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/TI    1
in_clk(R)->in_clk(R)	0.494    0.017/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.512    */0.017         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.017         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.017         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.504    0.017/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.017         */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.464    */0.017         */0.048         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.500    0.017/*         0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.017         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]/D    1
in_clk(R)->in_clk(R)	0.531    */0.018         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]/D    1
in_clk(R)->in_clk(R)	0.512    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.018         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/D    1
in_clk(R)->in_clk(R)	0.525    */0.018         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.018         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.018         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.018         */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.523    */0.018         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	0.524    0.018/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.521    */0.018         */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.494    0.018/*         0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/D    1
in_clk(R)->in_clk(R)	0.512    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.500    0.018/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.018         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.018         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.524    0.018/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.505    */0.018         */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.521    */0.018         */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.018         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.498    0.018/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.018         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.500    0.018/*         0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.018         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.524    0.018/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.018/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.524    0.018/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.448    */0.018         */0.050         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.512    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.018         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.521    0.018/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.522    */0.018         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/D    1
in_clk(R)->in_clk(R)	0.524    0.018/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.526    */0.018         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.018         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.512    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.018         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.502    0.018/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/TI    1
in_clk(R)->in_clk(R)	0.524    0.018/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.526    */0.018         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.018         */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.018         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]/D    1
in_tck_i(R)->in_clk(R)	0.488    0.018/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.504    0.018/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.018         */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.529    */0.018         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.512    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.018         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.018         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.517    */0.018         */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.507    */0.018         */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.018         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.504    0.018/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.018         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.512    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.018         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.018         */-0.015        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.498    0.018/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.018         */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.018         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]/D    1
in_clk(R)->in_clk(R)	0.531    */0.018         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]/D    1
in_clk(R)->in_clk(R)	0.519    */0.018         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.480    */0.018         */0.034         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.504    0.018/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/TI    1
in_clk(R)->in_clk(R)	0.495    0.018/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	0.504    0.018/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.513    */0.018         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.528    */0.018         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]/D    1
in_clk(R)->in_clk(R)	0.501    0.018/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/TI    1
in_clk(R)->in_clk(R)	0.501    0.018/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/TI    1
in_clk(R)->in_clk(R)	0.485    */0.019         */0.031         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.019         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.530    */0.019         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.523    */0.019         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.501    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.019         */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]/D    1
in_clk(R)->in_clk(R)	0.512    */0.019         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.019         */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.019         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.516    */0.019         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.019         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.019         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]/D    1
in_clk(R)->in_clk(R)	0.524    */0.019         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.019         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.019         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.019         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.019         */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.019         */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.019         */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.019         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.528    */0.019         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.524    */0.019         */-0.011        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.019         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.019         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.019         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.019         */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.019         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.501    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/TI    1
in_clk(R)->in_clk(R)	0.501    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/TI    1
in_clk(R)->in_clk(R)	0.501    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.019         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.019         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.019         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.501    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.019         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/D    1
in_clk(R)->in_clk(R)	0.528    */0.019         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.019         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/TI    1
in_clk(R)->in_clk(R)	0.500    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.019         */0.036         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.019         */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.469    0.019/*         0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.498    0.019/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/TI    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/TI    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/TI    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/TI    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/TI    1
in_tck_i(R)->in_clk(R)	0.532    */0.019         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.499    0.019/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/TI    1
in_tck_i(R)->in_clk(R)	0.469    0.019/*         0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	0.469    0.019/*         0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.019         */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.522    */0.019         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.521    */0.019         */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.498    0.019/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/TI    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.019         */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.501    0.019/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.509    */0.019         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]/D    1
in_clk(R)->in_clk(R)	0.493    0.019/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.019         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.019         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/TE    1
in_tck_i(R)->in_clk(R)	0.530    */0.019         */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.522    */0.019         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.019         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]/D    1
in_clk(R)->in_clk(R)	0.526    */0.019         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]/D    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/TI    1
in_clk(R)->in_clk(R)	0.503    0.019/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.020         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]/D    1
in_clk(R)->in_clk(R)	0.530    */0.020         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.503    0.020/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/TI    1
in_clk(R)->in_clk(R)	0.500    */0.020         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.498    */0.020         */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.020         */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.502    0.020/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.020         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/TE    1
in_clk(R)->in_clk(R)	0.494    0.020/*         0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.529    */0.020         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.516    */0.020         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.020         */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.527    */0.020         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.508    */0.020         */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.531    */0.020         */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.526    */0.020         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/TE    1
in_clk(R)->in_clk(R)	0.451    */0.020         */0.049         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.020         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.501    0.020/*         0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.020         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]/D    1
in_clk(R)->in_clk(R)	0.508    */0.020         */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.449    */0.020         */0.049         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.500    0.020/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/TI    1
in_clk(R)->in_clk(R)	0.500    0.020/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/TI    1
in_clk(R)->in_clk(R)	0.500    0.020/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/TI    1
in_clk(R)->in_clk(R)	0.500    0.020/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.020         */-0.015        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.512    */0.020         */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/D    1
in_clk(R)->in_clk(R)	0.532    */0.020         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]/D    1
in_clk(R)->in_clk(R)	0.508    */0.020         */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.508    */0.020         */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.449    */0.020         */0.049         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.449    */0.020         */0.049         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.020         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]/D    1
in_clk(R)->in_clk(R)	0.534    */0.020         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]/D    1
in_clk(R)->in_clk(R)	0.522    */0.020         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.498    0.020/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.020         */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.501    0.020/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.020         */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.519    */0.020         */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.508    */0.020         */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.508    */0.020         */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.508    */0.020         */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.508    */0.020         */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.456    */0.020         */0.036         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.491    0.020/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.020         */0.032         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.020         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.020         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/TE    1
in_clk(R)->in_clk(R)	0.499    0.020/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.497    0.020/*         0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.020         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.466    */0.020         */0.032         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.020         */0.032         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.020         */0.032         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.020         */0.032         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.020         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.517    */0.020         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.021         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	0.505    */0.021         */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/D    1
in_clk(R)->in_clk(R)	0.530    */0.021         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.502    0.021/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.501    0.021/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.021         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.529    */0.021         */-0.015        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.502    0.021/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/TI    1
in_clk(R)->in_clk(R)	0.501    0.021/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.525    */0.021         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.021         */-0.012        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.021         */-0.012        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.021         */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.522    */0.021         */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.021         */0.006         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/D    1
in_clk(R)->in_clk(R)	0.534    */0.021         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]/D    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.021         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]/D    1
in_clk(R)->in_clk(R)	0.525    */0.021         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.525    */0.021         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.021         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.502    0.021/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.473    */0.021         */0.029         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.021         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.021         */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.523    */0.021         */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]/D    1
in_clk(R)->in_clk(R)	0.517    */0.021         */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.524    */0.021         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.021         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.497    0.021/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.021         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.021         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.021         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.021         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]/D    1
in_clk(R)->in_clk(R)	0.524    */0.021         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.021         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.021         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.021         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.021         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]/D    1
in_clk(R)->in_clk(R)	0.490    0.021/*         0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.021         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.526    */0.021         */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	0.513    */0.021         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/TE    1
in_clk(R)->in_clk(R)	0.501    0.021/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.021         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.528    */0.021         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.515    */0.021         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.021         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.536    */0.021         */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.499    0.021/*         0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.493    0.021/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.022         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]/D    1
in_clk(R)->in_clk(R)	0.530    */0.022         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	0.504    0.022/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.022         */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.533    */0.022         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	0.514    */0.022         */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	0.489    0.022/*         0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_tck_i(R)->in_clk(R)	0.489    0.022/*         0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_tck_i(R)->in_clk(R)	0.489    0.022/*         0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.022         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	0.527    */0.022         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.022         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.022         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.022         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.531    */0.022         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.492    0.022/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.492    0.022/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.508    */0.022         */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.529    */0.022         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]/D    1
in_clk(R)->in_clk(R)	0.525    */0.022         */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.476    */0.022         */0.039         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/TI    1
in_clk(R)->in_clk(R)	0.528    */0.022         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.022         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/TE    1
in_clk(R)->in_clk(R)	0.502    0.022/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.500    0.022/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.022         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.022         */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.525    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.022         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.487    0.022/*         0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.022         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.480    0.022/*         0.019/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.022         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_addr_MSB2_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.022         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/D    1
in_clk(R)->in_clk(R)	0.528    */0.022         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.022         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.022         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.022         */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.535    */0.022         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]/D    1
in_clk(R)->in_clk(R)	0.500    0.022/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/TI    1
in_clk(R)->in_clk(R)	0.471    */0.022         */0.033         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.494    0.022/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.022         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.022         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/TE    1
in_clk(R)->in_clk(R)	0.490    0.022/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.516    */0.022         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.022         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.520    */0.022         */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.022         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.022         */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.023         */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.023         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.023         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.489    0.023/*         0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.023         */0.024         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TI    1
in_clk(R)->in_clk(R)	0.500    */0.023         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.537    */0.023         */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.521    */0.023         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/D    1
in_clk(R)->in_clk(R)	0.522    */0.023         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.023         */-0.014        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.479    0.023/*         0.019/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.023         */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.023         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/D    1
in_clk(R)->in_clk(R)	0.525    */0.023         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.023         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.531    */0.023         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]/D    1
in_clk(R)->in_clk(R)	0.520    */0.023         */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.023         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.023         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.491    */0.023         */0.022         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.506    0.023/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.484    */0.023         */0.032         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.023         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/D    1
in_clk(R)->in_clk(R)	0.530    */0.023         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/D    1
in_clk(R)->in_clk(R)	0.518    0.023/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.523    */0.023         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.508    0.023/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.023         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.485    0.023/*         0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.023         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.023         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.518    0.023/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.532    */0.023         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.516    */0.023         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.023         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]/D    1
in_clk(R)->in_clk(R)	0.523    */0.023         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.023         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.504    0.023/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.527    */0.023         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.023         */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.534    */0.023         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.527    */0.023         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.477    */0.023         */0.028         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.023         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.508    0.023/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.023         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	0.499    0.023/*         0.009/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.023         */0.032         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.023         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/TE    1
in_tck_i(R)->in_clk(R)	0.510    */0.023         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.478    */0.023         */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.023         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.023         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.023         */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.507    */0.023         */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/TE    1
in_clk(R)->in_clk(R)	0.536    */0.023         */-0.029        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.523    */0.023         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.023         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.023         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.024         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.024         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/TE    1
in_tck_i(R)->in_clk(R)	0.510    */0.024         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_tck_i(R)->in_clk(R)	0.510    */0.024         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.509    */0.024         */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/D    1
in_clk(R)->in_clk(R)	0.498    0.024/*         0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.024         */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.024         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/D    1
in_clk(R)->in_clk(R)	0.495    0.024/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	0.510    */0.024         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_tck_i(R)->in_clk(R)	0.510    */0.024         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.507    */0.024         */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.024         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.499    0.024/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.525    */0.024         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	0.527    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	0.489    0.024/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.024         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.024         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.024         */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.527    */0.024         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.526    */0.024         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.528    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.024         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.527    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.024         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.508    0.024/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.024         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.513    */0.024         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/D    1
in_clk(R)->in_clk(R)	0.527    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.024         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.024         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.506    */0.024         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/TE    1
in_tck_i(R)->in_clk(R)	0.495    0.024/*         0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.487    0.024/*         0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.024         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.024         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]/D    1
in_tck_i(R)->in_clk(R)	0.489    0.024/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_tck_i(R)->in_clk(R)	0.489    0.024/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.505    0.024/*         0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.505    0.024/*         0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.505    0.024/*         0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.024         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.524    */0.024         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.024         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.469    */0.024         */0.028         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.024         */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.024         */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.024         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/TE    1
in_clk(R)->in_clk(R)	0.524    0.024/*         -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.518    */0.024         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/D    1
in_clk(R)->in_clk(R)	0.526    */0.024         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/D    1
in_clk(R)->in_clk(R)	0.525    */0.024         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.532    */0.024         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]/D    1
in_clk(R)->in_clk(R)	0.515    */0.024         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.486    */0.024         */0.022         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.498    0.024/*         0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.490    0.024/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.490    0.024/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.525    */0.024         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.498    */0.025         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.025         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/D    1
in_clk(R)->in_clk(R)	0.526    */0.025         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.025         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	0.498    */0.025         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.025         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.497    0.025/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.477    0.025/*         0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.025         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.025         */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.025         */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.513    */0.025         */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	0.498    */0.025         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.025         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.025         */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.523    */0.025         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.025         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.025         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.025         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.513    */0.025         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.519    */0.025         */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	0.479    */0.025         */0.033         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.025         */0.033         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.477    0.025/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.025         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.025         */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.025         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]/D    1
in_clk(R)->in_clk(R)	0.529    */0.025         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]/D    1
in_clk(R)->in_clk(R)	0.526    */0.025         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.477    0.025/*         0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.025         */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.503    0.025/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.025         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.528    */0.025         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/D    1
in_clk(R)->in_clk(R)	0.501    0.025/*         0.011/*         top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/TE    1
in_clk(R)->in_clk(R)	0.493    0.025/*         0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.025         */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]/D    1
in_clk(R)->in_clk(R)	0.522    0.025/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.499    0.025/*         0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.025         */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.025         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]/D    1
in_clk(R)->in_clk(R)	0.471    */0.025         */0.033         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.025         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/D    1
in_spi_clk_i(R)->in_clk(R)	0.477    */0.025         */0.039         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.025         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]/D    1
in_clk(R)->in_clk(R)	0.530    */0.025         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.532    */0.026         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]/D    1
in_clk(R)->in_clk(R)	0.527    */0.026         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.502    0.026/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.513    */0.026         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.507    */0.026         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]/D    1
in_clk(R)->in_clk(R)	0.526    */0.026         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.506    */0.026         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]/D    1
in_clk(R)->in_clk(R)	0.489    0.026/*         0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.489    0.026/*         0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.493    0.026/*         0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.493    0.026/*         0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.026         */0.045         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	0.502    0.026/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.026         */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_tck_i(R)->in_clk(R)	0.478    0.026/*         0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	0.478    0.026/*         0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.026         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/D    1
in_clk(R)->in_clk(R)	0.528    */0.026         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.026         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.491    */0.026         */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.527    */0.026         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/D    1
in_clk(R)->in_clk(R)	0.528    */0.026         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.026         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.486    */0.026         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/TI    1
in_clk(R)->in_clk(R)	0.499    0.026/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/TI    1
in_clk(R)->in_clk(R)	0.503    0.026/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.497    */0.026         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.026         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/D    1
in_clk(R)->in_clk(R)	0.497    0.026/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.026         */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.531    */0.026         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]/D    1
in_clk(R)->in_clk(R)	0.528    */0.026         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.026         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/D    1
in_clk(R)->in_clk(R)	0.488    0.026/*         0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.496    0.026/*         0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/TI    1
in_clk(R)->in_clk(R)	0.476    0.026/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	0.476    0.026/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	0.476    0.026/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.026         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.026         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/D    1
in_clk(R)->in_clk(R)	0.481    0.026/*         0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.026         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.526    */0.026         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.521    */0.026         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/D    1
in_clk(R)->in_clk(R)	0.517    */0.027         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/D    1
in_clk(R)->in_clk(R)	0.526    */0.027         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/D    1
in_clk(R)->in_clk(R)	0.540    */0.027         */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.027         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.027         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/TE    1
in_tck_i(R)->in_clk(R)	0.510    */0.027         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	0.510    */0.027         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.525    */0.027         */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.492    0.027/*         0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/TI    1
in_tck_i(R)->in_clk(R)	0.510    */0.027         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	0.510    */0.027         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	0.510    */0.027         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_tck_i(R)->in_clk(R)	0.510    */0.027         */0.007         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.518    */0.027         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/D    1
in_clk(R)->in_clk(R)	0.492    0.027/*         0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.471    */0.027         */0.026         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.027         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.527    */0.027         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]/D    1
in_clk(R)->in_clk(R)	0.498    0.027/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.027         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/D    1
in_clk(R)->in_clk(R)	0.521    */0.027         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_tck_i(R)->in_clk(R)	0.481    0.027/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	0.481    0.027/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.500    0.027/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/D    1
in_clk(R)->in_clk(R)	0.523    */0.027         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.027         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.500    0.027/*         0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.027         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.467    0.027/*         0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.027         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.514    0.027/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.513    */0.027         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.534    */0.027         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.514    0.027/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.525    */0.027         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.497    0.027/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.497    0.027/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.530    */0.027         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]/D    1
in_clk(R)->in_clk(R)	0.489    0.027/*         0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.514    0.027/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.514    0.027/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.499    0.027/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.489    0.027/*         0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.027         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.471    */0.027         */0.031         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.489    */0.027         */0.025         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.027         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/D    1
in_clk(R)->in_clk(R)	0.523    */0.027         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.027         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.482    0.028/*         0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.028         */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.513    */0.028         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.028         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.028         */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.028         */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.028         */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.487    0.028/*         0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.028         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/D    1
in_clk(R)->in_clk(R)	0.489    */0.028         */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.461    */0.028         */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.505    0.028/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.028         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]/D    1
in_clk(R)->in_clk(R)	0.496    */0.028         */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_spi_clk_i(R)->in_clk(R)	0.503    0.028/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.028         */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.028         */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.028         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.478    */0.028         */0.032         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.485    */0.028         */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.487    0.028/*         0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.028         */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.513    0.028/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/D    1
in_clk(R)->in_clk(R)	0.510    */0.028         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.486    0.028/*         0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.028         */0.039         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.028         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/D    1
in_clk(R)->in_clk(R)	0.529    */0.028         */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.479    0.028/*         0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	0.479    0.028/*         0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	0.479    0.028/*         0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.028         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.028         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.028         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.495    0.028/*         0.013/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.500    0.028/*         0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.028         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.528    */0.028         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.028         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	0.519    0.028/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.521    */0.028         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/D    1
in_clk(R)->in_clk(R)	0.522    */0.028         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/D    1
in_clk(R)->in_clk(R)	0.534    */0.028         */-0.020        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.029         */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.528    */0.029         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]/D    1
in_clk(R)->in_clk(R)	0.507    */0.029         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.503    0.029/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.503    0.029/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/TI    1
in_clk(R)->in_clk(R)	0.483    0.029/*         0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.029         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.507    */0.029         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.502    0.029/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.502    0.029/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.503    0.029/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.029         */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.029         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.512    */0.029         */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.479    */0.029         */0.030         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.029         */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.511    */0.029         */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/TE    1
in_tck_i(R)->in_clk(R)	0.479    0.029/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.029         */0.028         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.029         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/D    1
in_clk(R)->in_clk(R)	0.532    */0.029         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.524    */0.029         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/D    1
in_clk(R)->in_clk(R)	0.533    */0.029         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	0.511    */0.029         */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.477    0.029/*         0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.508    0.029/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.029         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.513    */0.029         */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	0.522    */0.029         */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.514    */0.029         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.503    0.029/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.029         */0.003         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.514    */0.029         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.029         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]/D    1
in_clk(R)->in_clk(R)	0.514    */0.029         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.508    0.029/*         0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.470    */0.029         */0.042         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.029         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.453    */0.029         */0.038         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.496    0.029/*         0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.500    0.029/*         -0.001/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.514    */0.029         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.462    */0.029         */0.050         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.030         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.030         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/D    1
in_clk(R)->in_clk(R)	0.528    */0.030         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	0.449    */0.030         */0.054         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	0.449    */0.030         */0.054         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	0.449    */0.030         */0.054         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.030         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.520    */0.030         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/D    1
in_clk(R)->in_clk(R)	0.525    */0.030         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.503    0.030/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	0.503    0.030/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.030         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.513    */0.030         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.530    */0.030         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]/D    1
in_clk(R)->in_clk(R)	0.492    0.030/*         0.022/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.503    0.030/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.502    0.030/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	0.491    */0.030         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.030         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]/D    1
in_clk(R)->in_clk(R)	0.530    */0.030         */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.494    0.030/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.498    0.030/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.030         */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.479    */0.030         */0.023         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.030         */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.515    */0.030         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.491    */0.030         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.030         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.490    0.030/*         0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.536    */0.030         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.503    0.030/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.030         */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.514    */0.030         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.030         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.030         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.030         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.030         */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.478    */0.030         */0.023         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.491    */0.030         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.491    */0.030         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.030         */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]/D    1
in_clk(R)->in_clk(R)	0.514    */0.030         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.452    */0.030         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.030         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.030         */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/TI    1
in_clk(R)->in_clk(R)	0.485    0.030/*         0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.030         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/TI    1
in_clk(R)->in_clk(R)	0.491    */0.030         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.491    */0.030         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.030         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.485    0.030/*         0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	0.503    */0.030         */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	0.503    */0.030         */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	0.503    */0.030         */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.493    */0.030         */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.534    */0.030         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]/D    1
in_clk(R)->in_clk(R)	0.467    */0.030         */0.043         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.030         */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]/D    1
in_clk(R)->in_clk(R)	0.525    */0.030         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	0.501    0.030/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/TI    1
in_clk(R)->in_clk(R)	0.512    */0.030         */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.542    */0.030         */-0.039        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.502    0.031/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.510    */0.031         */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.031         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.523    */0.031         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.484    0.031/*         0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.492    0.031/*         0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.497    0.031/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.031         */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.493    0.031/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/TI    1
in_tck_i(R)->in_clk(R)	0.491    0.031/*         0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.031         */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TE    1
in_tck_i(R)->in_clk(R)	0.473    0.031/*         0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.031         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	0.508    */0.031         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]/D    1
in_clk(R)->in_clk(R)	0.524    */0.031         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.031         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.535    */0.031         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.498    0.031/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.031         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]/D    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.031         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.031         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	0.498    0.031/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/TI    1
in_clk(R)->in_clk(R)	0.498    0.031/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/TI    1
in_clk(R)->in_clk(R)	0.511    0.031/*         -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.524    */0.031         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.031         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.498    0.031/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.031         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.498    0.031/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/TI    1
in_clk(R)->in_clk(R)	0.536    */0.031         */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.498    0.031/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/TI    1
in_clk(R)->in_clk(R)	0.498    0.031/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.031         */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_tck_i(R)->in_clk(R)	0.495    0.031/*         0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.510    0.031/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[9]/D    1
in_clk(R)->in_clk(R)	0.526    */0.032         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.498    0.032/*         0.010/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.521    0.032/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.524    */0.032         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.032         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.032         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.032         */-0.025        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    0.032/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/TI    1
in_clk(R)->in_clk(R)	0.502    0.032/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/TI    1
in_clk(R)->in_clk(R)	0.484    0.032/*         0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.495    0.032/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.496    0.032/*         0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.032         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	0.524    */0.032         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.032         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.032         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.543    */0.032         */-0.029        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    0.032/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/TI    1
in_clk(R)->in_clk(R)	0.484    0.032/*         0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.032         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/D    1
in_clk(R)->in_clk(R)	0.524    */0.032         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.032         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.485    0.032/*         0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.032         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.502    0.032/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/TI    1
in_clk(R)->in_clk(R)	0.502    0.032/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.032         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.533    */0.032         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]/D    1
in_clk(R)->in_clk(R)	0.499    0.032/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.032         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.462    */0.032         */0.050         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.032         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/D    1
in_clk(R)->in_clk(R)	0.515    */0.032         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.464    */0.032         */0.046         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.032         */0.050         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.545    */0.032         */-0.031        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.489    0.032/*         0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.478    */0.032         */0.038         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.501    0.032/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/TI    1
in_clk(R)->in_clk(R)	0.501    0.032/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/TI    1
in_clk(R)->in_clk(R)	0.499    0.032/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/TI    1
in_clk(R)->in_clk(R)	0.489    */0.032         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.490    */0.032         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.490    */0.032         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.490    */0.032         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.032         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/D    1
in_clk(R)->in_clk(R)	0.525    */0.032         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.489    */0.032         */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.032         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	0.513    */0.032         */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.499    0.032/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/TI    1
in_clk(R)->in_clk(R)	0.490    0.033/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/TI    1
in_clk(R)->in_clk(R)	0.493    0.033/*         0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.475    */0.033         */0.029         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.505    0.033/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.033         */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.511    */0.033         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_tck_i(R)->in_clk(R)	0.501    0.033/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.033         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.509    */0.033         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.499    0.033/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.499    0.033/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.033         */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.533    */0.033         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]/D    1
in_clk(R)->in_clk(R)	0.511    */0.033         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.033         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.033         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.499    0.033/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.033         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	0.488    */0.033         */0.002         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.511    */0.033         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.033         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.033         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.033         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.499    0.033/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.033         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.510    */0.033         */0.002         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.033         */0.002         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.033         */0.002         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.520    0.033/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.504    0.033/*         0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.033         */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.509    */0.033         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.477    */0.033         */0.036         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.033         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.499    0.033/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.482    */0.033         */0.030         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.033         */0.005         top_inst_peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.509    */0.033         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.528    0.033/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	0.525    */0.033         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.509    */0.033         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.033         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.033         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.033         */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.513    */0.033         */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.497    0.033/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.033         */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]/D    1
in_clk(R)->in_clk(R)	0.517    */0.033         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/D    1
in_clk(R)->in_clk(R)	0.509    */0.033         */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.519    0.033/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.494    0.033/*         0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.494    0.033/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.033         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/D    1
in_clk(R)->in_clk(R)	0.499    0.033/*         0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.034         */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.532    */0.034         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]/D    1
in_clk(R)->in_clk(R)	0.495    0.034/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.495    0.034/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.034         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.510    0.034/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/D    1
in_clk(R)->in_clk(R)	0.511    */0.034         */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]/D    1
in_tck_i(R)->in_clk(R)	0.503    */0.034         */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	0.503    */0.034         */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.530    */0.034         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	0.504    0.034/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.034         */0.042         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.034         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/D    1
in_clk(R)->in_clk(R)	0.523    */0.034         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/D    1
in_clk(R)->in_clk(R)	0.498    0.034/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.532    */0.034         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.489    0.034/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/TI    1
in_clk(R)->in_clk(R)	0.489    0.034/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/TI    1
in_clk(R)->in_clk(R)	0.488    0.034/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.034         */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.480    */0.034         */0.032         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.034         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	0.442    0.034/*         -0.026/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.492    0.034/*         0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.485    0.034/*         0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/TI    1
in_clk(R)->in_clk(R)	0.496    0.034/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/TI    1
in_clk(R)->in_clk(R)	0.497    0.034/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	0.489    0.034/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.034         */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.034         */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.465    */0.034         */0.040         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.477    0.034/*         0.023/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.489    0.034/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/TI    1
in_clk(R)->in_clk(R)	0.489    0.034/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.034         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]/D    1
in_clk(R)->in_clk(R)	0.518    */0.034         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/D    1
in_clk(R)->in_clk(R)	0.494    0.034/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.034         */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/D    1
in_clk(R)->in_clk(R)	0.489    0.034/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/TI    1
in_clk(R)->in_clk(R)	0.464    */0.034         */0.051         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.522    0.034/*         -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.489    0.034/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/TI    1
in_clk(R)->in_clk(R)	0.489    0.034/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.034         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]/D    1
in_clk(R)->in_clk(R)	0.531    */0.034         */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.487    0.034/*         0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/TI    1
in_clk(R)->in_clk(R)	0.493    0.034/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/TI    1
in_clk(R)->in_clk(R)	0.501    0.034/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.034         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	0.526    */0.034         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.499    0.034/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/TI    1
in_clk(R)->in_clk(R)	0.487    0.034/*         0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/TI    1
in_clk(R)->in_clk(R)	0.500    */0.034         */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.494    0.034/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.498    0.035/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.480    */0.035         */0.035         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.035         */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */0.035         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.035         */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.491    0.035/*         0.014/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.035         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.035         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/D    1
in_clk(R)->in_clk(R)	0.533    */0.035         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.505    */0.035         */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.035         */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	0.483    0.035/*         0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.545    */0.035         */-0.034        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.519    0.035/*         -0.016/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.464    0.035/*         0.036/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.494    0.035/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.035         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.035         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.035         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.519    */0.035         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	0.533    */0.035         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]/D    1
in_clk(R)->in_clk(R)	0.480    0.035/*         0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.485    0.035/*         0.013/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.543    */0.035         */-0.029        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.511    */0.035         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.505    */0.035         */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.035         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.488    0.035/*         0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.036    */0.035         */-0.025        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[6]/D    1
in_clk(R)->in_clk(R)	0.532    */0.035         */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.484    0.035/*         0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.035         */0.026         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.035         */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	0.491    0.036/*         0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.479    0.036/*         0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.036         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]/D    1
in_clk(R)->in_clk(R)	0.493    0.036/*         0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.533    */0.036         */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.491    0.036/*         0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.036         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/D    1
in_clk(R)->in_clk(R)	0.509    */0.036         */-0.000        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.489    0.036/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.485    */0.036         */0.027         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.036         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.496    0.036/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.497    0.036/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.036         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.489    0.036/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.489    0.036/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.036         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/D    1
in_clk(R)->in_clk(R)	0.496    0.036/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.529    */0.036         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]/D    1
in_clk(R)->in_clk(R)	0.491    0.036/*         0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.494    0.036/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/TI    1
in_clk(R)->in_clk(R)	0.490    */0.036         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.036         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/D    1
in_clk(R)->in_clk(R)	0.507    */0.036         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.036         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	0.524    */0.036         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.036         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.036         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.036         */0.000         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.520    */0.036         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.524    */0.036         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.036         */-0.009        top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/D    1
in_clk(R)->in_clk(R)	0.522    */0.036         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/D    1
in_clk(R)->in_clk(R)	0.523    */0.036         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.036         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.483    */0.036         */0.026         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.036         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.496    0.036/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/TI    1
in_clk(R)->in_clk(R)	0.500    0.036/*         0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.484    0.036/*         0.032/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.484    0.036/*         0.032/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.484    0.036/*         0.032/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.037         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.475    */0.037         */0.038         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.037         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.471    */0.037         */0.042         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.493    0.037/*         0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.037         */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[2]/D    1
in_clk(R)->in_clk(R)	0.505    */0.037         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/D    1
in_clk(R)->in_clk(R)	0.511    */0.037         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.037         */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[3]/D    1
in_clk(R)->in_clk(R)	0.533    */0.037         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	0.536    */0.037         */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	0.483    0.037/*         0.015/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.483    0.037/*         0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.037         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.491    0.037/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.037         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]/D    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.508    0.037/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.475    0.037/*         0.034/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.475    0.037/*         0.034/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.475    0.037/*         0.034/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.037         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/D    1
in_clk(R)->in_clk(R)	0.527    */0.037         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.037         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.462    */0.037         */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.037         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]/D    1
in_clk(R)->in_clk(R)	0.535    */0.037         */-0.028        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.445    */0.037         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.037         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.037         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.494    0.037/*         0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.037         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/D    1
in_clk(R)->in_clk(R)	0.445    */0.037         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.037         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.037         */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.478    0.037/*         0.035/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.478    0.037/*         0.035/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.478    0.037/*         0.035/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.037         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.036    */0.037         */-0.024        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	0.501    0.037/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.037         */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.037         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]/D    1
in_clk(R)->in_clk(R)	0.532    */0.037         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]/D    1
in_clk(R)->in_clk(R)	0.525    */0.037         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.501    0.038/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.464    0.038/*         0.043/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.489    0.038/*         0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.038         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[4]/D    1
in_clk(R)->in_clk(R)	0.532    */0.038         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]/D    1
in_clk(R)->in_clk(R)	0.524    */0.038         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.038         */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/D    1
in_clk(R)->in_clk(R)	0.502    0.038/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.489    0.038/*         0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.489    0.038/*         0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.482    */0.038         */0.030         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.038         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.492    0.038/*         0.021/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.464    0.038/*         0.043/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.038         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.499    0.038/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.038         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]/D    1
in_clk(R)->in_clk(R)	0.523    */0.038         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_tck_i(R)->in_clk(R)	0.511    */0.038         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.524    */0.038         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.038         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.038         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.038         */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.038         */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.038         */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.038         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.531    */0.038         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]/D    1
in_clk(R)->in_clk(R)	0.494    0.038/*         0.017/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/TI    1
in_tck_i(R)->in_clk(R)	0.504    0.038/*         0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.038         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.038         */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.497    0.038/*         0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.038         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	0.505    */0.038         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.038         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]/D    1
in_clk(R)->in_clk(R)	0.526    */0.038         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.038         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.038         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.038         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.535    */0.038         */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.505    */0.038         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.038         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.038         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.038         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.038         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.511    0.038/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.536    */0.038         */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.495    0.038/*         0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.038         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.038         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.038         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.526    */0.038         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/D    1
in_clk(R)->in_clk(R)	0.524    */0.039         */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.533    */0.039         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]/D    1
in_clk(R)->in_clk(R)	0.524    */0.039         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.039         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.039         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.496    0.039/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.039         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.459    */0.039         */0.056         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.039         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[5]/D    1
in_clk(R)->in_clk(R)	0.489    0.039/*         0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.485    0.039/*         0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.485    0.039/*         0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.039         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.039         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.039         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]/D    1
in_clk(R)->in_clk(R)	0.521    */0.039         */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.477    0.039/*         0.035/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.477    0.039/*         0.035/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.039         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.039         */-0.023        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.524    */0.039         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.039         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.492    */0.039         */0.012         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.506    */0.039         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.502    0.039/*         0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/TI    1
in_clk(R)->in_clk(R)	0.486    0.039/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.486    0.039/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.458    */0.039         */0.056         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.039         */0.006         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.486    0.039/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.039         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]/D    1
in_clk(R)->in_clk(R)	0.504    */0.039         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.039         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.039         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.506    */0.039         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.451    */0.039         */-0.037        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.519    */0.039         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.039         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.039         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.039         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.466    */0.039         */0.039         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.039         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.039         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.039         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	0.443    */0.039         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.039         */0.052         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.497    */0.039         */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.522    */0.039         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.523    */0.039         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.039         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.486    */0.039         */0.021         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.039         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	0.506    */0.039         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.039         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.039         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.039         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.494    */0.039         */0.005         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/TE    1
in_tck_i(R)->in_clk(R)	0.492    */0.039         */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.499    0.040/*         0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.040         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.490    */0.040         */0.024         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.040         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.040         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/D    1
in_clk(R)->in_clk(R)	0.524    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.040         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.494    */0.040         */0.005         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.493    0.040/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.493    0.040/*         0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.494    */0.040         */0.005         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.040         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.524    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.040         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	0.513    */0.040         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.501    0.040/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.040         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]/D    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.040         */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.519    */0.040         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.040         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.040         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.501    0.040/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.040         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.481    0.040/*         0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.040         */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.040         */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.040         */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.040         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.516    */0.040         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.474    */0.040         */0.024         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.040         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.040         */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	0.526    */0.040         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/D    1
in_tck_i(R)->in_clk(R)	0.486    0.040/*         0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.490    0.040/*         0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.040         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.040         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.040         */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.520    */0.040         */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.484    */0.040         */0.029         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.040         */0.039         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.040         */-0.020        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.507    */0.040         */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/D    1
in_clk(R)->in_clk(R)	0.502    */0.040         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.509    0.040/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.483    0.040/*         0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.041         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.460    */0.041         */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.041         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	0.479    0.041/*         0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.041         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.524    */0.041         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.515    */0.041         */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.041         */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.041         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.041         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.041         */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.041         */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.041         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.041         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.041         */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.496    0.041/*         0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	0.501    0.041/*         0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.486    0.041/*         0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.041         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.041         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.041         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.481    0.041/*         0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/TI    1
in_tck_i(R)->in_clk(R)	0.465    */0.041         */0.049         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.041         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.504    0.041/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.041         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.041         */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.041         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.486    0.041/*         0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.041         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.509    */0.041         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]/D    1
in_clk(R)->in_clk(R)	0.519    */0.041         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.495    */0.041         */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.504    */0.041         */0.007         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.041         */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.041         */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.041         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.541    */0.041         */-0.027        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.519    */0.041         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.471    0.041/*         0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.495    0.041/*         0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/TI    1
in_clk(R)->in_clk(R)	0.547    */0.041         */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.496    0.041/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.501    */0.041         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.488    0.041/*         0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.041         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]/D    1
in_clk(R)->in_clk(R)	0.530    */0.041         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.504    */0.041         */0.007         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.041         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	0.482    0.041/*         0.028/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.499    0.041/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.041         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.041         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]/D    1
in_tck_i(R)->in_clk(R)	0.481    0.041/*         0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.041         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.034    */0.041         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[7]/D    1
in_clk(R)->in_clk(R)	0.502    */0.041         */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.041         */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.041         */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.527    */0.041         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.519    */0.041         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.494    0.041/*         0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.519    */0.041         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.041         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.042         */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.042         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.042         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.042         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.042         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.042         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.513    */0.042         */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_tck_i(R)->in_clk(R)	0.479    0.042/*         0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.042         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.042         */0.007         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.042         */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.042         */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.493    */0.042         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.042         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.042         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.022        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.022        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.042         */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.042         */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.042         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.505    */0.042         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.042         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.457    */0.042         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.042         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	0.479    */0.042         */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	0.543    */0.042         */-0.029        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.513    */0.042         */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.042         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.456    */0.042         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.526    */0.042         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.042         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.530    */0.042         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.500    0.042/*         -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.513    */0.042         */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.042         */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.507    0.042/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.518    */0.042         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.042         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.478    0.042/*         0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.042         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/D    1
in_clk(R)->in_clk(R)	0.511    */0.042         */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.042         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]/D    1
in_clk(R)->in_clk(R)	0.518    */0.042         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.042         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.042         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.501    */0.042         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.485    0.042/*         0.032/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.485    0.042/*         0.032/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.485    0.042/*         0.032/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.042         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.495    0.042/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.042         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.042         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.500    */0.042         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.515    */0.042         */-0.005        top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.480    0.042/*         0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.515    0.042/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.527    */0.042         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.042         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.042         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	0.516    */0.042         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	0.505    */0.042         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]/D    1
in_clk(R)->in_clk(R)	0.523    */0.042         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.042         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.042         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.042         */0.007         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.033    */0.043         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[0]/D    1
in_clk(R)->in_clk(R)	0.527    */0.043         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.043         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	0.486    */0.043         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/TI    1
in_tck_i(R)->in_clk(R)	0.480    0.043/*         0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_tck_i(R)->in_clk(R)	0.480    0.043/*         0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.043         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.043         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.043         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.479    0.043/*         0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.467    */0.043         */0.045         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/TI    1
in_clk(R)->in_clk(R)	0.492    */0.043         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.492    */0.043         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.492    */0.043         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.043         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.515    */0.043         */-0.006        top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/D    1
in_clk(R)->in_clk(R)	0.485    0.043/*         0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.043         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.043         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.043         */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg/D    1
in_clk(R)->in_clk(R)	0.523    */0.043         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.528    */0.043         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.043         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.043         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.043         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.043         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.043         */0.007         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.483    0.043/*         0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.033    */0.043         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */0.043         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.043         */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.517    */0.043         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.043         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.043         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.043         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.043         */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.504    */0.043         */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.478    0.043/*         0.013/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.478    0.043/*         0.013/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.043         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/D    1
in_clk(R)->in_clk(R)	0.519    */0.043         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.503    */0.043         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]/D    1
in_clk(R)->in_clk(R)	0.517    */0.043         */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.043         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg/D    1
in_tck_i(R)->in_clk(R)	0.477    0.043/*         0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.503    */0.043         */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.505    */0.043         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.481    */0.043         */0.029         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.043         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_tck_i(R)->in_clk(R)	0.477    0.043/*         0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.043         */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.500    0.043/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.043         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.043         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.043         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	0.481    */0.043         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.043         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/D    1
in_clk(R)->in_clk(R)	0.521    */0.043         */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]/D    1
in_clk(R)->in_clk(R)	0.512    */0.043         */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.481    0.043/*         0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.043         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.472    0.043/*         0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.043         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.032    */0.043         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/D    1
in_tck_i(R)->in_clk(R)	0.495    0.043/*         0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.043         */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.043         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.043         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.516    */0.043         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/D    1
in_clk(R)->in_clk(R)	0.512    */0.044         */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.044         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/D    1
in_clk(R)->in_clk(R)	0.522    0.044/*         -0.017/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.503    */0.044         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.044         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.497    0.044/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.044         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/D    1
in_clk(R)->in_clk(R)	0.502    */0.044         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[1]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.468    */0.044         */0.044         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.032    */0.044         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.527    */0.044         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/D    1
in_clk(R)->in_clk(R)	0.472    0.044/*         0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.472    0.044/*         0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/D    1
in_clk(R)->in_clk(R)	0.517    */0.044         */-0.005        top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.044         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.044         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.044         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.044         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.044         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.533    */0.044         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/D    1
in_clk(R)->in_clk(R)	0.504    */0.044         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.535    */0.044         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.526    */0.044         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.477    */0.044         */0.030         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.044         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.504    */0.044         */0.004         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.044         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.465    */0.044         */0.028         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.044         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.533    */0.044         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.044         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/D    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.044         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.527    */0.044         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.463    */0.044         */0.047         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.032    */0.044         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.512    */0.044         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.044         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.519    */0.044         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.044         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.044         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.519    */0.044         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.500    0.044/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.044         */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/D    1
in_clk(R)->in_clk(R)	0.519    */0.044         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.044         */0.013         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.044         */0.013         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.044         */0.013         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.481    0.044/*         0.035/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.481    0.044/*         0.035/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.481    0.044/*         0.035/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/D    1
in_tck_i(R)->in_clk(R)	0.462    */0.044         */0.050         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	0.462    */0.044         */0.050         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/D    1
in_clk(R)->in_clk(R)	0.532    */0.044         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.497    0.044/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.497    0.044/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.511    */0.044         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.044         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]/D    1
in_clk(R)->in_clk(R)	0.511    */0.044         */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.472    */0.044         */0.038         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.044         */-0.011        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.499    */0.044         */0.013         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.044         */0.013         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.044         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/D    1
in_clk(R)->in_clk(R)	0.519    */0.044         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.044         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.511    */0.044         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.044         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/D    1
in_tck_i(R)->in_clk(R)	0.491    */0.044         */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/D    1
in_clk(R)->in_clk(R)	0.534    */0.044         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/D    1
in_clk(R)->in_clk(R)	0.498    0.044/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/D    1
in_clk(R)->in_clk(R)	0.490    0.044/*         0.024/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.044         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_addr_MSB2_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.044         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.520    */0.044         */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.044         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.044         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/D    1
in_clk(R)->in_clk(R)	0.535    */0.044         */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.533    */0.044         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/D    1
in_clk(R)->in_clk(R)	0.541    */0.044         */-0.027        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.511    */0.045         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.045         */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/D    1
in_clk(R)->in_clk(R)	0.535    */0.045         */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.498    0.045/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/D    1
in_tck_i(R)->in_clk(R)	0.488    0.045/*         0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_tck_i(R)->in_clk(R)	0.488    0.045/*         0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_tck_i(R)->in_clk(R)	0.488    0.045/*         0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.467    */0.045         */0.043         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/TI    1
in_clk(R)->in_clk(R)	0.493    0.045/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/D    1
in_clk(R)->in_clk(R)	0.525    */0.045         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.045         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.513    */0.045         */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.537    */0.045         */-0.034        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.045         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/D    1
in_clk(R)->in_clk(R)	0.511    */0.045         */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/D    1
in_clk(R)->in_clk(R)	0.518    */0.045         */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.533    */0.045         */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.045         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.491    */0.045         */0.024         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/D    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.499    */0.045         */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.532    */0.045         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]/D    1
in_clk(R)->in_clk(R)	0.529    */0.045         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.515    */0.045         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[23]/D    1
in_clk(R)->in_clk(R)	0.462    */0.045         */0.043         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/TI    1
in_clk(R)->in_clk(R)	0.459    0.045/*         0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.468    */0.045         */0.046         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/TI    1
in_clk(R)->in_clk(R)	0.476    0.045/*         0.016/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.494    0.045/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/TI    1
in_tck_i(R)->in_clk(R)	0.526    */0.045         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.515    */0.045         */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.045         */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.045         */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.045         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.486    */0.045         */0.026         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.454    */0.045         */0.052         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.045         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.045         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.502    0.045/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.045         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/D    1
in_clk(R)->in_clk(R)	0.518    */0.045         */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.045         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.501    0.045/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.045         */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.046         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/D    1
in_clk(R)->in_clk(R)	0.476    0.046/*         0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.046         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[1]/D    1
in_clk(R)->in_clk(R)	0.517    */0.046         */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.531    */0.046         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]/D    1
in_clk(R)->in_clk(R)	0.492    0.046/*         0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.046         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.502    0.046/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/D    1
in_clk(R)->in_clk(R)	0.532    */0.046         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]/D    1
in_clk(R)->in_clk(R)	0.515    */0.046         */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/D    1
in_clk(R)->in_clk(R)	0.515    */0.046         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/D    1
in_clk(R)->in_clk(R)	0.502    0.046/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/TI    1
in_clk(R)->in_clk(R)	0.500    */0.046         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[4]    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.046         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/D    1
in_clk(R)->in_clk(R)	0.531    */0.046         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]/D    1
in_clk(R)->in_clk(R)	0.487    0.046/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.487    0.046/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.487    0.046/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.046         */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.489    0.046/*         0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.527    */0.046         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/D    1
in_clk(R)->in_clk(R)	0.535    */0.046         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.046         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.046         */-0.004        top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/D    1
in_clk(R)->in_clk(R)	0.489    0.046/*         0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.525    */0.046         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.046         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.046         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/D    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.046         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_tck_i(R)->in_clk(R)	0.522    */0.046         */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.514    */0.046         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	0.500    0.046/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.046         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.046         */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.494    */0.046         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.046         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/D    1
in_clk(R)->in_clk(R)	0.491    0.046/*         0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.046         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/D    1
in_clk(R)->in_clk(R)	0.527    */0.046         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.518    */0.046         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.514    */0.046         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	0.514    */0.046         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	0.514    */0.046         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.046         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/D    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.481    */0.046         */0.006         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.512    */0.046         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.477    0.046/*         0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/D    1
in_clk(R)->in_clk(R)	0.501    0.046/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/TI    1
in_clk(R)->in_clk(R)	0.501    0.046/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/TI    1
in_clk(R)->in_clk(R)	0.501    0.046/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.046         */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]/D    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.046         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/D    1
in_clk(R)->in_clk(R)	0.508    */0.046         */0.000         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.533    */0.046         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]/D    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.513    0.046/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/D    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.046         */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.046         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.046         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.046         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.531    */0.046         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.491    0.046/*         0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.047         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.047         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.047         */-0.004        top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/D    1
in_clk(R)->in_clk(R)	0.493    */0.047         */0.006         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.524    */0.047         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.500    0.047/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.047         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_tck_i(R)->in_clk(R)	0.486    0.047/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.532    */0.047         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.529    */0.047         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.537    */0.047         */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.528    */0.047         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.492    0.047/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.047         */-0.022        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.047         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.047         */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	0.530    */0.047         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.047         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.047         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.047         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/D    1
in_clk(R)->in_clk(R)	0.494    0.047/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.494    0.047/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.495    0.047/*         0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/TI    1
in_clk(R)->in_clk(R)	0.478    0.047/*         0.013/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.478    0.047/*         0.013/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.047         */0.050         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.469    */0.047         */0.025         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.501    0.047/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.047         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.047         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/D    1
in_clk(R)->in_clk(R)	0.501    0.047/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/TI    1
in_clk(R)->in_clk(R)	0.501    0.047/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.461    */0.047         */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.047         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/D    1
in_clk(R)->in_clk(R)	0.516    */0.047         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.475    */0.047         */0.033         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.489    0.047/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/D    1
in_clk(R)->in_clk(R)	0.523    */0.047         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.047         */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/D    1
in_clk(R)->in_clk(R)	0.501    0.047/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.047         */-0.020        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.047         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.048         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.048         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/D    1
in_clk(R)->in_clk(R)	0.531    */0.048         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]/D    1
in_tck_i(R)->in_clk(R)	0.482    0.048/*         0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_tck_i(R)->in_clk(R)	0.482    0.048/*         0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.048         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]/D    1
in_clk(R)->in_clk(R)	0.513    */0.048         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.048         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.048         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/D    1
in_clk(R)->in_clk(R)	0.501    */0.048         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[1]    1
in_tck_i(R)->in_clk(R)	0.484    0.048/*         0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.491    0.048/*         0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.048         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/D    1
in_tck_i(R)->in_clk(R)	0.461    */0.048         */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.461    */0.048         */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	0.461    */0.048         */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.048         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/D    1
in_clk(R)->in_clk(R)	0.462    */0.048         */0.040         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_tck_i(R)->in_clk(R)	0.484    0.048/*         0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.491    0.048/*         0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.048         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.048         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/D    1
in_clk(R)->in_clk(R)	0.490    0.048/*         0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/TI    1
in_tck_i(R)->in_clk(R)	0.482    0.048/*         0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.048         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/D    1
in_clk(R)->in_clk(R)	0.532    */0.048         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.048         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/D    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.048         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.525    */0.048         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.048         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/D    1
in_clk(R)->in_clk(R)	0.475    */0.048         */0.039         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.048         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.548    */0.048         */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.499    0.048/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.048         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/D    1
in_clk(R)->in_clk(R)	0.542    */0.048         */-0.029        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_tck_i(R)->in_clk(R)	0.481    0.048/*         0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	0.481    0.048/*         0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.048         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.498    0.048/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.048         */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.048         */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.048         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_tck_i(R)->in_clk(R)	0.481    0.048/*         0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.490    0.048/*         0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.048         */0.048         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.048         */0.048         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.510    0.048/*         -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.522    */0.048         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.523    0.049/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/D    1
in_clk(R)->in_clk(R)	0.495    0.049/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.474    */0.049         */0.031         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.049         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/D    1
in_clk(R)->in_clk(R)	0.522    */0.049         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.461    */0.049         */0.047         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.049         */0.047         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.049         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.523    */0.049         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.535    */0.049         */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.049         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/D    1
in_clk(R)->in_clk(R)	0.491    0.049/*         0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.049         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.049         */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	0.498    0.049/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/TI    1
in_clk(R)->in_clk(R)	0.498    0.049/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/TI    1
in_clk(R)->in_clk(R)	0.498    */0.049         */0.010         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.495    0.049/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.509    */0.049         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.049         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[2]    1
in_clk(R)->in_spi_clk_i(R)	0.027    */0.049         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[5]/D    1
in_clk(R)->in_clk(R)	0.505    */0.049         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]/D    1
in_clk(R)->in_clk(R)	0.513    */0.049         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.481    */0.049         */0.027         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.049         */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.049         */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.049         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/D    1
in_clk(R)->in_clk(R)	0.492    0.049/*         0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.490    0.049/*         0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.049         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.525    */0.049         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.513    */0.049         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.490    0.049/*         0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.049         */-0.003        top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/D    1
in_clk(R)->in_clk(R)	0.495    0.049/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.049         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/D    1
in_tck_i(R)->in_clk(R)	0.488    0.049/*         0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.049         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.049         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/D    1
in_clk(R)->in_clk(R)	0.512    */0.049         */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.049         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/D    1
in_clk(R)->in_clk(R)	0.531    */0.049         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	0.496    0.049/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.049         */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/D    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.049         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/D    1
in_clk(R)->in_clk(R)	0.506    */0.049         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	0.477    0.049/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.049         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.495    0.049/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.476    0.049/*         0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.049         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/D    1
in_clk(R)->in_clk(R)	0.477    0.049/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	0.477    0.049/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.049         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.049         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.049         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.049         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	0.511    */0.049         */-0.003        top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.049         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.476    0.049/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.049         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/D    1
in_clk(R)->in_clk(R)	0.485    0.049/*         0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.049         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/D    1
in_clk(R)->in_clk(R)	0.515    */0.049         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.501    0.049/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.049         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.050         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.476    0.050/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.476    0.050/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/D    1
in_clk(R)->in_clk(R)	0.511    */0.050         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	0.513    */0.050         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.050         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.050         */-0.017        top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/TE    1
in_clk(R)->in_clk(R)	0.499    0.050/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.050         */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.513    */0.050         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.050         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.541    */0.050         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[3]    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.050         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.527    */0.050         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.475    0.050/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/D    1
in_clk(R)->in_clk(R)	0.513    */0.050         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.050         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/D    1
in_clk(R)->in_clk(R)	0.525    */0.050         */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.512    */0.050         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.050         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	0.484    0.050/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/TI    1
in_clk(R)->in_clk(R)	0.471    */0.050         */0.037         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.498    0.050/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/TI    1
in_clk(R)->in_clk(R)	0.497    0.050/*         0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.050         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/D    1
in_clk(R)->in_clk(R)	0.513    */0.050         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.050         */-0.003        top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.050         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/D    1
in_clk(R)->in_clk(R)	0.510    */0.050         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.513    */0.050         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.050         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.513    */0.050         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.500    0.050/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	0.471    */0.050         */0.031         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.487    0.050/*         0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.526    */0.050         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.538    0.050/*         -0.023/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.487    0.050/*         0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.050         */0.027         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/D    1
in_clk(R)->in_clk(R)	0.488    0.050/*         0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.050         */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.487    0.050/*         0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.487    0.050/*         0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.464    0.050/*         0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/D    1
in_clk(R)->in_clk(R)	0.528    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/D    1
in_clk(R)->in_clk(R)	0.511    */0.050         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	0.481    */0.050         */0.029         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.050         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]/D    1
in_clk(R)->in_clk(R)	0.528    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/D    1
in_clk(R)->in_clk(R)	0.528    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/D    1
in_clk(R)->in_clk(R)	0.528    */0.050         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.050         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.050         */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.516    */0.050         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.527    */0.050         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/D    1
in_clk(R)->in_clk(R)	0.534    */0.050         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]/D    1
in_clk(R)->in_clk(R)	0.538    */0.051         */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.511    */0.051         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.051         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.508    0.051/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.051         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.051         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.496    0.051/*         0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.499    0.051/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/TI    1
in_tck_i(R)->in_clk(R)	0.489    0.051/*         0.017/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.051         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]/D    1
in_clk(R)->in_clk(R)	0.528    */0.051         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.051         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.051         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	0.482    0.051/*         0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.482    0.051/*         0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.051         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]/D    1
in_clk(R)->in_clk(R)	0.499    */0.051         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.511    */0.051         */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.051         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/D    1
in_clk(R)->in_clk(R)	0.486    0.051/*         0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.512    */0.051         */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.480    */0.051         */0.027         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.497    0.051/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.051         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	0.492    0.051/*         0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.509    */0.051         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.470    */0.051         */0.042         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.051         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.475    0.051/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.051         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.051         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.492    0.051/*         0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.515    */0.051         */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.511    */0.051         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.051         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.522    */0.051         */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.474    0.051/*         0.019/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.475    0.051/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.051         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/D    1
in_clk(R)->in_clk(R)	0.514    */0.051         */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.516    */0.051         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	0.502    0.051/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.484    0.051/*         0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.474    0.051/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	0.474    0.051/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	0.495    0.051/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.518    */0.052         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.052         */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]/D    1
in_clk(R)->in_clk(R)	0.510    */0.052         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.487    0.052/*         0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/TI    1
in_clk(R)->in_clk(R)	0.474    0.052/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.052         */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.052         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]/D    1
in_clk(R)->in_clk(R)	0.518    */0.052         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.052         */0.002         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.511    */0.052         */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.489    0.052/*         0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.052         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.520    */0.052         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.474    0.052/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.052         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.474    0.052/*         0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.052         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.052         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/D    1
in_clk(R)->in_clk(R)	0.511    */0.052         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.531    */0.052         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.052         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/D    1
in_clk(R)->in_clk(R)	0.529    */0.052         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/D    1
in_clk(R)->in_clk(R)	0.516    */0.052         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.052         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.052         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/D    1
in_clk(R)->in_clk(R)	0.473    0.052/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	0.473    0.052/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	0.473    0.052/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	0.473    0.052/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	0.473    0.052/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.052         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]/D    1
in_clk(R)->in_clk(R)	0.498    */0.052         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.488    */0.052         */0.019         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.482    0.052/*         0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.052         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/D    1
in_clk(R)->in_clk(R)	0.473    0.052/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	0.483    0.052/*         0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.052         */-0.012        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.052         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/D    1
in_clk(R)->in_clk(R)	0.513    */0.052         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.052         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.052         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.052         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/D    1
in_clk(R)->in_clk(R)	0.531    */0.052         */-0.023        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.498    0.052/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/TI    1
in_clk(R)->in_clk(R)	0.495    0.052/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.494    0.052/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.494    0.052/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.052         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.497    0.052/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.052         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.520    */0.052         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.500    0.052/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/TI    1
in_clk(R)->in_clk(R)	0.504    0.052/*         0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.052         */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.053         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/D    1
in_clk(R)->in_clk(R)	0.520    */0.053         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.520    */0.053         */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.524    */0.053         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.511    */0.053         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[4]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.053         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/D    1
in_clk(R)->in_clk(R)	0.500    0.053/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.053         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.527    */0.053         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/D    1
in_clk(R)->in_clk(R)	0.500    */0.053         */0.008         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.530    */0.053         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	0.481    */0.053         */0.027         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.053         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.497    0.053/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.499    */0.053         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/D    1
in_clk(R)->in_spi_clk_i(R)	0.026    */0.053         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[4]/D    1
in_clk(R)->in_clk(R)	0.527    */0.053         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/D    1
in_clk(R)->in_clk(R)	0.511    */0.053         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.518    */0.053         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.053         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.053         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.053         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.493    0.053/*         0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.053         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.520    */0.053         */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.467    0.053/*         0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.498    0.053/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.053         */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]/D    1
in_clk(R)->in_clk(R)	0.458    */0.053         */0.034         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.053         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.466    */0.053         */0.046         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.053         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]/D    1
in_clk(R)->in_clk(R)	0.526    */0.053         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.053         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.053         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.053         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.053         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.476    */0.053         */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.053         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.053         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.053         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/D    1
in_clk(R)->in_clk(R)	0.481    */0.053         */0.027         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.053         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.053         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/D    1
in_clk(R)->in_clk(R)	0.527    */0.053         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/D    1
in_clk(R)->in_clk(R)	0.482    */0.053         */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.053         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.053         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]/D    1
in_clk(R)->in_clk(R)	0.530    */0.053         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.054         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.506    */0.054         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.531    */0.054         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]/D    1
in_clk(R)->in_spi_clk_i(R)	0.027    */0.054         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.054         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.054         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	0.492    0.054/*         0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.054         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/D    1
in_clk(R)->in_clk(R)	0.516    */0.054         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.054         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.054         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/D    1
in_tck_i(R)->in_clk(R)	0.503    */0.054         */0.009         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.523    */0.054         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/D    1
in_clk(R)->in_clk(R)	0.526    */0.054         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.054         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.054         */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.522    */0.054         */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.502    */0.054         */0.007         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.509    */0.054         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	0.490    0.054/*         0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.490    0.054/*         0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.490    0.054/*         0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.054         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	0.485    0.054/*         0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.485    0.054/*         0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	0.467    0.054/*         0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	0.467    0.054/*         0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	0.467    0.054/*         0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.521    0.054/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.526    */0.054         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.493    0.054/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/TI    1
in_clk(R)->in_clk(R)	0.505    0.054/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.470    */0.054         */0.028         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.054         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.054         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.054         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.054         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.517    */0.054         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/D    1
in_clk(R)->in_clk(R)	0.514    */0.054         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.525    */0.054         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.503    0.054/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.054         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.509    */0.054         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.054         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.492    0.054/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.522    */0.055         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	0.512    */0.055         */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.489    0.055/*         0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/TI    1
in_clk(R)->in_clk(R)	0.512    */0.055         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.507    */0.055         */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.055         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.531    */0.055         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.055         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/D    1
in_clk(R)->in_clk(R)	0.485    0.055/*         0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/TI    1
in_clk(R)->in_clk(R)	0.488    0.055/*         0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.055         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.526    */0.055         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.055         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.491    0.055/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.521    0.055/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.506    */0.055         */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.521    */0.055         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.529    */0.055         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.501    */0.055         */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.489    0.055/*         0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.055         */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]/D    1
in_clk(R)->in_clk(R)	0.534    */0.055         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]/D    1
in_clk(R)->in_clk(R)	0.519    */0.055         */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.520    */0.055         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.055         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/D    1
in_clk(R)->in_clk(R)	0.505    0.055/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.055         */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.529    */0.055         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.501    */0.055         */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.504    0.055/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.055         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.055         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/D    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.480    0.055/*         0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.055         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.489    0.055/*         0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.055         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.499    0.055/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.055         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.533    */0.055         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]/D    1
in_clk(R)->in_clk(R)	0.520    */0.055         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	0.530    */0.055         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.506    0.055/*         0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/TI    1
in_clk(R)->in_clk(R)	0.506    0.055/*         0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.056         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.483    0.056/*         0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.541    */0.056         */-0.038        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.533    */0.056         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.503    0.056/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.056         */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.498    */0.056         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.518    */0.056         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	0.531    */0.056         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.531    */0.056         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.534    0.056/*         -0.022/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.503    0.056/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.503    0.056/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/TI    1
in_clk(R)->in_clk(R)	0.503    0.056/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/TI    1
in_clk(R)->in_clk(R)	0.503    0.056/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.491    0.056/*         0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.499    0.056/*         0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.056         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]/D    1
in_clk(R)->in_clk(R)	0.488    0.056/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.503    */0.056         */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]/D    1
in_clk(R)->in_clk(R)	0.483    0.056/*         0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.056         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	0.497    0.056/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/D    1
in_tck_i(R)->in_clk(R)	0.506    */0.056         */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_tck_i(R)->in_clk(R)	0.506    */0.056         */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	0.506    */0.056         */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.056         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.516    */0.056         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.524    */0.056         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[2]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.056         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.519    */0.056         */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.529    */0.056         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.496    0.056/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.488    */0.056         */0.024         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.056         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]/D    1
in_clk(R)->in_clk(R)	0.532    */0.056         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.057         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.455    */0.057         */0.037         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.504    0.057/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/TI    1
in_clk(R)->in_clk(R)	0.500    0.057/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.057         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.532    */0.057         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]/D    1
in_clk(R)->in_clk(R)	0.498    0.057/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.057         */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.504    0.057/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.057         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/D    1
in_clk(R)->in_clk(R)	0.528    */0.057         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.530    */0.057         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	0.504    0.057/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/TI    1
in_clk(R)->in_clk(R)	0.504    0.057/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/TI    1
in_clk(R)->in_clk(R)	0.545    */0.057         */-0.031        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.529    */0.057         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.057         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/D    1
in_clk(R)->in_clk(R)	0.502    0.057/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.024        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.504    0.057/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.057         */-0.022        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	0.502    0.057/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.057         */0.032         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.057         */0.032         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.502    0.057/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.057         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.480    */0.057         */0.032         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.502    0.057/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/TE    1
in_tck_i(R)->in_clk(R)	0.505    */0.057         */0.007         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_tck_i(R)->in_clk(R)	0.505    */0.057         */0.007         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	0.505    */0.057         */0.007         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.458    */0.057         */0.056         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.493    0.057/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.057         */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.542    */0.057         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.507    */0.057         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.057         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_tck_i(R)->in_clk(R)	0.508    */0.057         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.499    0.057/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.500    0.057/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.498    0.057/*         0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.537    */0.057         */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.057         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.470    */0.057         */0.039         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.057         */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.057         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.057         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.057         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.480    */0.057         */0.030         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.058         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.505    */0.058         */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.058         */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.497    0.058/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	0.464    */0.058         */0.043         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.058         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.487    0.058/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.058         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.058         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.058         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.504    */0.058         */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/D    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.487    0.058/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.058         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.504    */0.058         */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.496    0.058/*         0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.496    0.058/*         0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.506    0.058/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.058         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.058         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.503    0.058/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/TI    1
in_clk(R)->in_clk(R)	0.503    0.058/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/TI    1
in_clk(R)->in_clk(R)	0.503    0.058/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.058         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.511    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.058         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	0.482    */0.058         */0.029         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/TI    1
in_clk(R)->in_clk(R)	0.493    0.058/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/TI    1
in_clk(R)->in_clk(R)	0.493    0.058/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/TI    1
in_clk(R)->in_clk(R)	0.517    0.058/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    */0.058         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/D    1
in_clk(R)->in_clk(R)	0.487    0.058/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.058         */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.511    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	0.492    0.058/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.058         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.058         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.058         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.508    */0.058         */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.495    */0.058         */0.005         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/D    1
in_tck_i(R)->in_clk(R)	0.505    0.058/*         0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.058         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.503    0.058/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.058         */0.002         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.501    0.058/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/TI    1
in_clk(R)->in_clk(R)	0.501    0.058/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/TI    1
in_clk(R)->in_clk(R)	0.494    0.058/*         0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.058         */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]/D    1
in_tck_i(R)->in_clk(R)	0.529    */0.058         */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.466    */0.058         */0.045         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.058         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.511    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.058         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/TE    1
in_clk(R)->in_clk(R)	0.488    */0.058         */0.018         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.059         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.059         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.059         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.480    0.059/*         0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.059         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.059         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/D    1
in_clk(R)->in_clk(R)	0.511    */0.059         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.059         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/D    1
in_clk(R)->in_clk(R)	0.533    */0.059         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]/D    1
in_clk(R)->in_clk(R)	0.504    */0.059         */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]/D    1
in_clk(R)->in_clk(R)	0.526    */0.059         */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.503    0.059/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.059         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	0.531    */0.059         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]/D    1
in_clk(R)->in_clk(R)	0.511    */0.059         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	0.482    */0.059         */0.026         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.059         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/D    1
in_clk(R)->in_clk(R)	0.509    */0.059         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.059         */-0.012        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.059         */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.519    0.059/*         -0.018/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.516    0.059/*         -0.002/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.486    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.059         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.059         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/D    1
in_clk(R)->in_clk(R)	0.497    0.059/*         0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.523    */0.059         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.461    */0.059         */0.045         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/TI    1
in_clk(R)->in_clk(R)	0.500    0.059/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.059         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.059         */0.002         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.526    */0.059         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.526    */0.059         */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.533    */0.059         */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.486    */0.059         */0.012         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.474    0.059/*         0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.059         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/D    1
in_clk(R)->in_clk(R)	0.511    */0.059         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	0.498    0.059/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.496    0.059/*         0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/TI    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.508    0.059/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.059         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.059         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.059         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.490    */0.059         */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.505    */0.059         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.465    */0.059         */0.042         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.500    0.059/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/TI    1
in_clk(R)->in_clk(R)	0.484    */0.059         */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/D    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.487    0.059/*         0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.500    0.059/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.059         */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.523    */0.059         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.509    */0.059         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.059         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.059         */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.522    */0.059         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[0]    1
in_tck_i(R)->in_clk(R)	0.521    */0.059         */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.497    0.059/*         0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.059         */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.532    */0.059         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]/D    1
in_clk(R)->in_clk(R)	0.495    0.059/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.060         */-0.027        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.514    */0.060         */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.509    */0.060         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.060         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.481    0.060/*         0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.501    0.060/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.060         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.060         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.545    */0.060         */-0.034        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.506    */0.060         */0.002         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.500    */0.060         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[0]    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.060         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/D    1
in_clk(R)->in_clk(R)	0.525    */0.060         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.060         */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	0.533    */0.060         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	0.500    */0.060         */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.509    */0.060         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.060         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.509    */0.060         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	0.491    0.060/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.060         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.541    */0.060         */-0.038        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.535    */0.060         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.505    */0.060         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.521    */0.060         */-0.008        top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.060         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.535    */0.060         */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.060         */-0.006        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.494    */0.060         */0.004         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.540    */0.060         */-0.037        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[8]    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.060         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/D    1
in_clk(R)->in_clk(R)	0.516    */0.060         */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]/D    1
in_clk(R)->in_clk(R)	0.491    0.060/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.060         */-0.017        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(F)->in_clk(F)	20.425   */0.060         */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.499    */0.060         */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.499    */0.060         */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.533    */0.060         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]/D    1
in_clk(R)->in_clk(R)	0.521    */0.060         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.060         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.060         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.533    */0.061         */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.525    */0.061         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/D    1
in_clk(R)->in_clk(R)	0.500    */0.061         */0.008         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.061         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.523    */0.061         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.521    */0.061         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	0.491    0.061/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.061         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.061         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/D    1
in_clk(R)->in_clk(R)	0.521    */0.061         */-0.013        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.494    */0.061         */0.005         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.496    0.061/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.061         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.061         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.521    */0.061         */-0.013        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.061/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.061         */-0.013        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.061         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[4]    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.061/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.061         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]/D    1
in_clk(R)->in_clk(R)	0.504    */0.061         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.504    */0.061         */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.504    */0.061         */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/D    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.061/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.061         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/D    1
in_clk(R)->in_clk(R)	0.521    */0.061         */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.533    */0.061         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.521    */0.061         */-0.013        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.061         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[6]    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.061         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/D    1
in_clk(R)->in_clk(R)	0.480    0.061/*         0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.061         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.061         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]/D    1
in_clk(R)->in_clk(R)	0.527    */0.061         */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/D    1
in_clk(R)->in_clk(R)	0.516    */0.061         */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/D    1
in_clk(R)->in_clk(R)	0.473    */0.061         */0.039         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.061         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]/D    1
in_clk(R)->in_clk(R)	0.501    */0.061         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.061         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.502    0.061/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.061         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.061         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.061         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.061         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/TE    1
in_clk(R)->in_tck_i(R)	0.029    */0.062         */-0.021        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg/D    1
in_clk(R)->in_clk(R)	0.516    */0.062         */-0.013        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.519    */0.062         */-0.007        top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.518    */0.062         */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/D    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.062/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	0.465    0.062/*         0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	0.465    0.062/*         0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.062         */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.533    */0.062         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]/D    1
in_clk(R)->in_clk(R)	0.496    */0.062         */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.519    */0.062         */-0.007        top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.542    */0.062         */-0.028        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.465    0.062/*         0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.500    */0.062         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.062         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.062         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.062         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.512    */0.062         */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	0.523    */0.062         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.482    */0.062         */0.014         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.491    0.062/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.491    0.062/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.062         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.062         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/D    1
in_clk(R)->in_clk(R)	0.510    */0.062         */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/D    1
in_clk(R)->in_clk(R)	0.500    */0.062         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	0.496    0.062/*         0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.491    0.062/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.062         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/TE    1
in_clk(R)->in_clk(R)	0.489    0.062/*         0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.062         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.469    */0.062         */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.062         */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.490    0.062/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.494    0.062/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.507    */0.062         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.500    */0.062         */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.062         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.062         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]/D    1
in_clk(R)->in_clk(R)	0.492    0.062/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.062         */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.062         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/D    1
in_clk(R)->in_clk(R)	0.507    */0.062         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.062         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.062         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.062         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.484    */0.062         */0.014         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.062/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.062         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.506    */0.062         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	0.480    0.062/*         0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.062         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/D    1
in_clk(R)->in_clk(R)	0.500    */0.063         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[5]    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.063/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.063         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/D    1
in_clk(R)->in_clk(R)	0.517    */0.063         */-0.004        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.473    0.063/*         0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.063         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.063         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.063         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.506    */0.063         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.063         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/D    1
in_clk(R)->in_clk(R)	0.527    */0.063         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.534    */0.063         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	0.467    */0.063         */0.046         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.504    0.063/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.001   0.063/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.493    0.063/*         0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.512    0.063/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.531    */0.063         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.504    0.063/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	0.491    0.063/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.505    */0.063         */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.501    0.063/*         0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.063         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]/D    1
in_clk(R)->in_clk(R)	0.491    0.063/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.490    0.063/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.490    0.063/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.063         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/D    1
in_clk(R)->in_clk(R)	0.500    0.063/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/TI    1
in_clk(R)->in_clk(R)	0.491    0.063/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.491    0.063/*         0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.063         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	0.498    */0.063         */0.016         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.063         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.517    */0.063         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	0.523    0.063/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.501    0.064/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/TI    1
in_clk(R)->in_clk(R)	0.488    0.064/*         0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.064         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	0.517    */0.064         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	0.485    0.064/*         0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.064/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.064         */0.037         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.501    0.064/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/TI    1
in_clk(R)->in_clk(R)	0.488    0.064/*         0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.064         */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/D    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.064/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.490    0.064/*         0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.490    0.064/*         0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.064         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/D    1
in_clk(R)->in_clk(R)	0.507    */0.064         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.509    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.064         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.490    0.064/*         0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.064         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]/D    1
in_clk(R)->in_clk(R)	0.518    */0.064         */-0.012        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.064         */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.000    0.064/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.064         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.509    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.064         */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.064/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/TI    1
in_clk(R)->in_clk(R)	0.490    0.064/*         0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.064         */-0.003        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.064         */-0.012        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/D    1
in_clk(R)->in_clk(R)	0.533    */0.064         */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.064         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.064         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	-0.001   0.064/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.500    0.064/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.499    0.064/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.064         */0.044         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.064         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/D    1
in_clk(R)->in_clk(R)	0.509    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.064         */-0.011        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.490    0.064/*         0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.064         */-0.012        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.064         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/D    1
in_clk(R)->in_clk(R)	0.492    0.064/*         0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.064         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/D    1
in_spi_clk_i(R)->in_clk(R)	0.529    */0.064         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.528    */0.064         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.480    */0.064         */0.028         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.499    0.064/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/TI    1
in_clk(R)->in_clk(R)	0.544    */0.064         */-0.033        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.522    */0.064         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/D    1
in_clk(R)->in_clk(R)	0.502    0.064/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.064         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.064         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/D    1
in_clk(R)->in_clk(R)	0.509    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.064         */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.064         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	-0.001   0.064/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.064/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.064         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.064/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.064         */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/TI    1
in_clk(R)->in_clk(R)	0.492    0.065/*         0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.065         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.533    */0.065         */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.065         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.501    0.065/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.065         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.500    */0.065         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.480    0.065/*         0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.065         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.065         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	0.512    0.065/*         0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.512    0.065/*         0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.065/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.543    */0.065         */-0.033        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[5]    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.065         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.065         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.065/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.471    0.065/*         0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.065/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.065         */0.028         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/TI    1
in_tck_i(R)->in_tck_i(R)	0.000    0.065/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/TI    1
in_tck_i(R)->in_tck_i(R)	0.000    0.065/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.500    0.065/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.065         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.065         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/TI    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.065         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/TE    1
in_clk(R)->in_clk(R)	0.498    0.065/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/TI    1
in_clk(R)->in_clk(R)	0.536    */0.065         */-0.033        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.065/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.065         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/D    1
in_clk(R)->in_clk(R)	0.499    */0.065         */0.009         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.065         */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.065/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.001   0.065/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.065/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.501    0.065/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/TI    1
in_clk(R)->in_clk(R)	0.501    0.065/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.065/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.065         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/TI    1
in_tck_i(R)->in_tck_i(R)	0.000    0.065/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/TI    1
in_clk(R)->in_clk(R)	0.500    0.065/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.065/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.483    */0.066         */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/TI    1
in_clk(R)->in_clk(R)	0.496    0.066/*         0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.538    */0.066         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[6]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.066/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.066/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.498    0.066/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    0.066/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.066         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.066         */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.066         */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.066/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.066/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.547    */0.066         */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.467    */0.066         */0.045         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    0.066/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.066/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.066         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/TE    1
in_clk(R)->in_clk(R)	0.543    */0.066         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    0.066/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.066         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]/D    1
in_clk(R)->in_clk(R)	0.477    0.066/*         0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.487    */0.066         */0.029         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.066/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.066         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.000    0.066/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.482    0.066/*         0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/TI    1
in_clk(R)->in_clk(R)	0.541    */0.066         */-0.028        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.498    0.066/*         0.016/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    0.066/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/TI    1
in_clk(R)->in_clk(R)	0.483    0.066/*         0.034/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.066/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    0.066/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    0.066/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.066         */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_cg_cell_clk_en_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/D    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.066/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.066/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.010   0.066/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/TI    1
in_clk(R)->in_clk(R)	0.495    0.066/*         0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    0.066/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.000   0.066/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    0.066/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.066         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.066/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.066/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.490    */0.067         */0.025         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.474    */0.067         */0.027         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.067/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.067/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/TI    1
in_clk(R)->in_clk(R)	0.490    */0.067         */0.009         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    0.067/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    0.067/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.067/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.067         */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    0.067/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.067         */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    0.067/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.067         */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.067         */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.463    */0.067         */0.038         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.490    */0.067         */0.009         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/D    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.067         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.501    0.067/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    0.067/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.067         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.499    0.067/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/TI    1
in_clk(R)->in_clk(R)	0.498    0.067/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.498    0.067/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.067         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.485    0.067/*         0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    0.067/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.489    0.067/*         0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.485    0.067/*         0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.499    0.067/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/TI    1
in_clk(R)->in_clk(R)	0.499    0.067/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.000   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.500    0.067/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.067         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]/D    1
in_clk(R)->in_clk(R)	0.499    0.067/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	0.499    0.067/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.067         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.501    0.067/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.492    */0.067         */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.067/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.067         */-0.004        top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/D    1
in_clk(R)->in_clk(R)	0.497    0.067/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.520    */0.067         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[1]    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.067/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.067         */-0.004        top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.464    0.067/*         0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.464    0.067/*         0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.067         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/D    1
in_clk(R)->in_clk(R)	0.486    0.068/*         0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.464    0.068/*         0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.068/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.068         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.487    */0.068         */0.030         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/TI    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.068         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    */0.068         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[6]    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.068/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.467    */0.068         */0.031         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.068         */-0.005        top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    0.068/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/latched_full_s_reg/D    1
in_clk(R)->in_clk(R)	0.508    */0.068         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.524    */0.068         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/D    1
in_clk(R)->in_clk(R)	0.518    */0.068         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]/D    1
in_clk(R)->in_clk(R)	0.497    */0.068         */0.010         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.068/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.068         */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/D    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.068         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/D    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.068         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    0.068/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.068         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.068         */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.528    */0.068         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]/D    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.068         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/D    1
in_clk(R)->in_clk(R)	0.485    0.068/*         0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.068/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.068         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.514    */0.068         */-0.011        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[1]    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.068/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.068         */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.068/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.068/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	-0.001   0.068/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.068/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.068/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.068/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.068/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.506    0.068/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    0.068/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.505    0.068/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.068         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.068/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.068/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.468    */0.068         */0.044         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.068         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.463    0.068/*         0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.502    */0.068         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.515    */0.068         */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.068         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.068/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/TI    1
in_clk(R)->in_clk(R)	0.488    0.068/*         0.024/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.068         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/D    1
in_clk(R)->in_clk(R)	0.532    */0.068         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.068         */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/D    1
in_clk(R)->in_clk(R)	0.533    */0.068         */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]/D    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.069/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.069         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]/D    1
in_clk(R)->in_clk(R)	0.484    */0.069         */0.027         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.069/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.069         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]/D    1
in_clk(R)->in_clk(R)	0.461    */0.069         */0.040         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.069/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.069         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]/D    1
in_clk(R)->in_clk(R)	0.525    */0.069         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.491    0.069/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.491    0.069/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.069/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.069         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	0.506    0.069/*         0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.506    0.069/*         0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.533    */0.069         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]/D    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.069/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.069/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.487    0.069/*         0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.069         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.069         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	0.483    */0.069         */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.069/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.496    0.069/*         0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.069         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.069         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.069/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.069/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.069/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.506    0.069/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.499    */0.069         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    0.069/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.069         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.069         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.069/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.506    0.069/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.527    */0.069         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]/D    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.069/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.069         */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    0.069/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.069/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.069         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/D    1
in_clk(R)->in_clk(R)	0.514    */0.069         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.499    */0.069         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.530    */0.069         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.473    */0.069         */0.039         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.069         */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/D    1
in_clk(R)->in_clk(R)	0.505    0.069/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.505    0.069/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.514    */0.069         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.514    */0.069         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.518    */0.069         */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.473    */0.070         */0.039         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.473    */0.070         */0.039         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.070/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.070         */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.491    */0.070         */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    0.070/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    */0.070         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/D    1
in_clk(R)->in_clk(R)	0.514    */0.070         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.514    */0.070         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.514    */0.070         */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.484    0.070/*         0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.070         */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.495    0.070/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.070         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.478    */0.070         */0.035         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.070         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/D    1
in_clk(R)->in_clk(R)	0.505    0.070/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_tck_i(R)	0.020    0.070/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.504    */0.070         */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]/D    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.070/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.070         */0.048         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/TI    1
in_clk(R)->in_clk(R)	0.505    0.070/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.466    */0.070         */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.070         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.070         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.529    */0.070         */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.466    */0.070         */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.505    0.070/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.505    0.070/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.505    0.070/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.493    0.070/*         0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.070/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.070         */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.505    0.070/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.505    0.070/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.526    */0.070         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.070         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.070         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.529    */0.070         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.070/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.070/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.070         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.070         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.070         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/D    1
in_clk(R)->in_clk(R)	0.532    */0.070         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.070         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]/D    1
in_clk(R)->in_clk(R)	0.535    */0.070         */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.534    */0.070         */-0.015        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.530    */0.070         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.070         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.525    */0.070         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/D    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.070/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.499    */0.070         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/D    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.071/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.546    */0.071         */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[8]    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.071         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/D    1
in_clk(R)->in_clk(R)	0.499    */0.071         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.510    */0.071         */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/D    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.071/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.071/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.501    */0.071         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.071         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.071         */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	0.528    */0.071         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.479    */0.071         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.071         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.481    0.071/*         0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.017    */0.071         */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.071/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.501    */0.071         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.071/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.071         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.071         */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.510    */0.071         */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.071         */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.071         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.534    */0.071         */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.071         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]/D    1
in_clk(R)->in_clk(R)	0.501    */0.071         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.071         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]/D    1
in_clk(R)->in_clk(R)	0.501    0.071/*         0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.071         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[1]    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.071         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[0]/D    1
in_clk(R)->in_clk(R)	0.500    0.071/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.071         */-0.015        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.495    0.071/*         0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.071         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.071         */-0.015        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.071/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.071/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.071/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.071         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.528    */0.071         */-0.016        top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/TE    1
in_clk(R)->in_clk(R)	0.531    */0.072         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]/D    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.072         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/D    1
in_clk(R)->in_clk(R)	0.523    */0.072         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.072         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.072         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/D    1
in_clk(R)->in_clk(R)	0.477    0.072/*         0.035/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.477    0.072/*         0.035/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.072/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.072         */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.072/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.502    */0.072         */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]/D    1
in_clk(R)->in_clk(R)	0.523    */0.072         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.508    0.072/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.072         */0.027         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.072         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.072/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.072         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.072         */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   0.072/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.072         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.072         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.509    */0.072         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/TE    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.072         */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.464    */0.072         */-0.027        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.545    */0.072         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.472    */0.072         */0.041         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/TI    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.072         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/TE    1
in_clk(R)->in_clk(R)	0.542    */0.072         */-0.028        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.072         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.072         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/D    1
in_clk(R)->in_clk(R)	0.487    0.072/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.072/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[13]/D    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.469    */0.072         */-0.025        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.464    */0.072         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.072         */-0.015        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.072         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]/D    1
in_clk(R)->in_clk(R)	0.500    0.072/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.072         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/D    1
in_clk(R)->in_clk(R)	0.532    */0.072         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]/D    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.072/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.501    */0.072         */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.072/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/TI    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.072         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/D    1
in_clk(R)->in_clk(R)	0.510    */0.072         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.073         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.500    0.073/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.073         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.501    */0.073         */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.500    0.073/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.073         */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.073         */-0.025        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.528    */0.073         */-0.016        top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/D    1
in_clk(R)->in_clk(R)	0.501    */0.073         */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.014    */0.073         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.517    */0.073         */-0.004        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.509    */0.073         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.073/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.500    0.073/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.500    0.073/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.500    0.073/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.500    0.073/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.500    0.073/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.500    0.073/*         0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.497    0.073/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.073         */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.547    */0.073         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.480    0.073/*         0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.489    */0.073         */0.005         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.073/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.073         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/D    1
in_clk(R)->in_clk(R)	0.508    */0.073         */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.073         */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.073         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.073         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.073         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	0.496    */0.073         */0.012         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.073         */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.073         */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/D    1
in_clk(R)->in_clk(R)	0.506    */0.073         */-0.008        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.073         */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.073/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/TI    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.073         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]/D    1
in_clk(R)->in_tck_i(R)	0.019    0.073/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[23]/D    1
in_clk(R)->in_clk(R)	0.501    0.073/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.073         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.073         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/D    1
in_clk(R)->in_clk(R)	0.506    */0.073         */-0.007        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.073         */-0.007        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.073         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.073         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.073         */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.506    */0.073         */-0.007        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.073         */-0.007        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.073         */-0.007        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.073         */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.073         */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.502    */0.073         */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.506    */0.073         */-0.007        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.073         */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.073         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.539    */0.073         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.527    */0.074         */-0.015        top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/D    1
in_clk(R)->in_clk(R)	0.508    */0.074         */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.074         */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.074/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.028    */0.074         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[11]/D    1
in_clk(R)->in_clk(R)	0.506    */0.074         */-0.008        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.074         */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.528    */0.074         */-0.015        top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/D    1
in_clk(R)->in_tck_i(R)	0.016    0.074/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.074/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.074         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[8]/D    1
in_clk(R)->in_clk(R)	0.468    */0.074         */0.037         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.468    */0.074         */0.037         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/TI    1
in_clk(R)->in_tck_i(R)	0.017    0.074/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.508    */0.074         */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.507    */0.074         */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.499    */0.074         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.074/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.074         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.074         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.074         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.074/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/D    1
in_clk(R)->in_clk(R)	0.499    */0.074         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.074/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.482    */0.074         */0.026         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.074         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.074         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/D    1
in_tck_i(R)->in_clk(R)	0.484    0.074/*         0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	0.484    0.074/*         0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	0.484    0.074/*         0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.074/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[9]/D    1
in_clk(R)->in_tck_i(R)	0.017    0.074/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.012    */0.074         */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/D    1
in_clk(R)->in_clk(R)	0.531    */0.074         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]/D    1
in_clk(R)->in_clk(R)	0.524    */0.074         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.528    */0.074         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]/D    1
in_clk(R)->in_clk(R)	0.532    */0.074         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]/D    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.074/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.074         */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.074/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.074/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.505    */0.074         */-0.007        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.535    */0.074         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.511    0.074/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.511    0.074/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.511    0.074/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.074/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.506    0.074/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/TI    1
in_clk(R)->in_clk(R)	0.499    0.074/*         0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.074         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.074/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.074         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[11]/D    1
in_clk(R)->in_clk(R)	0.526    */0.074         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.074         */-0.008        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.074         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.499    0.074/*         0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.074         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.074/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[8]/D    1
in_clk(R)->in_clk(R)	0.527    */0.074         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.074         */0.001         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.529    */0.074         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.535    */0.074         */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	0.506    0.074/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.074         */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.074/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.074         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.013    0.074/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.075         */-0.015        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.075         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.075/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.528    */0.075         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/D    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.075         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.075         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    0.075/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[12]/D    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.075/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.075/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.075/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/TE    1
in_tck_i(R)->in_tck_i(R)	0.012    */0.075         */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.075/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.075/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[5]/D    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.075         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/D    1
in_clk(R)->in_clk(R)	0.530    */0.075         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]/D    1
in_clk(R)->in_clk(R)	0.508    */0.075         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.508    */0.075         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.525    */0.075         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_tck_i(R)->in_tck_i(R)	0.020    0.075/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.533    */0.075         */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.482    */0.075         */0.026         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.075         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.075         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.505    0.075/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.075         */-0.015        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.075/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.509    */0.075         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.075/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.075         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.075         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.529    */0.075         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.529    */0.075         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.019    0.075/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.516    */0.075         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[4]    1
in_tck_i(R)->in_tck_i(R)	0.011    */0.075         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.501    0.075/*         0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.075         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	0.505    0.075/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.075         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/D    1
in_clk(R)->in_clk(R)	0.533    */0.075         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]/D    1
in_clk(R)->in_tck_i(R)	0.016    0.075/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[15]/D    1
in_clk(R)->in_clk(R)	0.529    */0.075         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.075/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/D    1
in_clk(R)->in_clk(R)	0.446    0.075/*         -0.019/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.075/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.075         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.530    */0.075         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.075/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.075         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.507    */0.075         */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.075/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[12]/D    1
in_clk(R)->in_clk(R)	0.529    */0.075         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.075         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.505    0.075/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    0.075/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.075/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[11]/D    1
in_clk(R)->in_clk(R)	0.534    */0.075         */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.519    */0.075         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.076         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.076         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/data_out_shift_reg_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.076         */-0.015        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]/D    1
in_clk(R)->in_tck_i(R)	0.016    0.076/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[17]/D    1
in_clk(R)->in_clk(R)	0.532    */0.076         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]/D    1
in_clk(R)->in_clk(R)	0.503    */0.076         */0.005         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_tck_i(R)	0.019    0.076/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.497    */0.076         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.076         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.076/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.076         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[6]    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.076         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.076/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[18]/D    1
in_clk(R)->in_clk(R)	0.497    */0.076         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.076         */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.502    0.076/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.076         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/D    1
in_clk(R)->in_clk(R)	0.528    */0.076         */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.020    0.076/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[24]/D    1
in_tck_i(R)->in_clk(R)	0.496    0.076/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	0.496    0.076/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.076/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    0.076/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.523    */0.076         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/D    1
in_tck_i(R)->in_clk(R)	0.496    0.076/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   */0.076         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.076/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.534    */0.076         */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[7]    1
in_tck_i(R)->in_tck_i(R)	0.013    0.076/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.502    0.076/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.013    0.076/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.076/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.076         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.076/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/TI    1
in_tck_i(R)->in_clk(R)	0.514    */0.076         */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.505    0.076/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.076         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.076/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.076/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.505    0.076/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.076/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/TI    1
in_tck_i(R)->in_clk(R)	0.499    0.076/*         0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.499    0.076/*         0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.076         */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[4]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.076/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.076         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.076/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.076         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.076         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[3]/D    1
in_tck_i(R)->in_clk(R)	0.499    0.076/*         0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.076         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.501    */0.076         */0.005         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.505    0.076/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.505    0.076/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/TI    1
in_clk(F)->in_clk(F)	20.394   */0.076         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.519    */0.077         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.077         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.077         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.077/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.504    0.077/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.504    0.077/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.504    0.077/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/TI    1
in_clk(R)->in_tck_i(R)	0.019    0.077/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.077         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    0.077/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.077         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.511    */0.077         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.077         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.077/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.077         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.018    0.077/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.532    */0.077         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]/D    1
in_clk(R)->in_clk(R)	0.536    */0.077         */-0.027        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_spi_clk_i(R)	0.023    */0.077         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[6]/D    1
in_clk(R)->in_clk(R)	0.506    */0.077         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    0.077/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.504    0.077/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.504    0.077/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    0.077/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.077/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.077/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.077/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.017   0.077/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[13]/D    1
in_clk(R)->in_clk(R)	0.507    */0.077         */0.001         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.077/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.019    0.077/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.532    */0.077         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.077         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.506    */0.077         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	0.503    0.077/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.503    0.077/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    0.077/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.077/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.541    */0.077         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[4]    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   0.077/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[26]/D    1
in_clk(R)->in_clk(R)	0.480    0.077/*         0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    0.077/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.035    */0.077         */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_done_reg_reg/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.077/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.077         */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.077         */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.503    0.077/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    0.077/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.077         */-0.010        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/TE    1
in_clk(R)->in_clk(R)	0.526    */0.077         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/D    1
in_clk(R)->in_clk(R)	0.526    */0.077         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.077/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.491    0.077/*         0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.015   */0.077         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[5]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   */0.078         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    0.078/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[9]/D    1
in_clk(R)->in_clk(R)	0.491    0.078/*         0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    0.078/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[14]/D    1
in_clk(R)->in_clk(R)	0.547    */0.078         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.528    */0.078         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.078         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.078         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.078         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.078         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.005   0.078/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.078         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]/D    1
in_clk(R)->in_clk(R)	0.506    */0.078         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.078         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.483    */0.078         */0.028         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.078         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[16]/D    1
in_clk(R)->in_tck_i(R)	0.018    0.078/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[27]/D    1
in_clk(R)->in_clk(R)	0.499    0.078/*         0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.496    */0.078         */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.533    */0.078         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]/D    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.078/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    0.078/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[2]/D    1
in_clk(R)->in_clk(R)	0.530    */0.078         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.078/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[9]/D    1
in_clk(R)->in_clk(R)	0.527    */0.078         */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    0.078/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[1]/D    1
in_clk(R)->in_clk(R)	0.531    */0.078         */-0.024        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.466    */0.078         */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.078         */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.499    0.078/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.078/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[12]/D    1
in_clk(R)->in_clk(R)	0.500    0.078/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.078         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.500    0.078/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    0.078/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.078/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[3]/D    1
in_clk(R)->in_clk(R)	0.528    */0.078         */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.028    */0.078         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[32]/D    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/TE    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.015   */0.078         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    0.078/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.078         */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.078         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.518    */0.078         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.078         */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.513    */0.078         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.483    0.078/*         0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.503    */0.078         */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.011    0.078/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]/D    1
in_clk(R)->in_clk(R)	0.465    */0.078         */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.078         */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.028   */0.078         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[3]/D    1
in_clk(R)->in_clk(R)	0.480    */0.079         */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.079         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    0.079/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.481    0.079/*         0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   0.079/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.079/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	0.012    0.079/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/D    1
in_clk(R)->in_clk(R)	0.516    */0.079         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.529    */0.079         */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.480    */0.079         */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.079         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/D    1
in_clk(R)->in_clk(R)	0.527    */0.079         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    0.079/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.079         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.533    */0.079         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    0.079/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.079         */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/D    1
in_clk(R)->in_clk(R)	0.471    0.079/*         0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.079         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]/D    1
in_clk(R)->in_clk(R)	0.526    */0.079         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/CSN    1
in_tck_i(R)->in_tck_i(R)	0.014    0.079/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.079         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/D    1
in_clk(R)->in_clk(R)	0.531    */0.079         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.079         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.079         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.079         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]/D    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.079         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.019    0.079/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[29]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   0.079/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[14]/D    1
in_clk(R)->in_clk(R)	0.465    */0.079         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.079         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]/D    1
in_clk(R)->in_clk(R)	0.501    0.079/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.079         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.079         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.079         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.079         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.079         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.473    */0.079         */0.040         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.079/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.079         */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.526    */0.079         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.079         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.079         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_tck_i(R)	0.018    0.079/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[31]/D    1
in_clk(R)->in_clk(R)	0.534    */0.079         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.465    */0.079         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.079         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.079         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.079         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.079         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.079         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.079/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.079         */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.010    */0.079         */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/D    1
in_clk(R)->in_clk(R)	0.526    */0.079         */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.499    0.079/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.079         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.079         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.465    */0.079         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.079         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.079         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[5]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.027   */0.079         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.012    0.079/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.079         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.017   0.080/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[25]/D    1
in_clk(R)->in_clk(R)	0.505    */0.080         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.505    */0.080         */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.528    */0.080         */-0.023        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.080         */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.492    0.080/*         0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.453    */0.080         */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/TI    1
in_tck_i(F)->in_tck_i(F)	50.016   0.080/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/D    1
in_clk(R)->in_clk(R)	0.484    0.080/*         0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.080         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.465    */0.080         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	0.501    0.080/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.501    0.080/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.531    */0.080         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.080         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.526    */0.080         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.080         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.516    */0.080         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    0.080/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[15]/D    1
in_clk(R)->in_clk(R)	0.531    */0.080         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.080         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[3]/D    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.080         */0.006         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   0.080/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[22]/D    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    0.080/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.014    0.080/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[31]/D    1
in_clk(R)->in_clk(R)	0.532    */0.080         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    0.080/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[28]/D    1
in_clk(R)->in_clk(R)	0.516    */0.080         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.080         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.080/*         0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.080         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.080         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.080         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.080         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.080         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.080         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[1]/D    1
in_clk(R)->in_clk(R)	0.499    */0.080         */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   0.080/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[24]/D    1
in_clk(R)->in_clk(R)	0.524    */0.080         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/CSN    1
in_tck_i(R)->in_tck_i(R)	0.014    0.080/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]/D    1
in_clk(R)->in_clk(R)	0.516    */0.080         */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.080         */-0.006        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_tck_i(R)->in_tck_i(R)	0.013    0.080/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]/D    1
in_clk(R)->in_clk(R)	0.531    */0.080         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.080         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.527    */0.080         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.080         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/CSN    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.027   */0.080         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.028    */0.080         */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[18]/D    1
in_clk(R)->in_clk(R)	0.531    */0.080         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.080         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.469    */0.080         */0.038         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.080         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.080         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.080         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.080         */-0.006        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.493    0.080/*         0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	0.464    */0.080         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.464    */0.080         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    0.080/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    0.080/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[30]/D    1
in_clk(R)->in_clk(R)	0.500    0.081/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.028    */0.081         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.081/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[15]/D    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.081         */-0.021        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.081         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.081/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[28]/D    1
in_clk(R)->in_clk(R)	0.532    */0.081         */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_tck_i(F)->in_tck_i(F)	50.024   */0.081         */-0.011        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.081/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.496    */0.081         */0.013         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.526    */0.081         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.473    */0.081         */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.013    */0.081         */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/D    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.081         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.081/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[7]/D    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    0.081/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.027    */0.081         */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[11]/D    1
in_clk(R)->in_clk(R)	0.485    */0.081         */0.027         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.027   */0.081         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.027    */0.081         */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[25]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.019   0.081/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.081/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]/D    1
in_clk(R)->in_clk(R)	0.526    */0.081         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    0.081/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[5]/D    1
in_clk(R)->in_clk(R)	0.500    0.081/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/TI    1
in_clk(R)->in_clk(R)	0.492    0.081/*         0.020/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.468    */0.081         */0.042         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.081         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[2]/D    1
in_tck_i(F)->in_tck_i(F)	50.025   */0.081         */-0.012        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.081         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[4]/D    1
in_clk(R)->in_clk(R)	0.526    */0.081         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.500    0.081/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/TI    1
in_clk(R)->in_clk(R)	0.499    0.081/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/TI    1
in_clk(R)->in_clk(R)	0.500    0.081/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/TI    1
in_clk(R)->in_clk(R)	0.500    0.081/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.010    0.081/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.500    0.081/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.081         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.081         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.081         */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[6]    1
in_tck_i(R)->in_tck_i(R)	0.028    */0.081         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[0]/D    1
in_clk(R)->in_clk(R)	0.502    0.081/*         0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.027    */0.081         */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[17]/D    1
in_clk(R)->in_clk(R)	0.521    */0.081         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[4]    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.081         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[4]/D    1
in_clk(R)->in_clk(R)	0.545    */0.081         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[5]    1
in_tck_i(R)->in_tck_i(R)	0.017    0.081/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[3]/D    1
in_clk(R)->in_clk(R)	0.520    */0.081         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[2]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.017    0.081/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.081/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]/D    1
in_clk(R)->in_clk(R)	0.500    0.081/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.081         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/D    1
in_tck_i(R)->in_tck_i(R)	0.014    0.081/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]/D    1
in_clk(R)->in_clk(R)	0.533    */0.081         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.498    */0.081         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.081         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.081/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[14]/D    1
in_clk(R)->in_clk(R)	0.510    */0.081         */0.002         top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/TE    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.015   */0.081         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.474    */0.081         */0.027         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.081         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/D    1
in_clk(R)->in_clk(R)	0.519    */0.081         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.081/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.009    */0.081         */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/D    1
in_clk(R)->in_clk(R)	0.526    */0.081         */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.519    */0.081         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/D    1
in_clk(R)->in_clk(R)	0.525    */0.081         */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.028    */0.082         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.519    */0.082         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/D    1
in_clk(R)->in_clk(R)	0.519    */0.082         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/D    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.082         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[13]/D    1
in_clk(R)->in_clk(R)	0.468    0.082/*         0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.008   0.082/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.082         */0.005         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.082         */0.005         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.082         */0.005         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.082         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/D    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.082/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.012    0.082/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.027    */0.082         */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[16]/D    1
in_clk(R)->in_clk(R)	0.511    */0.082         */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.498    0.082/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.082         */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/D    1
in_clk(R)->in_clk(R)	0.524    */0.082         */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.082         */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.478    0.082/*         0.020/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.028   */0.082         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.027    */0.082         */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[7]/D    1
in_clk(R)->in_clk(R)	0.523    */0.082         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/CSN    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.018   0.082/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[7]/D    1
in_clk(R)->in_clk(R)	0.498    0.082/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.018   0.082/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.082         */-0.015        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.018   0.082/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[4]/D    1
in_clk(R)->in_clk(R)	0.487    0.082/*         0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    0.082/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]/D    1
in_clk(R)->in_clk(R)	0.513    */0.082         */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.082         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.028    */0.082         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[6]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   0.082/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[19]/D    1
in_clk(R)->in_clk(R)	0.498    0.082/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	0.498    0.082/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.082         */0.003         top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.082         */0.003         top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    0.082/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.082/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.082         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.011    */0.082         */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/D    1
in_clk(R)->in_clk(R)	0.521    */0.082         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.082         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[8]/D    1
in_clk(R)->in_clk(R)	0.524    */0.082         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.082         */-0.006        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    0.082/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    0.082/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.015    0.082/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]/D    1
in_clk(R)->in_clk(R)	0.522    */0.082         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	0.497    0.082/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.082         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.005   0.082/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.082         */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/D    1
in_clk(R)->in_clk(R)	0.524    */0.082         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.082         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.535    */0.082         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    0.082/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.082/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    0.082/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.082/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[6]/D    1
in_clk(R)->in_clk(R)	0.500    */0.083         */-0.006        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    0.083/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.083         */-0.011        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.083/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]/D    1
in_clk(R)->in_clk(R)	0.524    */0.083         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.083         */-0.006        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.083         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.485    0.083/*         0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.083         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/D    1
in_clk(R)->in_clk(R)	0.460    */0.083         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.012   0.083/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.083         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]/D    1
in_clk(R)->in_clk(R)	0.530    */0.083         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.083         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[12]/D    1
in_clk(R)->in_clk(R)	0.504    0.083/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.083         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/D    1
in_clk(R)->in_clk(R)	0.530    */0.083         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.027    */0.083         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/D    1
in_clk(R)->in_clk(R)	0.504    0.083/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/TI    1
in_tck_i(R)->in_tck_i(R)	0.027    */0.083         */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.010   0.083/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.083         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	0.530    */0.083         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/D    1
in_clk(R)->in_clk(R)	0.530    */0.083         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.010    */0.083         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/D    1
in_clk(R)->in_clk(R)	0.490    0.083/*         0.021/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/TI    1
in_clk(R)->in_clk(R)	0.477    */0.083         */0.031         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.489    0.083/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.489    0.083/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.489    0.083/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.083         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/D    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.083         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.017    0.083/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[20]/D    1
in_clk(R)->in_clk(R)	0.530    */0.083         */-0.019        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[9]    1
in_tck_i(R)->in_tck_i(R)	0.012    0.083/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.083/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]/D    1
in_clk(R)->in_clk(R)	0.520    */0.083         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/D    1
in_clk(R)->in_clk(R)	0.503    0.083/*         -0.011/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.520    */0.083         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	0.509    */0.083         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.083         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.532    */0.083         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.520    */0.084         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.084         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.084         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/D    1
in_clk(R)->in_clk(R)	0.528    */0.084         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	0.528    */0.084         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/D    1
in_clk(R)->in_clk(R)	0.459    */0.084         */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.009    */0.084         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/D    1
in_tck_i(R)->in_clk(R)	0.502    0.084/*         0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.084         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	0.528    */0.084         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/D    1
in_clk(R)->in_clk(R)	0.520    */0.084         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.084         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/D    1
in_clk(R)->in_clk(R)	0.532    */0.084         */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.084/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.084         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.526    */0.084         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.458    */0.084         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/TI    1
in_tck_i(R)->in_tck_i(R)	0.013    0.084/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.016   */0.084         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.084         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.084         */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    0.084/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[31]/D    1
in_clk(R)->in_clk(R)	0.520    */0.084         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/D    1
in_clk(R)->in_clk(R)	0.500    0.084/*         0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    0.084/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.487    0.084/*         0.021/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.084         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/D    1
in_clk(R)->in_clk(R)	0.520    */0.084         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.034    */0.084         */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    0.084/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[29]/D    1
in_clk(R)->in_clk(R)	0.484    0.084/*         0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.084         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.084         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/D    1
in_clk(R)->in_clk(R)	0.517    */0.084         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.509    */0.084         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.084         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.010    */0.084         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.084         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[4]/D    1
in_clk(R)->in_clk(R)	0.518    */0.084         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.017    0.084/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[27]/D    1
in_clk(R)->in_clk(R)	0.517    0.084/*         -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.460    */0.084         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	0.474    */0.085         */0.036         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.085         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[22]/D    1
in_clk(R)->in_clk(R)	0.518    */0.085         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/D    1
in_clk(R)->in_clk(R)	0.515    */0.085         */-0.002        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.528    */0.085         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]/D    1
in_clk(R)->in_clk(R)	0.474    */0.085         */0.033         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.009    */0.085         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/D    1
in_clk(R)->in_clk(R)	0.511    */0.085         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	0.458    */0.085         */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.085         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    0.085/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[2]/D    1
in_clk(R)->in_clk(R)	0.459    */0.085         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.009    */0.085         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/D    1
in_clk(R)->in_clk(R)	0.529    */0.085         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.531    */0.085         */-0.020        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[10]    1
in_tck_i(R)->in_tck_i(R)	0.017    0.085/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.085         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.085         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[3]/D    1
in_clk(R)->in_clk(R)	0.459    */0.085         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	0.459    */0.085         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	0.459    */0.085         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.085         */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.085/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]/D    1
in_clk(R)->in_clk(R)	0.511    */0.085         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	0.483    */0.085         */0.025         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    0.085/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[18]/D    1
in_clk(R)->in_clk(R)	0.459    */0.085         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.008   0.085/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/TI    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.085         */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/D    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.085         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/D    1
in_clk(R)->in_clk(R)	0.511    */0.085         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.009    */0.085         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/D    1
in_clk(R)->in_clk(R)	0.511    */0.085         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	0.494    0.085/*         0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.503    */0.085         */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/D    1
in_clk(R)->in_clk(R)	0.461    */0.085         */0.038         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.085         */0.038         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.086         */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.472    */0.086         */0.036         top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.499    0.086/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.086/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.086         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]/D    1
in_clk(R)->in_clk(R)	0.508    */0.086         */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.086         */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.086         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/D    1
in_clk(R)->in_clk(R)	0.445    */0.086         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.086         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.086         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.086         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.472    */0.086         */0.045         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/TI    1
in_clk(R)->in_clk(R)	0.503    */0.086         */0.007         top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/D    1
in_clk(R)->in_clk(R)	0.445    */0.086         */0.049         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.086         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	0.475    */0.086         */0.037         top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.086         */-0.016        top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.504    */0.086         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.507    */0.086         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]/D    1
in_clk(R)->in_clk(R)	0.511    */0.086         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.086         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.086         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    0.086/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[0]/D    1
in_clk(R)->in_clk(R)	0.532    */0.086         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]/D    1
in_clk(R)->in_clk(R)	0.514    */0.086         */-0.016        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.534    0.086/*         -0.024/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.509    */0.086         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.009   0.086/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.086         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.521    */0.086         */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[3]    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.086         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[26]/D    1
in_clk(R)->in_clk(R)	0.511    */0.086         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.086         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.010    */0.086         */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/D    1
in_clk(R)->in_clk(R)	0.514    */0.086         */-0.015        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.491    */0.086         */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.444    */0.086         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.008   0.086/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/TI    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.086         */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.516    */0.086         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.008   0.086/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/TI    1
in_clk(R)->in_clk(R)	0.485    0.086/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.485    0.086/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.485    0.086/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.444    */0.086         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.086         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.087         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.491    0.087/*         0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.087         */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.444    */0.087         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.087         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.087         */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/D    1
in_tck_i(R)->in_clk(R)	0.449    */0.087         */0.045         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	0.449    */0.087         */0.045         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.492    */0.087         */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.518    */0.087         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    0.087/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[21]/D    1
in_clk(R)->in_clk(R)	0.526    */0.087         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	0.487    0.087/*         0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.087         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.460    */0.087         */0.045         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    0.087/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[1]/D    1
in_clk(R)->in_clk(R)	0.500    */0.087         */0.008         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.526    */0.087         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/D    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.087         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]/D    1
in_clk(R)->in_clk(R)	0.536    */0.087         */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.524    */0.087         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/D    1
in_clk(R)->in_clk(R)	0.485    */0.087         */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/D    1
in_clk(R)->in_clk(R)	0.487    0.087/*         0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.087         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]/D    1
in_clk(R)->in_clk(R)	0.534    */0.087         */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.087         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[15]/D    1
in_clk(R)->in_clk(R)	0.502    0.087/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/TI    1
in_clk(R)->in_clk(R)	0.512    */0.087         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.535    */0.087         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	0.535    */0.087         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	0.535    */0.087         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	0.456    */0.087         */0.052         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.087         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.087         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.087/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.500    0.087/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/TI    1
in_tck_i(R)->in_clk(R)	0.448    */0.087         */0.045         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.087         */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/D    1
in_clk(R)->in_clk(R)	0.535    */0.087         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    0.087/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[24]/D    1
in_clk(R)->in_clk(R)	0.518    */0.087         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.445    */0.088         */0.049         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.500    0.088/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/TI    1
in_clk(R)->in_clk(R)	0.501    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/TI    1
in_clk(R)->in_clk(R)	0.502    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/TI    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.088         */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/D    1
in_clk(R)->in_clk(R)	0.474    */0.088         */0.032         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.088         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.088         */-0.019        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.524    */0.088         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.460    */0.088         */0.045         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/TI    1
in_clk(R)->in_clk(R)	0.502    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.088         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.506    */0.088         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.088         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.088         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.088         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.469    */0.088         */0.031         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.088         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/TE    1
in_clk(R)->in_clk(R)	0.469    */0.088         */0.031         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	0.469    */0.088         */0.031         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	0.469    */0.088         */0.031         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	0.494    0.088/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.503    0.088/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.088         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.088         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/TE    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.088         */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/D    1
in_clk(R)->in_clk(R)	0.525    */0.088         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/D    1
in_clk(R)->in_clk(R)	0.444    */0.088         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/TI    1
in_clk(R)->in_clk(R)	0.502    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/TI    1
in_clk(R)->in_clk(R)	0.502    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/TI    1
in_clk(R)->in_clk(R)	0.502    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/TI    1
in_clk(R)->in_clk(R)	0.502    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.009   0.088/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.009   0.088/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.088         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.526    */0.088         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.088         */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.525    */0.088         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/D    1
in_clk(R)->in_clk(R)	0.444    */0.088         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.088         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.088/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[17]/D    1
in_clk(R)->in_clk(R)	0.511    */0.088         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.501    0.088/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.088         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.515    */0.088         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.485    */0.088         */0.014         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/D    1
in_clk(R)->in_clk(R)	0.501    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/TI    1
in_clk(R)->in_clk(R)	0.501    0.088/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.088         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.088         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.088         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.088         */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/D    1
in_clk(R)->in_tck_i(R)	0.012    */0.088         */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/D    1
in_clk(R)->in_clk(R)	0.526    */0.088         */-0.015        top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.528    */0.088         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.503    */0.088         */0.005         top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.503    */0.088         */0.005         top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.503    */0.088         */0.005         top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.451    */0.088         */0.048         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.451    */0.088         */0.048         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/TI    1
in_tck_i(R)->in_tck_i(R)	0.020    */0.089         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]/D    1
in_clk(R)->in_clk(R)	0.466    */0.089         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.089         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/D    1
in_clk(R)->in_clk(R)	0.466    */0.089         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.089         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.089/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.503    0.089/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.089         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.501    0.089/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/TI    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.089         */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.009    */0.089         */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/D    1
in_clk(R)->in_clk(R)	0.521    */0.089         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.531    */0.089         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.526    */0.089         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.089         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.459    */0.089         */0.046         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.089         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.089         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]/D    1
in_clk(R)->in_clk(R)	0.523    */0.089         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.501    0.089/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/TI    1
in_tck_i(R)->in_tck_i(R)	0.013    0.089/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[27]/D    1
in_clk(R)->in_clk(R)	0.529    */0.089         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/TE    1
in_tck_i(R)->in_tck_i(R)	0.018    0.089/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.523    */0.089         */-0.019        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.527    */0.089         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.529    */0.089         */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.533    */0.089         */-0.025        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.089         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]/D    1
in_clk(R)->in_clk(R)	0.507    */0.089         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.526    */0.089         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/TE    1
in_tck_i(R)->in_tck_i(R)	0.010    0.089/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.089         */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.089         */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[24]/D    1
in_clk(R)->in_clk(R)	0.529    */0.090         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.531    */0.090         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]/D    1
in_clk(R)->in_clk(R)	0.507    */0.090         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.532    */0.090         */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.531    */0.090         */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.479    */0.090         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.090         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.090         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.467    */0.090         */0.032         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.090         */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[19]/D    1
in_clk(R)->in_clk(R)	0.524    */0.090         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.090         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.090         */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/D    1
in_tck_i(R)->in_tck_i(R)	-0.009   0.090/*         0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/TI    1
in_clk(R)->in_clk(R)	0.512    */0.090         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.513    */0.090         */0.000         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.526    */0.090         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.010    0.090/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]/D    1
in_clk(R)->in_clk(R)	0.537    */0.090         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[7]    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.090         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]/D    1
in_clk(R)->in_clk(R)	0.533    */0.091         */-0.018        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[10]    1
in_tck_i(R)->in_tck_i(R)	0.011    0.091/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D    1
in_clk(R)->in_clk(R)	0.524    0.091/*         -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/WEN    1
in_tck_i(R)->in_tck_i(R)	0.013    0.091/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.091         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]/D    1
in_clk(R)->in_clk(R)	0.440    */0.091         */0.054         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.091         */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.091         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	0.531    */0.091         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.091         */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[8]/D    1
in_clk(R)->in_clk(R)	0.486    0.091/*         0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.091         */-0.014        top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/D    1
in_clk(R)->in_clk(R)	0.517    */0.091         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.502    */0.091         */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.525    */0.091         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.456    */0.091         */0.052         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/TI    1
in_tck_i(R)->in_tck_i(R)	0.010    0.091/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[29]/D    1
in_clk(R)->in_clk(R)	0.456    */0.091         */0.052         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/TI    1
in_tck_i(R)->in_tck_i(R)	0.010    0.091/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[5]/D    1
in_clk(R)->in_clk(R)	0.456    */0.091         */0.052         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.091         */0.052         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.091/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[20]/D    1
in_clk(R)->in_clk(R)	0.522    */0.091         */-0.014        top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.525    */0.091         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.091         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[31]/D    1
in_clk(R)->in_clk(R)	0.510    */0.091         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/CSN    1
in_tck_i(R)->in_tck_i(R)	0.007    */0.091         */-0.001        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.500    */0.091         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.500    */0.091         */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.533    */0.091         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	0.525    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.492    0.092/*         0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.536    */0.092         */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.520    */0.092         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.526    */0.092         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/D    1
in_clk(R)->in_clk(R)	0.525    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.469    */0.092         */0.040         top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.092         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/D    1
in_clk(R)->in_clk(R)	0.526    */0.092         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/D    1
in_clk(R)->in_clk(R)	0.537    */0.092         */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.515    */0.092         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.011    0.092/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[30]/D    1
in_clk(R)->in_clk(R)	0.525    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.508    0.092/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.092         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]/D    1
in_clk(R)->in_clk(R)	0.529    */0.092         */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.527    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.092         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.092         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	-0.010   0.092/*         0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/TI    1
in_tck_i(R)->in_tck_i(R)	0.010    0.092/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]/D    1
in_clk(R)->in_clk(R)	0.531    */0.092         */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	0.515    */0.092         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.505    0.092/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.092         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/D    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.092/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.092         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[5]    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.092         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[1]/D    1
in_clk(R)->in_clk(R)	0.515    */0.092         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.525    */0.092         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.484    */0.092         */0.013         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.528    */0.092         */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.514    */0.092         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.460    */0.092         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.092         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]/D    1
in_clk(R)->in_clk(R)	0.515    */0.092         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	0.440    */0.092         */0.054         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.092         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.093         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.093         */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.522    */0.093         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.093         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.093         */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.093         */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/D    1
in_clk(R)->in_clk(R)	0.541    */0.093         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.532    */0.093         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.520    */0.093         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	0.520    */0.093         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/D    1
in_clk(R)->in_spi_clk_i(R)	0.015    */0.093         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[3]/D    1
in_clk(R)->in_clk(R)	0.511    */0.093         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.093         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.520    */0.093         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/D    1
in_clk(R)->in_clk(R)	0.466    */0.093         */0.043         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.093         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.469    */0.093         */0.031         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.006    */0.093         */-0.000        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/D    1
in_clk(R)->in_clk(R)	0.523    */0.093         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.503    0.093/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.093         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/D    1
in_clk(R)->in_clk(R)	0.516    */0.093         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.481    0.093/*         0.031/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.481    0.093/*         0.031/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.481    0.093/*         0.031/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.093         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.463    */0.093         */0.042         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.093         */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.484    0.093/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.484    0.093/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.484    0.093/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.093         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.518    */0.094         */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.094         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.094         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.094         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.094         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.094         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[7]    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.094         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[27]/D    1
in_clk(R)->in_clk(R)	0.521    */0.094         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/D    1
in_tck_i(R)->in_tck_i(R)	0.006    */0.094         */0.000         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/D    1
in_clk(R)->in_clk(R)	0.458    */0.094         */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.094         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.510    */0.094         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.510    */0.094         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.004    */0.094         */0.004         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/D    1
in_clk(R)->in_clk(R)	0.521    */0.094         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.094/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.094         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.094         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.456    */0.094         */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.094         */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.094         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/D    1
in_clk(R)->in_clk(R)	0.534    */0.094         */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.476    0.094/*         0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.011   0.094/*         0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.094         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.094         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.094         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.529    */0.094         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.521    */0.095         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	0.517    */0.095         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.095         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.529    */0.095         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.511    */0.095         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.095         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.095         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.018    0.095/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[24]/D    1
in_clk(R)->in_clk(R)	0.517    */0.095         */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.095         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	0.476    0.095/*         0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.095         */0.003         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.466    */0.095         */0.038         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.015    0.095/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/D    1
in_clk(R)->in_clk(R)	0.506    */0.095         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.457    */0.095         */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.095         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	0.502    0.095/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.095         */0.037         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.095         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.095         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.095         */0.038         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/TI    1
in_clk(R)->in_clk(R)	0.542    */0.095         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.501    0.095/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	0.501    0.095/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/TI    1
in_clk(R)->in_clk(R)	0.501    0.095/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.095         */0.043         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.095         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.467    */0.095         */0.032         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	0.467    */0.095         */0.032         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.095         */0.030         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.095         */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.095         */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.011   0.095/*         0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/TI    1
in_clk(R)->in_clk(R)	0.501    0.095/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.095         */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.483    0.095/*         0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.483    0.095/*         0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.499    0.095/*         0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.485    */0.095         */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/D    1
in_clk(R)->in_clk(R)	0.516    */0.096         */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.477    */0.096         */0.018         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.521    0.096/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/D    1
in_clk(R)->in_clk(R)	0.504    */0.096         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[1]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.096         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.461    */0.096         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/TI    1
in_tck_i(R)->in_clk(R)	0.461    */0.096         */0.051         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_tck_i(R)->in_clk(R)	0.461    */0.096         */0.051         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.493    0.096/*         0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.536    */0.096         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[8]    1
in_tck_i(R)->in_tck_i(R)	0.011    */0.096         */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/TE    1
in_clk(R)->in_clk(R)	0.503    0.096/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/TI    1
in_tck_i(R)->in_clk(R)	0.494    0.096/*         0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.096         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.096         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.096         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.096/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.502    0.096/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.502    0.096/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.503    0.096/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	0.487    */0.096         */0.027         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.502    0.096/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	0.502    0.096/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.096         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[1]    1
in_tck_i(R)->in_clk(R)	0.511    */0.096         */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.522    */0.096         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/D    1
in_clk(R)->in_clk(R)	0.522    */0.096         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/D    1
in_clk(R)->in_clk(R)	0.471    0.096/*         0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	0.461    */0.096         */0.051         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.096         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.459    */0.096         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.096         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_carry_q_reg/D    1
in_clk(R)->in_clk(R)	0.500    0.096/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.009    0.096/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]/D    1
in_clk(R)->in_clk(R)	0.459    */0.097         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.459    */0.097         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.459    */0.097         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.097         */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.097         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.527    */0.097         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.502    0.097/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    0.097/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.010    0.097/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]/D    1
in_clk(R)->in_clk(R)	0.509    */0.097         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.097         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.477    */0.097         */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.097         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.097         */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.477    */0.097         */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.097         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.097         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.097         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.459    */0.097         */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.459    */0.097         */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.097         */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.510    */0.097         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	0.486    */0.097         */0.030         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/TI    1
in_clk(R)->in_clk(R)	0.476    0.097/*         0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.476    0.097/*         0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.097         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.097         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.510    */0.097         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	0.487    0.098/*         0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.487    0.098/*         0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.098         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.481    */0.098         */0.028         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.098         */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.098         */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.098         */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.098         */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.479    */0.098         */0.017         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.499    */0.098         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.510    */0.098         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.013   0.098/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/TI    1
in_clk(R)->in_clk(R)	0.509    */0.098         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    0.098/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.098         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.510    */0.098         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.098         */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.523    */0.098         */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.510    */0.098         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	0.466    */0.098         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.098/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[16]/D    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.456    */0.098         */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/TI    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.098         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.098         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.540    */0.098         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.523    */0.098         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.484    */0.098         */0.014         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/D    1
in_clk(R)->in_clk(R)	0.508    */0.098         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/WEN    1
in_tck_i(R)->in_clk(R)	0.481    0.098/*         0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.481    0.098/*         0.018/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.098         */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	0.476    */0.098         */0.035         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.098         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.462    */0.098         */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.098         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.098         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/D    1
in_clk(R)->in_clk(R)	0.533    */0.098         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/D    1
in_clk(R)->in_clk(R)	0.475    */0.098         */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.098         */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.099         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.523    */0.099         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.534    */0.099         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/D    1
in_clk(R)->in_clk(R)	0.518    */0.099         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.535    */0.099         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/D    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_tck_i(R)->in_tck_i(R)	0.016    0.099/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[16]/D    1
in_clk(R)->in_clk(R)	0.504    */0.099         */0.009         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.500    0.099/*         0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.499    0.099/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.527    0.099/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.522    */0.099         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.529    */0.099         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]/D    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_tck_i(R)->in_tck_i(R)	0.003    */0.099         */0.005         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/D    1
in_clk(R)->in_clk(R)	0.499    0.099/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.099         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.518    0.099/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.479    0.099/*         0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.099/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[19]/D    1
in_clk(R)->in_clk(R)	0.499    0.099/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    0.099/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[31]/D    1
in_clk(R)->in_clk(R)	0.525    */0.099         */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.506    */0.099         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.489    0.099/*         0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.489    0.099/*         0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.499    0.099/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.099         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.099         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.099         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.099         */-0.015        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.535    */0.099         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	0.521    */0.099         */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.474    */0.099         */0.035         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.099         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/D    1
in_clk(R)->in_clk(R)	0.524    */0.099         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	0.524    */0.099         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	0.524    */0.099         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.002    */0.100         */0.005         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/D    1
in_tck_i(R)->in_tck_i(R)	0.002    */0.100         */0.005         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.477    */0.100         */0.037         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.100         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	0.534    */0.100         */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.516    */0.100         */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[3]    1
in_tck_i(R)->in_tck_i(R)	0.002    */0.100         */0.005         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.505    */0.100         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.034    */0.100         */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_data_tx_ready_reg/D    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.100/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.100         */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.100         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.100         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.460    */0.100         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.100         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.013   0.100/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.100         */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.100/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/TI    1
in_tck_i(R)->in_tck_i(R)	0.011    0.100/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.100/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.100         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.490    */0.100         */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.542    */0.100         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[8]    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.100         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.002    */0.100         */0.006         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.464    */0.101         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/TE    1
in_tck_i(R)->in_tck_i(R)	0.018    0.101/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[23]/D    1
in_clk(R)->in_clk(R)	0.464    */0.101         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.464    */0.101         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.101         */0.047         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.101         */0.047         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.468    */0.101         */0.037         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.532    */0.101         */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.520    */0.101         */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.002    */0.101         */0.006         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/D    1
in_clk(R)->in_clk(R)	0.522    */0.101         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/D    1
in_clk(R)->in_clk(R)	0.523    */0.101         */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.101         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.101         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.101         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	0.461    */0.101         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.101         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.101         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	0.461    */0.101         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.101         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.101         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.101         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.022        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.101         */-0.022        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.461    */0.101         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.101         */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	0.463    */0.101         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.495    0.101/*         0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.101         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]/D    1
in_clk(R)->in_clk(R)	0.444    */0.101         */0.054         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.472    */0.101         */0.035         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.101/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.101         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.495    0.102/*         0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.495    0.102/*         0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_tck_i(R)->in_clk(R)	0.477    0.102/*         0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_tck_i(R)->in_clk(R)	0.477    0.102/*         0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.102         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.102         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.447    */0.102         */0.053         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    0.102/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	0.018    0.102/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.002    */0.102         */0.006         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/D    1
in_clk(R)->in_clk(R)	0.471    */0.102         */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/TI    1
in_tck_i(R)->in_tck_i(R)	0.027    */0.102         */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.518    */0.102         */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.102         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.520    */0.102         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.528    */0.102         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]/D    1
in_tck_i(R)->in_tck_i(R)	0.001    */0.102         */0.006         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.443    */0.102         */0.050         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.102         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.102         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	0.470    */0.102         */0.036         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.102         */-0.022        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.462    */0.103         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.103         */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.482    0.103/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.018    0.103/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[11]/D    1
in_clk(R)->in_clk(R)	0.512    */0.103         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[1]    1
in_tck_i(R)->in_tck_i(R)	-0.014   0.103/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.103         */0.047         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.103         */0.047         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.103         */0.031         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.103         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.103         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.103         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.103         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.463    */0.103         */0.045         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.463    */0.103         */0.045         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.103         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.103         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.103/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	0.016    0.103/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[30]/D    1
in_clk(R)->in_clk(R)	0.520    */0.103         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	0.479    */0.103         */0.035         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.017    0.103/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[17]/D    1
in_clk(R)->in_clk(R)	0.471    */0.103         */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.103         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.103         */0.040         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.499    */0.103         */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.103         */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.465    */0.103         */0.040         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.499    */0.103         */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.103         */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.503    0.103/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.103         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[1]    1
in_tck_i(R)->in_tck_i(R)	0.018    0.103/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[13]/D    1
in_clk(R)->in_clk(R)	0.518    */0.103         */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.103         */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.103         */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.104         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.016    0.104/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[21]/D    1
in_clk(R)->in_clk(R)	0.461    */0.104         */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.104         */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.104         */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.467    */0.104         */0.040         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.498    */0.104         */-0.000        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.467    0.104/*         0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.104         */0.045         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.104         */0.045         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/TI    1
in_tck_i(R)->in_tck_i(R)	0.009    0.104/*         -0.000/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.476    */0.104         */0.036         top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    0.104/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/D    1
in_clk(R)->in_clk(R)	0.471    */0.104         */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.104         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/D    1
in_clk(R)->in_clk(R)	0.440    */0.104         */0.056         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.104         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.010   0.104/*         0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.104         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/D    1
in_clk(R)->in_clk(R)	0.527    */0.104         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/D    1
in_clk(R)->in_clk(R)	0.490    0.104/*         0.023/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.104         */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/TE    1
in_tck_i(R)->in_tck_i(R)	0.002    */0.104         */0.003         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/D    1
in_clk(R)->in_clk(R)	0.521    */0.104         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.468    */0.104         */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.104         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/D    1
in_clk(R)->in_clk(R)	0.530    */0.104         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/D    1
in_clk(R)->in_clk(R)	0.530    */0.104         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/D    1
in_clk(R)->in_clk(R)	0.490    0.104/*         0.023/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.104         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/D    1
in_tck_i(R)->in_tck_i(R)	0.017    0.105/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[28]/D    1
in_clk(R)->in_clk(R)	0.528    */0.105         */-0.022        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.528    */0.105         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/D    1
in_clk(R)->in_clk(R)	0.528    */0.105         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/D    1
in_clk(R)->in_clk(R)	0.463    */0.105         */0.038         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.105         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/D    1
in_clk(R)->in_clk(R)	0.499    */0.105         */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.014   0.105/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.105         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.533    */0.105         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.468    */0.105         */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.105         */-0.021        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    0.105/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.019    0.105/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[25]/D    1
in_clk(R)->in_clk(R)	0.467    */0.105         */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/TI    1
in_clk(R)->in_clk(R)	0.467    */0.105         */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.015   0.105/*         0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.105         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.521    */0.105         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	0.445    */0.105         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.105         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    0.105/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[0]/D    1
in_clk(R)->in_clk(R)	0.476    */0.105         */0.033         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.105         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.105         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.105         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.105         */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.440    */0.105         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.105         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.105         */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/TI    1
in_clk(R)->in_clk(R)	0.468    */0.105         */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.105         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.105         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.105         */0.049         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.541    */0.105         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.450    */0.105         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.105         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	0.451    */0.105         */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	0.451    */0.105         */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	0.451    */0.105         */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.105         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.477    0.105/*         0.038/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.477    0.105/*         0.038/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.477    0.105/*         0.038/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.451    */0.105         */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	0.451    */0.105         */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.451    */0.105         */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.105         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.476    */0.106         */0.033         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/TI    1
in_clk(R)->in_clk(R)	0.450    */0.106         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.106         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.014   0.106/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/TI    1
in_clk(R)->in_clk(R)	0.468    */0.106         */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.106         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.476    */0.106         */0.033         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.106         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.475    */0.106         */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.106         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.106         */-0.022        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.106         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.106         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.106         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.487    0.106/*         0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    0.106/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[27]/D    1
in_clk(R)->in_clk(R)	0.512    0.106/*         -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/CSN    1
in_spi_clk_i(F)->in_spi_clk_i(F)	49.982   0.106/*         0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.504    0.106/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.489    0.106/*         0.023/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.444    */0.106         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/TI    1
in_clk(R)->in_clk(R)	0.475    */0.106         */0.033         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.106         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/D    1
in_tck_i(R)->in_tck_i(R)	-0.013   0.106/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.014   0.106/*         0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.106         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/TI    1
in_clk(R)->in_clk(R)	0.539    */0.106         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[6]    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.106/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.015   0.106/*         0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.106         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.106         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.106         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.106         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.015   0.106/*         0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.106         */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.497    */0.106         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.514    0.106/*         -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.515    */0.106         */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.517    0.106/*         -0.008/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.527    */0.106         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.514    */0.106         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[1]    1
in_tck_i(R)->in_tck_i(R)	-0.015   0.106/*         0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.107         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.524    */0.107         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.515    */0.107         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.533    */0.107         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.538    */0.107         */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.524    */0.107         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.503    0.107/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.016    0.107/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[26]/D    1
in_clk(R)->in_clk(R)	0.534    */0.107         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.515    */0.107         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[1]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.011   0.107/*         0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.015   0.107/*         0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.107         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.015   0.107/*         0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/TI    1
in_clk(R)->in_clk(R)	0.438    */0.107         */0.055         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.107         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	0.493    0.107/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.493    0.107/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.013    0.107/*         -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/D    1
in_clk(R)->in_clk(R)	0.457    */0.107         */0.051         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.107         */0.022         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.107         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.107         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.107         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.107         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.107         */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.500    */0.108         */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.473    */0.108         */0.038         top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.108         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/D    1
in_clk(R)->in_clk(R)	0.519    */0.108         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.459    */0.108         */0.042         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.108         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/D    1
in_clk(R)->in_clk(R)	0.503    0.108/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.544    */0.108         */-0.032        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.495    */0.108         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.108         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.108         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.108         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.108         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.108         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.108         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.108         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.535    */0.108         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.457    */0.108         */0.052         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.108         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/D    1
in_tck_i(R)->in_tck_i(R)	0.025    */0.108         */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[10]/D    1
in_clk(R)->in_clk(R)	0.495    */0.108         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.457    */0.108         */0.052         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.108         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/D    1
in_clk(R)->in_clk(R)	0.495    */0.108         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.108         */0.022         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.108         */0.022         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.108         */0.022         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.108         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.028    */0.108         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_upd_reg/D    1
in_clk(R)->in_clk(R)	0.511    */0.108         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.468    0.108/*         0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.108/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.495    */0.108         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.495    */0.108         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.448    */0.108         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.108         */0.048         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.108         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.108         */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]/D    1
in_tck_i(R)->in_tck_i(R)	-0.016   0.108/*         0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.108         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.108         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.108         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.108         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	0.499    */0.108         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.516    */0.108         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.108         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.459    */0.109         */0.046         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.109         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.441    */0.109         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	0.441    */0.109         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.109/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.109         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.109         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.109         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.109         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.109         */0.048         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.016   0.109/*         0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.026    */0.109         */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.448    */0.109         */0.052         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.109         */0.052         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.109         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.015    0.109/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	-0.016   0.109/*         0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.109         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	0.517    */0.109         */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.522    */0.109         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	0.516    */0.110         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.000    */0.110         */0.006         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/D    1
in_clk(R)->in_clk(R)	0.516    */0.110         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.110         */-0.013        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.529    */0.110         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.526    */0.110         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.471    */0.110         */0.035         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.110         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.016   0.110/*         0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.009   0.110/*         0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/TI    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.110         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    0.110/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.002   */0.110         */0.009         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.472    */0.110         */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	0.472    */0.110         */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.110         */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.471    */0.110         */0.037         top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.110         */0.052         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.110         */0.053         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.110         */0.053         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.110         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/D    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.446    */0.110         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.110         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.439    */0.110         */0.054         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.110         */0.053         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.446    */0.110         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.110/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.110         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.477    0.110/*         0.034/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.110         */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.521    */0.110         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/D    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.110         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.012   0.111/*         0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.111         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/D    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.111         */0.003         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.111         */0.003         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/TE    1
in_tck_i(R)->in_tck_i(R)	0.017    */0.111         */-0.010        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.482    */0.111         */0.030         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.111         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.111         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.111         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	0.502    */0.111         */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/D    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.009    0.111/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.445    */0.111         */0.049         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.111         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.111         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	0.525    */0.111         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	0.462    */0.111         */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.112/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.112         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.462    */0.112         */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.112         */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.112         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	0.444    */0.112         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.112         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	0.462    */0.112         */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.112/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.112         */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.112         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.112         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/D    1
in_tck_i(R)->in_clk(R)	0.487    0.112/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.112         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.112         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.112         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.112         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.112         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/TI    1
in_tck_i(R)->in_clk(R)	0.487    0.112/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.112         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.512    */0.112         */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.527    */0.112         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.522    */0.112         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/D    1
in_clk(R)->in_clk(R)	0.529    */0.112         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.533    */0.112         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.518    */0.112         */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.523    */0.112         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/D    1
in_clk(R)->in_clk(R)	0.526    */0.112         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.112         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.112         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.471    */0.112         */0.043         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.468    */0.112         */0.039         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.112         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.471    */0.112         */0.044         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.112/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.487    0.112/*         0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.113         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.444    */0.113         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.113         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    0.113/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.113         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.525    */0.113         */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.529    */0.113         */-0.021        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.521    */0.113         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/D    1
in_clk(R)->in_clk(R)	0.465    */0.113         */0.033         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.499    0.113/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/TI    1
in_clk(R)->in_clk(R)	0.468    */0.113         */0.036         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.113         */0.053         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.468    */0.113         */0.036         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.113         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.113         */0.053         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.113         */0.033         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.113         */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.113         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	0.443    */0.113         */0.053         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.113         */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.515    */0.113         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.113         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.499    0.113/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.113         */0.000         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/TE    1
in_clk(R)->in_clk(R)	0.523    */0.113         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/D    1
in_clk(R)->in_clk(R)	0.519    */0.113         */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.492    */0.114         */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.114         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.522    */0.114         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/D    1
in_clk(R)->in_clk(R)	0.441    */0.114         */0.053         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.114         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   0.114/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.114         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/D    1
in_clk(R)->in_clk(R)	0.498    0.114/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/TI    1
in_clk(R)->in_clk(R)	0.498    0.114/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/TI    1
in_clk(R)->in_clk(R)	0.501    */0.114         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.495    */0.114         */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    0.114/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.114         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.478    0.114/*         0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.115/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.115         */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.115         */0.015         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.498    */0.115         */0.015         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.485    0.115/*         0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.485    0.115/*         0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.115         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.526    */0.115         */-0.012        top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/D    1
in_clk(R)->in_clk(R)	0.529    */0.115         */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.475    */0.115         */0.032         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.115         */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[5]    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.115/*         0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.024    0.116/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[10]/D    1
in_clk(R)->in_clk(R)	0.459    */0.116         */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.116         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.459    */0.116         */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.116         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	0.470    */0.116         */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.472    0.116/*         0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.116         */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.453    */0.116         */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	0.453    */0.116         */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.452    */0.116         */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.116         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/D    1
in_clk(R)->in_clk(R)	0.536    */0.116         */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	0.534    */0.116         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/D    1
in_clk(R)->in_clk(R)	0.510    */0.116         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	0.479    0.116/*         0.020/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.116/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.116/*         0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/TI    1
in_clk(R)->in_clk(R)	0.479    0.116/*         0.020/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.116         */-0.018        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.532    */0.116         */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.457    */0.116         */0.048         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.116         */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.116         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.513    */0.117         */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.117         */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.465    */0.117         */0.047         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.117         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.531    */0.117         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.526    */0.117         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.515    */0.117         */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.465    */0.117         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.117         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.117/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.117         */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.117         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.117         */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.537    */0.117         */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.515    */0.117         */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.117         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/D    1
in_clk(R)->in_clk(R)	0.534    */0.117         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/D    1
in_clk(R)->in_clk(R)	0.510    */0.117         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.117         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.525    */0.117         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.534    */0.117         */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/D    1
in_clk(R)->in_clk(R)	0.515    */0.117         */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.117/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.117         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.523    */0.117         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]/D    1
in_clk(R)->in_spi_clk_i(R)	0.008    0.117/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/D    1
in_clk(R)->in_clk(R)	0.515    */0.118         */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.118         */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.118         */0.006         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.118         */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.118         */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.487    */0.118         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.531    */0.118         */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.489    0.118/*         0.010/*         top_inst_core_region_i/lsu_resp_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.118         */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.118         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.486    */0.118         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.464    */0.118         */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.118         */-0.020        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.461    */0.118         */0.047         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.118         */0.047         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.118/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.118         */0.035         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.118         */0.035         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.118         */0.035         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.118         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	0.522    */0.118         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	0.509    */0.118         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	0.491    */0.118         */0.009         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.531    */0.118         */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.464    */0.118         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.504    0.118/*         -0.008/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.460    */0.118         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.118         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.118         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.460    */0.118         */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.540    0.118/*         -0.023/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.509    */0.119         */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.119         */-0.015        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.526    */0.119         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.517    */0.119         */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.119         */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.119         */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.462    */0.119         */0.039         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.119         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.521    */0.119         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.521    */0.119         */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.119         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.119         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.119         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.119         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.119         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.119         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.504    */0.119         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[1]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.119         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.119         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.119         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.119         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.119         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	0.481    0.119/*         0.028/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.465    */0.119         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.119         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.119         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.119         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   0.119/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.465    */0.119         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.450    */0.119         */0.056         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.450    */0.119         */0.056         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.119         */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.535    */0.120         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.510    */0.120         */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.120         */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.120         */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.441    */0.120         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/TI    1
in_clk(R)->in_clk(R)	0.459    */0.120         */0.048         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.484    */0.120         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.441    */0.120         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	0.441    */0.120         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.120         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.120         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.120         */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.019   0.120/*         0.027/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.530    */0.120         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.440    */0.120         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.120         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.120         */0.051         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.120         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	0.458    */0.120         */0.048         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.499    0.120/*         0.011/*         top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/TE    1
in_tck_i(R)->in_tck_i(R)	-0.020   0.120/*         0.027/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/TI    1
in_clk(R)->in_clk(R)	0.533    */0.120         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[6]    1
in_tck_i(R)->in_tck_i(R)	0.016    0.121/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.509    */0.121         */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.488    */0.121         */0.010         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.480    */0.121         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.121         */0.052         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.463    */0.121         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.121         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.471    */0.121         */0.044         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.121         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.448    */0.121         */0.050         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.121         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.515    */0.121         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[2]    1
in_tck_i(R)->in_tck_i(R)	-0.020   0.121/*         0.027/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.020   0.121/*         0.027/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.121         */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.121         */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.121         */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.460    */0.121         */0.048         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.013   0.121/*         0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.122         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.122         */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.021    0.122/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[14]/D    1
in_clk(R)->in_clk(R)	0.509    */0.122         */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.122         */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.122         */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.122         */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.122         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/D    1
in_clk(R)->in_clk(R)	0.506    */0.122         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.122         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[6]    1
in_tck_i(R)->in_tck_i(R)	-0.020   0.122/*         0.028/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.122         */0.044         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.122         */-0.020        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.518    */0.122         */-0.010        top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	-0.020   0.122/*         0.028/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.122         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/TI    1
in_clk(R)->in_clk(R)	0.459    */0.122         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.022    0.122/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[18]/D    1
in_clk(R)->in_clk(R)	0.446    */0.122         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	0.459    */0.123         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.123         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.123         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.123         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/TE    1
in_clk(R)->in_clk(R)	0.466    0.123/*         0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.446    */0.123         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/TI    1
in_clk(R)->in_clk(R)	0.498    */0.123         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.123/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.123         */-0.014        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.509    */0.123         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/RN    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.470    */0.123         */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.502    0.123/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.123         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.509    */0.123         */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.123         */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.123         */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.020   0.123/*         0.028/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.520    0.123/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/RN    1
in_clk(R)->in_clk(R)	0.498    */0.123         */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.526    */0.124         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/D    1
in_clk(R)->in_clk(R)	0.456    */0.124         */0.044         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.021   0.124/*         0.028/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.124         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.124         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/TE    1
in_clk(R)->in_clk(R)	0.526    */0.124         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/D    1
in_clk(R)->in_clk(R)	0.519    0.124/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.528    */0.124         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/D    1
in_clk(R)->in_clk(R)	0.509    */0.124         */-0.015        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.124         */-0.015        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.480    */0.124         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.124         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/D    1
in_clk(R)->in_clk(R)	0.483    0.124/*         0.030/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.483    0.124/*         0.030/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.483    0.124/*         0.030/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.486    0.124/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.486    0.124/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.521    */0.124         */-0.018        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[10]    1
in_clk(R)->in_spi_clk_i(R)	0.021    0.124/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[17]/D    1
in_clk(R)->in_clk(R)	0.486    0.124/*         0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.516    */0.124         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	0.506    */0.124         */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.516    */0.124         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	0.516    */0.124         */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	0.463    */0.124         */0.049         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.526    0.125/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.506    */0.125         */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.125         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.006   0.125/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.125         */-0.018        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.522    */0.125         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.535    */0.125         */-0.028        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.518    0.125/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.516    */0.125         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.518    0.125/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.508    */0.125         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.524    */0.125         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.032    */0.125         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_valid_reg/D    1
in_clk(R)->in_clk(R)	0.506    */0.125         */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.525    0.125/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.523    */0.125         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.478    */0.125         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.125         */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.435    */0.125         */0.056         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.125         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.506    */0.125         */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.020    0.126/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[12]/D    1
in_clk(R)->in_clk(R)	0.506    */0.126         */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.126         */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.500    */0.126         */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.477    */0.126         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.126         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.528    */0.126         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.506    */0.126         */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.478    */0.126         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.126         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.126         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.034    */0.126         */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.477    */0.126         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.126         */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.126         */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.477    */0.126         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/TI    1
in_clk(R)->in_clk(R)	0.470    */0.126         */0.037         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.126         */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.515    */0.127         */-0.018        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[10]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.127         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/D    1
in_clk(R)->in_spi_clk_i(R)	0.019    0.127/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[13]/D    1
in_clk(R)->in_clk(R)	0.529    */0.127         */-0.014        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.538    */0.127         */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[4]    1
in_clk(R)->in_spi_clk_i(R)	0.006    0.127/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/D    1
in_clk(R)->in_clk(R)	0.525    */0.127         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[2]    1
in_tck_i(R)->in_tck_i(R)	0.015    */0.127         */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.527    */0.127         */-0.022        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.127         */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.534    */0.127         */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.005   0.128/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.128         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.527    */0.128         */-0.022        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.128         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.529    */0.128         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.128         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.128         */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.523    */0.128         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.529    */0.128         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.128         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.128         */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.128         */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.521    */0.128         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/D    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.494    0.128/*         0.024/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.494    0.128/*         0.024/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.530    */0.128         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.486    */0.128         */0.026         top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.022   0.128/*         0.028/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.128         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.521    */0.129         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/D    1
in_clk(R)->in_spi_clk_i(R)	0.010    0.129/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/D    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.129         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/D    1
in_clk(R)->in_clk(R)	0.521    */0.129         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/D    1
in_clk(R)->in_clk(R)	0.521    */0.129         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/D    1
in_clk(R)->in_clk(R)	0.521    */0.129         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/D    1
in_clk(R)->in_clk(R)	0.521    */0.129         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/D    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.129         */0.022         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.129         */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.129         */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.129         */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.129         */0.001         top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.129         */0.001         top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.129         */0.001         top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.129         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.017    */0.129         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.017    */0.129         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.544    */0.129         */-0.033        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.522    */0.129         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	0.450    */0.129         */0.044         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.458    */0.129         */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.129         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.129         */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.493    */0.129         */0.022         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.493    */0.129         */0.022         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.129         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/D    1
in_tck_i(R)->in_tck_i(R)	-0.022   0.129/*         0.029/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.130         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/D    1
in_clk(R)->in_clk(R)	0.523    */0.130         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.519    */0.130         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.508    */0.130         */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.130         */0.002         top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.493    */0.130         */0.012         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.510    */0.130         */0.002         top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.130         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[16]/D    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.130         */0.002         top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.130         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/D    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.130         */0.002         top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.130         */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.130         */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.521    0.130/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.130         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[15]/D    1
in_clk(R)->in_clk(R)	0.523    */0.130         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/D    1
in_clk(R)->in_clk(R)	0.527    */0.130         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.520    */0.130         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/D    1
in_clk(R)->in_clk(R)	0.520    */0.130         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/D    1
in_clk(R)->in_clk(R)	0.523    */0.131         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/D    1
in_clk(R)->in_clk(R)	0.523    */0.131         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.131         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.131         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[3]/D    1
in_clk(R)->in_clk(R)	0.443    */0.131         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.131         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.131         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.530    */0.131         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.443    */0.131         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.131         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.131         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.131         */-0.020        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.511    */0.131         */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.131         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.131         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.131         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/D    1
in_clk(R)->in_clk(R)	0.456    */0.131         */0.051         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.131         */0.051         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.524    0.131/*         -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[9]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.131         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.131         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.131         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.506    */0.131         */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[9]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.132         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.132         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.132         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/D    1
in_clk(R)->in_clk(R)	0.482    */0.132         */0.028         top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.018    */0.132         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.132         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.132         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/D    1
in_clk(R)->in_clk(R)	0.512    */0.132         */-0.008        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.523    */0.132         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.455    */0.132         */0.044         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.132         */0.030         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.132         */0.044         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.132         */0.003         top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.132         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	-0.024   0.133/*         0.031/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.133         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.133         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.133         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.133         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/D    1
in_tck_i(R)->in_tck_i(R)	0.012    */0.133         */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.133         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.133         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.133         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.133         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.133         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.524    */0.134         */-0.016        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.455    0.134/*         0.040/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.440    */0.134         */0.052         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.134         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	-0.024   0.134/*         0.031/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.134         */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.457    */0.134         */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.134         */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.134         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/D    1
in_clk(R)->in_clk(R)	0.492    0.134/*         0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.492    0.134/*         0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.492    0.134/*         0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.134         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.134         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.134         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.134         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.134         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.508    */0.134         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.508    */0.134         */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.135         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.533    */0.135         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.135         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.542    */0.135         */-0.029        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.449    */0.135         */0.049         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.449    */0.135         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	0.442    */0.135         */0.055         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.135         */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.533    */0.135         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/D    1
in_clk(R)->in_clk(R)	0.533    */0.135         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/D    1
in_clk(R)->in_clk(R)	0.533    */0.135         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/D    1
in_clk(R)->in_clk(R)	0.533    */0.135         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.135         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.135         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.533    */0.135         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/D    1
in_clk(R)->in_clk(R)	0.464    */0.135         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.464    */0.135         */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.135         */-0.020        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.460    */0.135         */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.135         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.530    */0.135         */-0.025        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.024    */0.135         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.135         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/D    1
in_clk(R)->in_clk(R)	0.477    */0.135         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	0.477    */0.136         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	0.466    */0.136         */0.036         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.136         */-0.020        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[5]    1
in_clk(R)->in_spi_clk_i(R)	0.003    0.136/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.011    0.136/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.479    0.136/*         0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.479    0.136/*         0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.136         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.136         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.136         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/D    1
in_clk(R)->in_spi_clk_i(R)	0.019    0.136/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.136         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.137         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.137         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/D    1
in_tck_i(R)->in_tck_i(R)	0.013    0.137/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.538    */0.137         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.489    0.137/*         0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.489    0.137/*         0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.489    0.137/*         0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.137         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.137         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.137         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[2]/D    1
in_clk(R)->in_clk(R)	0.462    */0.137         */0.045         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.526    0.137/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.485    */0.137         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/TI    1
in_clk(R)->in_clk(R)	0.533    0.137/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.461    */0.137         */0.045         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.486    */0.137         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.137         */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.480    */0.138         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.021    0.138/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[15]/D    1
in_clk(R)->in_clk(R)	0.484    */0.138         */0.014         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.138         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.138         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.138         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.138         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.498    */0.138         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.138         */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.138         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.508    */0.138         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.515    */0.138         */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.501    0.138/*         0.010/*         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/TE    1
in_tck_i(R)->in_clk(R)	0.469    */0.139         */0.043         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	0.469    */0.139         */0.043         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	0.469    */0.139         */0.043         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.498    */0.139         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.020    0.139/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.139         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.498    */0.139         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.498    */0.139         */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.479    */0.139         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.139         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.012    0.139/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	-0.015   0.139/*         0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.531    0.139/*         -0.017/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    */0.139         */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.531    0.139/*         -0.017/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    */0.139         */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.531    0.139/*         -0.017/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.531    0.139/*         -0.017/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    */0.139         */-0.014        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.531    */0.139         */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.521    */0.139         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.139         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.531    0.139/*         -0.017/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.139         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.527    */0.139         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.139         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.139         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.521    */0.139         */-0.014        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.530    0.139/*         -0.017/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.530    0.139/*         -0.017/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.530    0.139/*         -0.017/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.478    */0.140         */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.018    0.140/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[11]/D    1
in_clk(R)->in_clk(R)	0.484    */0.140         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.484    */0.140         */0.013         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.140         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.444    */0.140         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.140         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.140         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	0.478    */0.140         */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/TI    1
in_clk(R)->in_clk(R)	0.444    */0.140         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/TI    1
in_clk(R)->in_clk(R)	0.498    */0.140         */0.010         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.014    0.140/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.140         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.140         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[9]/D    1
in_clk(R)->in_clk(R)	0.515    */0.140         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.140         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.140         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[23]/D    1
in_clk(R)->in_clk(R)	0.531    */0.140         */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.515    */0.140         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.140         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.140         */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.517    0.140/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[0]    1
in_clk(R)->in_spi_clk_i(R)	0.017    0.140/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[31]/D    1
in_clk(R)->in_clk(R)	0.482    0.140/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.491    */0.140         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.140         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.141         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.141         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.141         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[26]/D    1
in_clk(R)->in_clk(R)	0.494    0.141/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.494    0.141/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.141         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/D    1
in_clk(R)->in_clk(R)	0.496    */0.141         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.141         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.141         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/D    1
in_clk(R)->in_clk(R)	0.496    */0.141         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.141         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/D    1
in_clk(R)->in_clk(R)	0.496    */0.141         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.496    */0.141         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.496    */0.141         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.141         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.141         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/D    1
in_clk(R)->in_clk(R)	0.443    */0.141         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.141         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.496    */0.141         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.141         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/D    1
in_clk(R)->in_clk(R)	0.461    */0.141         */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.141         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/D    1
in_clk(R)->in_clk(R)	0.443    */0.141         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.141         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.524    */0.141         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	0.496    */0.141         */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.141         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.141         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.443    */0.141         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.141         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.492    0.142/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.492    0.142/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.142         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.480    */0.142         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.142         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.024    0.142/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[9]/D    1
in_clk(R)->in_clk(R)	0.526    */0.142         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.142         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/D    1
in_clk(R)->in_clk(R)	0.481    */0.142         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.142         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.143         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	0.524    */0.143         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/D    1
in_clk(R)->in_clk(R)	0.483    */0.143         */0.013         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.526    */0.143         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.143         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/D    1
in_clk(R)->in_clk(R)	0.526    */0.143         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.143         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.528    */0.143         */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.143         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[7]/D    1
in_clk(R)->in_clk(R)	0.480    */0.143         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.143         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.480    */0.143         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.143         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.518    */0.143         */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.143         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.143         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.143         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/D    1
in_clk(R)->in_clk(R)	0.448    */0.143         */0.047         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.143         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.143         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.143         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/D    1
in_clk(R)->in_clk(R)	0.480    */0.143         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.143         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.143         */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.482    0.143/*         0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.494    */0.143         */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.494    */0.143         */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.494    */0.143         */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.525    */0.143         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/D    1
in_clk(R)->in_spi_clk_i(R)	0.021    0.143/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.143         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.494    */0.143         */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.143         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.509    */0.144         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.144         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[12]/D    1
in_clk(R)->in_clk(R)	0.522    */0.144         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.144         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.144         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.522    */0.144         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/D    1
in_clk(R)->in_clk(R)	0.522    */0.144         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/D    1
in_clk(R)->in_clk(R)	0.522    */0.144         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.144         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.144         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.144         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.511    */0.144         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.511    */0.144         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.144         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.144         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.505    0.144/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.144         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.505    0.144/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/TI    1
in_clk(R)->in_clk(R)	0.509    */0.144         */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.144         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[6]/D    1
in_clk(R)->in_clk(R)	0.523    */0.144         */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.145         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.145         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_middle_reg[0]/D    1
in_clk(R)->in_clk(R)	0.524    */0.145         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/D    1
in_clk(R)->in_clk(R)	0.523    */0.145         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.523    */0.145         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.145         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.145         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.145         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[24]/D    1
in_clk(R)->in_clk(R)	0.523    */0.145         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.145         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.145         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.145         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.146         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.515    0.146/*         -0.015/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.146         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.146         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.146         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/D    1
in_clk(R)->in_clk(R)	0.469    0.146/*         0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.146         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.146         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/D    1
in_clk(R)->in_clk(R)	0.509    */0.146         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.146         */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.438    */0.146         */0.056         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.541    */0.146         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.146         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.146         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.146         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.494    0.146/*         0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.147         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[8]/D    1
in_clk(R)->in_clk(R)	0.521    */0.147         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	0.521    */0.147         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.147         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.147         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.521    */0.147         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.539    */0.147         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.546    */0.147         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.525    */0.147         */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.485    */0.147         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.147         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/D    1
in_clk(R)->in_clk(R)	0.518    */0.147         */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.525    */0.147         */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.520    */0.147         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.147         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.147         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/D    1
in_clk(R)->in_clk(R)	0.520    */0.147         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.147         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.147         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.147         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/D    1
in_clk(R)->in_clk(R)	0.505    */0.147         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.147         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.147         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.147         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.147         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/D    1
in_clk(R)->in_clk(R)	0.528    */0.147         */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[4]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.147         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.147         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.505    */0.148         */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.532    */0.148         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/D    1
in_clk(R)->in_clk(R)	0.515    */0.148         */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.515    */0.148         */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.522    */0.148         */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.496    0.148/*         0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.506    */0.148         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.148         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.148         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.506    */0.148         */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.148         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.148         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/D    1
in_tck_i(R)->in_tck_i(R)	-0.008   0.148/*         0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/TI    1
in_clk(R)->in_clk(R)	0.544    */0.148         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.532    */0.148         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.148         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.535    */0.148         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.493    0.148/*         0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.148         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.148         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.487    */0.148         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/TI    1
in_clk(R)->in_clk(R)	0.487    */0.148         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.148         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.487    */0.148         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/TI    1
in_clk(R)->in_clk(R)	0.492    0.149/*         0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.525    */0.149         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.466    0.149/*         0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.149         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.149         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.514    */0.149         */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.534    */0.149         */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.149         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.514    */0.149         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.149         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.149         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.149         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.481    */0.149         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.149         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.482    */0.149         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.149         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.149         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.149         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.482    */0.149         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/TI    1
in_clk(R)->in_clk(R)	0.540    */0.150         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.150         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/D    1
in_clk(R)->in_clk(R)	0.468    0.150/*         0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.150         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.150         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/D    1
in_clk(R)->in_clk(R)	0.510    */0.150         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.150         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.150         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/D    1
in_clk(R)->in_clk(R)	0.510    */0.150         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.510    */0.150         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/TE    1
in_clk(R)->in_clk(R)	0.530    */0.150         */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.510    */0.150         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]/D    1
in_tck_i(R)->in_tck_i(R)	-0.011   0.150/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/TI    1
in_clk(R)->in_clk(R)	0.519    0.150/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.150         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.509    */0.150         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.519    0.150/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.150         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.533    */0.150         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/D    1
in_clk(R)->in_clk(R)	0.515    0.150/*         -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.519    0.150/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.150         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/D    1
in_clk(R)->in_clk(R)	0.533    */0.151         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/D    1
in_clk(R)->in_clk(R)	0.519    0.151/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/RN    1
in_clk(R)->in_clk(R)	0.519    0.151/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	0.519    0.151/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.151         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/D    1
in_clk(R)->in_clk(R)	0.519    0.151/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.519    0.151/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.151         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.151         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/D    1
in_clk(R)->in_clk(R)	0.533    */0.151         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/D    1
in_clk(R)->in_clk(R)	0.519    0.151/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.151         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.151         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.151         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.519    0.151/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.151         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.151         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.151         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.151         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.151         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.151         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.526    0.151/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.151         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.151         */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.528    */0.151         */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.509    */0.151         */0.004         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/TE    1
in_clk(R)->in_clk(R)	0.531    */0.151         */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.497    0.152/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.152         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/D    1
in_clk(R)->in_clk(R)	0.498    0.152/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/TI    1
in_clk(R)->in_clk(R)	0.491    0.152/*         0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.524    */0.152         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.479    */0.152         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.152         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/TI    1
in_clk(R)->in_clk(R)	0.498    0.152/*         0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.152         */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.152         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.514    */0.152         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.152         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.152         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.536    */0.153         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[9]    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.153         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.153         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.482    0.153/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.514    */0.153         */-0.014        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[9]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.006    */0.153         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.153         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.153         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.153         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/D    1
in_clk(R)->in_clk(R)	0.496    0.153/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/TI    1
in_clk(R)->in_clk(R)	0.534    */0.153         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.496    0.153/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/TI    1
in_clk(R)->in_clk(R)	0.496    0.153/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/TI    1
in_clk(R)->in_clk(R)	0.496    0.153/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/TI    1
in_clk(R)->in_clk(R)	0.496    0.153/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.013    0.153/*         -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/D    1
in_clk(R)->in_clk(R)	0.479    0.154/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.154         */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[27]/D    1
in_clk(R)->in_clk(R)	0.517    */0.154         */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.526    */0.154         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.154         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.478    */0.154         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.154         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/TE    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.154         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.478    */0.154         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	0.478    */0.154         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.154         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.154         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/D    1
in_clk(R)->in_clk(R)	0.524    */0.154         */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.478    */0.154         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.154         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.154         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[3]    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.154         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.154         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.154         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.154         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.155         */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/D    1
in_clk(R)->in_clk(R)	0.480    */0.155         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.155         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.155         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.155         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.155         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/D    1
in_clk(R)->in_clk(R)	0.478    */0.155         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.155/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.155/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.155         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.155         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.155         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/D    1
in_clk(R)->in_clk(R)	0.522    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/D    1
in_clk(R)->in_clk(R)	0.522    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	0.526    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.000    */0.155         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.155/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.155/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.155         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/D    1
in_clk(R)->in_clk(R)	0.520    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	0.530    */0.155         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.524    */0.155         */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.521    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.514    0.155/*         -0.016/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.494    0.155/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.494    0.155/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.155         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.014   0.155/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.155         */-0.015        top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/D    1
in_clk(R)->in_clk(R)	0.477    */0.155         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.022    */0.156         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.494    0.156/*         0.015/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.156         */0.056         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.495    */0.156         */0.020         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/TI    1
in_clk(R)->in_clk(R)	0.495    */0.156         */0.020         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.156/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.156/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.156/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.507    */0.156         */0.002         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.480    */0.156         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.156         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.156         */-0.006        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.156         */-0.006        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.517    */0.156         */-0.006        top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.156         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.508    */0.156         */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.452    */0.156         */0.047         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.156/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.156         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/D    1
in_clk(R)->in_clk(R)	0.452    */0.156         */0.053         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.527    */0.156         */-0.015        top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.156         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.156         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.156         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    */0.157         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[25]/D    1
in_clk(R)->in_clk(R)	0.508    */0.157         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.504    0.157/*         -0.015/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.157         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.527    */0.157         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/D    1
in_clk(R)->in_spi_clk_i(R)	0.023    0.157/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	0.020    */0.157         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.478    */0.157         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.023    0.157/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/D    1
in_clk(R)->in_clk(R)	0.535    */0.157         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.527    */0.157         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/D    1
in_clk(R)->in_clk(R)	0.527    */0.157         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.157         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.478    */0.157         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.157         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.015   0.157/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.015   0.157/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.528    */0.157         */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.157         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.157         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/D    1
in_clk(R)->in_clk(R)	0.527    */0.157         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    */0.158         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[20]/D    1
in_clk(R)->in_clk(R)	0.523    */0.158         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[9]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.012   0.158/*         0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.158         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.020    */0.158         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.158         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.451    */0.158         */0.051         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.510    */0.158         */0.003         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.020    */0.158         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.020    */0.158         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/TE    1
in_tck_i(R)->in_tck_i(R)	0.020    */0.158         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.158         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/D    1
in_clk(R)->in_clk(R)	0.526    */0.158         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.020    */0.158         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.491    0.158/*         0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.015   0.158/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.158         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/D    1
in_clk(R)->in_clk(R)	0.523    */0.158         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.015   0.158/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/TI    1
in_clk(R)->in_clk(R)	0.460    0.158/*         0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.159         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.159/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.510    0.159/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.524    */0.159         */-0.014        top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/D    1
in_clk(R)->in_clk(R)	0.514    */0.159         */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.492    */0.159         */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/TI    1
in_clk(R)->in_clk(R)	0.523    */0.159         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	49.992   */0.160         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/D    1
in_clk(R)->in_spi_clk_i(R)	0.022    0.160/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[21]/D    1
in_clk(R)->in_clk(R)	0.492    */0.160         */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.014   0.160/*         0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.160         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.523    */0.160         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/D    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.160         */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.508    */0.160         */0.004         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.160         */0.004         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.160         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    */0.160         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/D    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.160         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[4]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    */0.160         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/D    1
in_clk(R)->in_clk(R)	0.447    */0.160         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.160         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.160         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/D    1
in_tck_i(R)->in_tck_i(R)	0.008    */0.160         */-0.000        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.160/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.160/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/TI    1
in_clk(R)->in_clk(R)	0.488    */0.160         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/TI    1
in_clk(R)->in_clk(R)	0.488    */0.160         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    */0.160         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    */0.160         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.509    */0.160         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.447    */0.160         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.160         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	0.448    */0.160         */0.052         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.161         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/D    1
in_clk(R)->in_clk(R)	0.524    */0.161         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/D    1
in_clk(R)->in_clk(R)	0.447    */0.161         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	0.503    */0.161         */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.524    */0.161         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.015   0.161/*         0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.161         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/D    1
in_clk(R)->in_clk(R)	0.524    */0.161         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.161/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.526    */0.161         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.161         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.161         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.161/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.161/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.161/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.161         */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   */0.161         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[14]/D    1
in_clk(R)->in_clk(R)	0.513    */0.161         */-0.015        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.516    0.161/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.161/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.161/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/TI    1
in_tck_i(R)->in_tck_i(R)	0.008    0.161/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	-0.001   0.162/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.447    */0.162         */0.052         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.162         */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.522    */0.162         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.445    */0.162         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.162         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/TI    1
in_clk(R)->in_clk(R)	0.502    */0.162         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.445    */0.162         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.445    */0.162         */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.163         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/D    1
in_clk(R)->in_clk(R)	0.520    */0.163         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/D    1
in_clk(R)->in_clk(R)	0.520    */0.163         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/D    1
in_clk(R)->in_clk(R)	0.515    0.163/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.515    0.163/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.515    0.163/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.515    0.163/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.163         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.163         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.163         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.530    0.163/*         -0.014/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.163/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.519    */0.164         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/D    1
in_clk(R)->in_clk(R)	0.519    */0.164         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/D    1
in_clk(R)->in_spi_clk_i(R)	0.022    0.164/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.164/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.164/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.164/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.164/*         0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.528    0.164/*         -0.014/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.507    0.164/*         0.006/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.002    */0.164         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.502    */0.164         */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[9]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.016   0.165/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.165         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/D    1
in_clk(R)->in_clk(R)	0.464    */0.165         */0.044         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.165         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/D    1
in_clk(R)->in_clk(R)	0.518    */0.165         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/D    1
in_clk(R)->in_clk(R)	0.518    */0.165         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.165/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.165         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[3]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.165/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.165/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.165         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.001    */0.165         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.518    */0.165         */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.165/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.165/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.524    0.166/*         -0.014/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.166/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.166/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.166/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.455    */0.166         */0.053         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.166/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.505    0.166/*         -0.013/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.166/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.481    0.166/*         0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.166/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   */0.166         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.016   0.166/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.541    */0.166         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[4]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.166/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.166/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.166/*         0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/TI    1
in_clk(R)->in_clk(R)	0.528    0.167/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.167/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.167         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.167         */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[11]/D    1
in_clk(R)->in_clk(R)	0.539    */0.167         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.482    0.167/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.440    */0.167         */0.054         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.511    */0.167         */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]/D    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.167/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.527    0.168/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.168/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.168/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.168/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.022    0.168/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[19]/D    1
in_clk(R)->in_clk(R)	0.517    0.168/*         -0.014/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.482    */0.168         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/TI    1
in_clk(R)->in_clk(R)	0.494    0.168/*         0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.494    0.168/*         0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.494    0.168/*         0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.457    */0.168         */0.051         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.482    */0.168         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   */0.168         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.002   */0.168         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/D    1
in_clk(R)->in_clk(R)	0.482    */0.168         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/TI    1
in_clk(R)->in_clk(R)	0.482    */0.168         */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/TI    1
in_clk(R)->in_clk(R)	0.546    */0.169         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.169/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.007    0.169/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/D    1
in_clk(R)->in_clk(R)	0.530    */0.169         */-0.014        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.535    */0.169         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.522    0.169/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.524    */0.169         */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.169/*         0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/TI    1
in_clk(R)->in_clk(R)	0.544    */0.170         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.478    */0.170         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.170         */-0.014        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[9]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   */0.170         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.170/*         0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/TI    1
in_clk(R)->in_clk(R)	0.486    0.170/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.486    0.170/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.486    0.170/*         0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.170/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   */0.170         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.170/*         0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.170/*         0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.022    0.170/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[23]/D    1
in_clk(R)->in_clk(R)	0.507    */0.170         */-0.000        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.170/*         0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.497    0.170/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.170         */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   */0.170         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.496    0.170/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.497    0.170/*         0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.171/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.171/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   */0.171         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.509    0.171/*         -0.013/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[5]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   */0.171         */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/D    1
in_clk(R)->in_spi_clk_i(R)	0.022    0.171/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.000   */0.171         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.540    */0.171         */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.479    */0.171         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/TI    1
in_clk(R)->in_clk(R)	0.524    */0.171         */-0.014        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.535    */0.171         */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	0.528    */0.171         */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.516    0.172/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.172/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.172/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.172         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   */0.172         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.172/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.172/*         0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.001   */0.172         */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.172/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.172         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.172/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.173/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.173/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/TI    1
in_tck_i(R)->in_tck_i(R)	0.007    */0.173         */0.000         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.173/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.173/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.173/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.018   0.173/*         0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/TI    1
in_clk(R)->in_clk(R)	0.481    */0.173         */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.173/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.504    */0.173         */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.520    */0.174         */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.174/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.174/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.174/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.507    0.174/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.174/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.174/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/TI    1
in_clk(R)->in_clk(R)	0.499    0.174/*         -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.533    */0.174         */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.479    */0.174         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.174/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.174/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.174         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/TI    1
in_clk(R)->in_clk(R)	0.517    */0.174         */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.479    */0.174         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.174         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/TI    1
in_tck_i(R)->clk_jtag(R)	0.000    */0.174         */0.500         out_tdo_o    1
in_clk(R)->in_clk(R)	0.479    */0.174         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.174         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/TI    1
in_clk(R)->in_clk(R)	0.479    */0.174         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/TI    1
in_clk(R)->in_clk(R)	0.518    */0.175         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[4]    1
in_tck_i(R)->in_tck_i(R)	-0.019   0.175/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/TE    1
in_clk(R)->in_clk(R)	0.526    0.175/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.017   0.175/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.175/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.175/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.019   0.175/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.019   0.176/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.019   0.176/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.019   0.176/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/TE    1
in_clk(R)->in_clk(R)	0.524    0.176/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.020   0.176/*         0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.176/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.023   0.176/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.023   0.176/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.176/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/TE    1
in_clk(R)->in_clk(R)	0.541    */0.176         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.491    */0.176         */0.017         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_spi_clk_i(R)->clk_jtag(R)	0.000    */0.177         */0.500         out_spi_sdo3_o    1
in_clk(R)->in_clk(R)	0.508    */0.177         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[4]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.177/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.177/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.177/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/TI    1
in_clk(R)->in_clk(R)	0.502    0.177/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.512    */0.177         */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.539    */0.177         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.523    */0.177         */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[7]    1
in_clk(R)->in_spi_clk_i(R)	0.025    0.177/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[8]/D    1
in_clk(R)->in_clk(R)	0.520    0.177/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.177/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.508    */0.177         */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[9]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.023   0.177/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.178/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.023   0.178/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.023   0.178/*         0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	0.461    */0.178         */0.051         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.178/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.178/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.178/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.178/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.507    0.178/*         0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.178         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.020    0.178/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.178/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/TI    1
in_clk(R)->in_clk(R)	0.514    */0.178         */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.517    */0.178         */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.535    */0.178         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[4]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.178         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.178         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/TE    1
in_spi_clk_i(R)->clk_jtag(R)	0.000    0.178/*         0.500/*         out_spi_sdo0_o    1
in_clk(R)->in_clk(R)	0.530    */0.179         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/D    1
in_clk(R)->in_clk(R)	0.530    */0.179         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.179         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.179         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.179         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.179         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.179/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.179         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.019   0.179/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.179         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.179         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.179/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.179         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.179         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.493    0.179/*         0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.493    0.179/*         0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.179/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.488    0.180/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.180/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.488    0.180/*         0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.513    0.180/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.503    0.180/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.022   0.180/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.180/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.180/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	0.449    */0.180         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.449    */0.180         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/TI    1
in_clk(R)->in_clk(R)	0.449    */0.180         */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.180/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	0.512    */0.180         */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.441    */0.180         */0.056         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.506    */0.180         */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.023   0.181/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.529    */0.181         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[4]    1
in_spi_clk_i(R)->clk_jtag(R)	0.000    */0.181         */0.500         out_spi_sdo2_o    1
in_clk(R)->in_spi_clk_i(R)	0.020    0.181/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[20]/D    1
in_clk(R)->in_clk(R)	0.509    */0.181         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.528    */0.181         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.527    */0.182         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/D    1
in_clk(R)->in_clk(R)	0.505    0.182/*         -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[0]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.025   0.182/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	0.503    0.182/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.456    */0.182         */0.052         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.025   0.182/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.025   0.182/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.182         */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.182         */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.182         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.182         */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.182         */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.182         */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.182         */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.182         */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   */0.182         */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.183         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.526    0.183/*         -0.016/*        top_inst_core_region_i/data_ram_mux_i/port1_rvalid_o_reg/RN    1
in_clk(R)->in_clk(R)	0.500    0.183/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.183         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.510    */0.184         */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.184/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.184/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.454    */0.184         */0.053         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.454    */0.184         */0.053         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.184         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	0.483    0.184/*         0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.185         */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.522    */0.185         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.025   0.185/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.185         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.185         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.027   0.185/*         0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.441    */0.185         */0.055         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.185         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.444    */0.185         */0.055         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.185         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/D    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.185         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.027   0.185/*         0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/TI    1
in_tck_i(R)->in_tck_i(R)	0.023    */0.185         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.027   0.185/*         0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.185         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.025   0.185/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.185         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.185         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.185/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.185/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.185/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.185         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.185         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.185         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	0.521    */0.185         */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	0.444    */0.185         */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.185         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/TE    1
in_clk(R)->in_clk(R)	0.443    */0.186         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.186         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.186/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.186         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.186         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/TE    1
in_clk(R)->in_clk(R)	0.497    0.186/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.497    0.186/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.186         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.186         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/TI    1
in_clk(R)->in_clk(R)	0.443    */0.186         */0.052         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.186         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.186         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.513    */0.186         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[4]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.186/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.024   0.186/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.186         */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.187         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/TE    1
in_clk(R)->in_clk(R)	0.508    */0.187         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.538    */0.187         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.018    */0.187         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/TE    1
in_clk(R)->in_clk(R)	0.495    0.187/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	0.495    0.187/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.017    */0.187         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.187         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.026   0.187/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.496    0.187/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.495    0.187/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	0.495    0.187/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.187         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.187         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_addr_valid_reg/D    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.187         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.498    0.188/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.188         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/TE    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.188         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.536    */0.188         */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.495    0.188/*         0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.021    */0.188         */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.494    0.188/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/TI    1
in_clk(R)->in_clk(R)	0.494    0.188/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/TI    1
in_clk(R)->in_clk(R)	0.495    0.188/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/TI    1
in_clk(R)->in_clk(R)	0.494    0.188/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/TI    1
in_clk(R)->in_clk(R)	0.494    0.189/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.189         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.494    0.189/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.189         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.189         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.189         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.496    0.189/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.189         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.189         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.189         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.189         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.189         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.189         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.520    0.189/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.520    0.189/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.494    0.189/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.189         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.520    0.189/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.520    0.189/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    0.189/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.189         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.189         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.189         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/TE    1
in_clk(R)->in_clk(R)	0.494    0.189/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/TI    1
in_clk(R)->in_clk(R)	0.532    */0.189         */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.189         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.520    0.190/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.520    0.190/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.520    0.190/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.520    0.190/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.190         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.190         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.190         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.025   0.190/*         0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.025   0.190/*         0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/TI    1
in_clk(R)->in_clk(R)	0.535    */0.190         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.026   0.190/*         0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.190         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.190         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.190         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.190         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.190         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.190         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.190         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.190         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.190         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.190         */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.025   0.190/*         0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.190         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.190         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.190         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.190         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.190         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.190         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.013    */0.190         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.191         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.191         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.191         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.533    */0.191         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.191         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.191         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.512    */0.191         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.191         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.191         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.020    */0.191         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/TE    1
in_clk(R)->in_clk(R)	0.481    0.191/*         0.028/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.486    0.191/*         0.028/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.486    0.191/*         0.028/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.486    0.191/*         0.028/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.019    */0.191         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/TE    1
in_clk(R)->in_clk(R)	0.517    0.191/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.192         */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.517    0.192/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.517    0.192/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	0.517    0.192/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.517    0.192/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.517    0.192/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.517    0.192/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.525    */0.192         */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.517    0.192/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.192         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.192         */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.192         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.509    */0.193         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.012    */0.193         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.194/*         0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.021   0.194/*         0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.028   0.195/*         0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.522    */0.195         */-0.018        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.027   0.195/*         0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.027   0.195/*         0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/TI    1
in_clk(R)->in_clk(R)	0.515    */0.195         */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[7]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.027   0.195/*         0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.026   0.196/*         0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.027   0.197/*         0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.513    */0.198         */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[8]    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.198         */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.025   0.199/*         0.032/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.025   0.199/*         0.032/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.025   0.199/*         0.032/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.025   0.199/*         0.032/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.025   0.199/*         0.032/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.199         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.199         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.027   0.199/*         0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.200         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.200         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.200         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.200         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.200         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.014    */0.200         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.201/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.201         */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.031   0.201/*         0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.029   0.201/*         0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/TI    1
in_clk(R)->in_clk(R)	0.462    */0.201         */0.039         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.202/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.202/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.202         */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.031   0.202/*         0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.031   0.202/*         0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.031   0.202/*         0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.480    */0.202         */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/TI    1
in_clk(R)->in_clk(R)	0.502    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.202         */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.202         */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.519    */0.202         */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.502    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.202         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.499    */0.203         */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.203         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.203         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.203         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.203         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/TE    1
in_tck_i(R)->in_tck_i(R)	0.019    */0.203         */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.501    */0.203         */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.203/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.006   0.204/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.204         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.204         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.487    0.205/*         0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.487    0.205/*         0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.205         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.205         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.205         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.007   0.205/*         0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.205         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.205         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.206         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.206         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.534    */0.206         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/D    1
in_clk(R)->in_clk(R)	0.534    */0.206         */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.206         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.206         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.207         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.015    */0.207         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.209         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.016    */0.210         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.482    0.210/*         0.027/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.211         */-0.016        top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/D    1
in_clk(R)->in_clk(R)	0.528    */0.211         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/D    1
in_clk(R)->in_clk(R)	0.527    */0.213         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/D    1
in_clk(R)->in_clk(R)	0.527    */0.213         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/D    1
in_clk(R)->in_clk(R)	0.504    0.214/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/TI    1
in_clk(R)->in_clk(R)	0.504    0.214/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.215         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.215         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.215         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.215         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.216         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.217         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/D    1
in_clk(R)->in_clk(R)	0.521    */0.217         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.217         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.217         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.217         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.217         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/D    1
in_clk(R)->in_clk(R)	0.521    */0.217         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.217         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.217         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.217         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	0.521    */0.218         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/D    1
in_clk(R)->in_clk(R)	0.521    */0.218         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/D    1
in_clk(R)->in_clk(R)	0.521    */0.218         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/D    1
in_clk(R)->in_clk(R)	0.521    */0.218         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.219         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.219         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/TE    1
in_clk(R)->in_clk(R)	0.520    0.219/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.520    0.219/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.219         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	0.520    0.219/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.520    0.219/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.520    0.219/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.520    0.219/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.219         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/TE    1
in_clk(R)->in_clk(R)	0.520    0.219/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.498    0.220/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/TI    1
in_clk(R)->in_clk(R)	0.498    0.220/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/TI    1
in_clk(R)->in_clk(R)	0.497    0.220/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/TI    1
in_clk(R)->in_clk(R)	0.520    */0.220         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/D    1
in_clk(R)->in_clk(R)	0.520    */0.220         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/D    1
in_clk(R)->in_clk(R)	0.498    0.220/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/TI    1
in_clk(R)->in_clk(R)	0.498    0.220/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/TI    1
in_clk(R)->in_clk(R)	0.497    0.220/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/TI    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.497    0.220/*         0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/TI    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.520    */0.220         */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.220         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/TE    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.519    0.220/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.221         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/TE    1
in_clk(R)->in_clk(R)	0.518    0.221/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.221         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.221         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.221         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.221         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.221         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.222         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.222         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.222         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.223         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.223         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.223         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.223         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.223         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.223         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.030    */0.223         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.223         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.223         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.223         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.223         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.223         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.223         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.223         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.223         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.223         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.224         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.224         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.224         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.224         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.224         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.224         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.224         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.224         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.224         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.225         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/TE    1
in_spi_clk_i(R)->clk_jtag(R)	0.000    */0.225         */0.500         out_spi_sdo1_o    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.225         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.225         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.225         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.225         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.225         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/TE    1
in_clk(R)->in_clk(R)	0.513    0.226/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.513    0.226/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.226         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.017   0.226/*         0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.226         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.226         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.518    0.227/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.227         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.227         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.227         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.227         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.529    */0.227         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.227         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.227         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.227         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.227         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.227         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.018   0.227/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.019   0.228/*         0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.228         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.228         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.010    */0.228         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.228         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.228         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.228         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.228         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.228         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.228         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.228         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.228         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.228         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.228         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.228         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.229         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.229         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.008    */0.229         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.229         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.229         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.229         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.009    */0.229         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.229         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.229         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.229         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.229         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.229         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.515    0.229/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.515    0.229/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.515    0.229/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.230         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.230         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.230         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.230         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.007    */0.231         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.231         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.513    0.232/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	0.458    */0.232         */-0.038        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.232         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.233         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.233         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.011    */0.233         */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.236         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.236         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.031    */0.236         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.527    */0.238         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.238         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.238         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.528    */0.239         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.470    0.239/*         0.042/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.240         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.240         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.240         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.005    */0.240         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.240         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.240         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.240         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.004    */0.240         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.469    0.241/*         0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.469    0.241/*         0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.241         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.241         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.241         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.526    */0.241         */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.241         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.241         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.241         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.003    */0.241         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.242         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.242         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.242         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.242         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.243         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.243         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.243         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.243         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.243         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.243         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.243         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.243         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.243         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.243         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.524    */0.243         */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.244         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.244         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.244         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.245         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.246         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.246         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.246         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.246         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.246         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.247         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.247         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.247         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.248         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.248         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.520    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.520    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.520    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.520    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.520    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.519    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.519    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.519    0.248/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_tck_i(R)->in_tck_i(R)	-0.002   0.251/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.252/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.003   0.252/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.004   0.253/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.514    0.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.255/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.255/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/TE    1
in_tck_i(R)->in_tck_i(R)	-0.005   0.255/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.255         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.255         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.256         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.256         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.256         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.256         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.520    0.256/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.520    0.257/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.520    0.257/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.520    0.257/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.257         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.257/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.257/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.257/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.257/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.257/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.257/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.257         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.257         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.257         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.258         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.258/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.258/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.259         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.259         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.259         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.259         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.259         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.259         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.517    0.259/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.260         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.260/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.260         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.260         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.260/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.003   0.260/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.261/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.261/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.261/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.004   0.261/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.515    0.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.515    0.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.515    0.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.515    0.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.515    0.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.515    0.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.515    0.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.515    0.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.513    0.263/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.513    0.263/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.513    0.263/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.513    0.263/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.263         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/TE    1
in_clk(R)->in_clk(R)	0.513    0.263/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.263         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	-0.006   0.264/*         0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.264         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.265         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.265         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.265         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.265         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.265         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.265         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/TE    1
in_clk(R)->in_clk(R)	0.509    0.266/*         0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.266         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.267         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.267         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.029    */0.268         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.268         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.268         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.268         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.269         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.269         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.269         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.269         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.269         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.269         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.025    */0.270         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.270         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.271         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.271         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.271         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.271         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.271         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.271         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.272         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/TE    1
in_clk(R)->in_clk(R)	0.503    0.272/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.504    0.272/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/RN    1
in_clk(R)->in_clk(R)	0.504    0.272/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.504    0.272/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.503    0.272/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.502    0.273/*         0.003/*         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.502    0.273/*         0.003/*         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.502    0.274/*         0.003/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.274         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/TE    1
in_clk(R)->in_clk(R)	0.502    0.274/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.502    0.274/*         0.003/*         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.502    0.274/*         0.003/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.502    0.274/*         0.003/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.274         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.275         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.275         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.275         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.275         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.275         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.275         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.021    */0.275         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.277         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.277         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.278         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.027    */0.278         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.026    */0.278         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.529    0.278/*         -0.017/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.529    0.278/*         -0.017/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.279         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.024    */0.279         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.525    0.281/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.282         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.282         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.525    0.282/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.282         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.282         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.525    0.282/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.282         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.525    0.282/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.023    */0.282         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.282         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.283         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.022    */0.283         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.488    0.288/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.488    0.288/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.488    0.288/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.488    0.288/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.488    0.288/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.488    0.288/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.517    0.290/*         -0.013/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    0.290/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg/RN    1
in_clk(R)->in_clk(R)	0.515    0.291/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.515    0.291/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.515    0.291/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.514    0.292/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.292/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.529    0.293/*         -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.293/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.513    0.294/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.513    0.294/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    0.304/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.517    0.304/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.502    0.305/*         -0.006/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.502    0.305/*         -0.006/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.502    0.305/*         -0.006/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.511    0.311/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.511    0.311/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    0.312/*         -0.016/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.504    0.318/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.504    0.318/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.502    0.319/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.502    0.319/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.502    0.319/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.502    0.320/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.506    0.321/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.506    0.321/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.506    0.321/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.506    0.321/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.506    0.321/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.506    0.321/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.530    0.322/*         -0.017/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.515    0.322/*         -0.013/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.504    0.324/*         -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.504    0.324/*         -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.503    0.324/*         -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.503    0.324/*         -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.504    0.324/*         -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.503    0.324/*         -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_spi_clk_i(R)->clk_jtag(R)	0.000    0.325/*         0.500/*         out_spi_mode_o[0]    1
in_clk(R)->in_clk(R)	0.505    0.332/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.505    0.332/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.505    0.332/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.505    0.332/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.505    0.332/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.505    0.332/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.505    0.332/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.505    0.332/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.518    0.334/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.503    0.334/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.503    0.334/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.518    0.334/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.503    0.334/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.503    0.334/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.503    0.334/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.503    0.334/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.503    0.334/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.503    0.334/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.517    0.334/*         -0.013/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.503    0.335/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.514    0.338/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.338/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.505    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.504    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.532    0.348/*         -0.018/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.504    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.504    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.532    0.348/*         -0.018/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.504    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.504    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.504    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.504    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.504    0.348/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.504    0.349/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.502    0.349/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.514    0.349/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.502    0.350/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.513    0.350/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.513    0.351/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.513    0.351/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.513    0.351/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.521    0.359/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.506    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.506    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.506    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.506    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.506    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.506    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.506    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.505    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.505    0.374/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.506    0.375/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.505    0.375/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.505    0.375/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.505    0.375/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.512    0.379/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.512    0.379/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.512    0.379/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.512    0.379/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.512    0.380/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_spi_clk_i(R)->clk_jtag(R)	0.000    */0.382         */0.500         out_spi_mode_o[1]    1
in_clk(R)->in_clk(R)	0.509    0.382/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.509    0.382/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.509    0.383/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.528    0.387/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.528    0.392/*         -0.017/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/RN    1
in_clk(R)->in_clk(R)	0.527    0.392/*         -0.017/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/RN    1
in_clk(R)->in_clk(R)	0.527    0.392/*         -0.017/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg/RN    1
in_clk(R)->in_clk(R)	0.527    0.392/*         -0.017/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg/RN    1
in_clk(R)->in_clk(R)	0.527    0.392/*         -0.017/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.504    0.396/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.518    0.397/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.513    0.405/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.513    0.405/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.513    0.405/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.513    0.405/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.513    0.405/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.492    0.409/*         0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.492    0.409/*         0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.492    0.409/*         0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.492    0.409/*         0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.510    0.409/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.509    0.411/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.509    0.411/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.509    0.411/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.509    0.411/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.502    0.413/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.502    0.413/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.502    0.413/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.506    0.414/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.506    0.414/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.506    0.415/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.531    0.417/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.530    0.417/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.504    0.421/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.503    0.423/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    0.424/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.518    0.424/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.518    0.424/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.518    0.424/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.518    0.424/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.516    0.426/*         -0.002/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.498    0.426/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.498    0.426/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.498    0.426/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.498    0.426/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.498    0.427/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.497    0.427/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.497    0.427/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.497    0.427/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.497    0.427/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.497    0.428/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.497    0.428/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.515    0.428/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.514    0.428/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.428/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.514    0.428/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.514    0.428/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.429/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.513    0.430/*         -0.001/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.493    0.433/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.493    0.433/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.493    0.433/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.493    0.433/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.434/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.514    0.434/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.512    0.436/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.512    0.436/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.512    0.436/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.505    0.438/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.505    0.438/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.501    0.440/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.501    0.440/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.501    0.441/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.501    0.441/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.501    0.441/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.501    0.441/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.501    0.441/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.505    0.442/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.505    0.442/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.505    0.442/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.504    0.443/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.504    0.443/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.504    0.444/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.504    0.444/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.504    0.444/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.504    0.444/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.504    0.444/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.504    0.444/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.504    0.444/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.496    0.446/*         -0.001/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.531    0.447/*         -0.017/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.531    0.447/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.531    0.447/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.531    0.447/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.531    0.447/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.531    0.447/*         -0.017/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.453/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.520    0.453/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.520    0.454/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    0.454/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.454/*         -0.016/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.454/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.454/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    0.455/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.523    0.455/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.523    0.455/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.517    0.457/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.517    0.457/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.516    0.457/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.514    0.457/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.528    0.458/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.528    0.458/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.528    0.458/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.528    0.458/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.511    0.460/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.511    0.460/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.511    0.460/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.511    0.460/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.511    0.460/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.511    0.460/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.524    0.462/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.462/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.462/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.462/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    0.463/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.514    0.464/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.509    0.464/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.509    0.464/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.508    0.464/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.508    0.464/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.508    0.465/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.509    0.465/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.508    0.465/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.508    0.465/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.508    0.465/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.508    0.465/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.522    0.465/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.465/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.465/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.465/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.465/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.465/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.512    0.465/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.512    0.465/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.512    0.466/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.512    0.466/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.512    0.466/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.515    0.471/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.514    0.472/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.504    0.474/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.504    0.474/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.506    0.475/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.506    0.475/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.505    0.476/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.532    0.477/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.531    0.477/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.524    0.479/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.524    0.479/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.524    0.479/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.524    0.479/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.524    0.479/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.524    0.479/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.524    0.480/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    0.480/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.516    0.480/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.516    0.480/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.516    0.480/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.516    0.480/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.516    0.480/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.515    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.515    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.515    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.515    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.515    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.516    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.516    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.516    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.516    0.482/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.515    0.482/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.521    0.482/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.515    0.482/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    0.482/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.520    0.483/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    0.483/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.520    0.483/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.520    0.483/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.513    0.483/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.520    0.483/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.524    0.483/*         -0.016/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    0.483/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.512    0.484/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.512    0.484/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.512    0.484/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.512    0.484/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.512    0.484/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.524    0.484/*         -0.016/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.484/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.484/*         -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.524    0.484/*         -0.016/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.484/*         -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.524    0.484/*         -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.519    0.484/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.484/*         -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    0.485/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.512    0.485/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.512    0.485/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.531    0.486/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.530    0.486/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.487/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    0.487/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    0.487/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.488/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.521    0.488/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.488/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.527    0.488/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.527    0.489/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.527    0.489/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.527    0.489/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.527    0.489/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.527    0.489/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.514    0.490/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.513    0.490/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    0.491/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.524    0.491/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.524    0.491/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.524    0.491/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.523    0.491/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.523    0.491/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.523    0.491/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.522    0.492/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.521    0.496/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.496/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.496/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.496/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.533    0.502/*         -0.019/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.533    0.502/*         -0.019/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.514    0.502/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.533    0.502/*         -0.019/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.532    0.503/*         -0.019/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.503/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.503/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.503/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.503/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.504    0.504/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.504    0.504/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.509    0.504/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.509    0.505/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.509    0.505/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.509    0.506/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.510    0.506/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.507    0.507/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.507    0.507/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.507    0.507/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.507    0.507/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.507    0.507/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.507    0.507/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.526    0.509/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    0.509/*         -0.018/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.525    0.509/*         -0.018/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    0.510/*         -0.018/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.525    0.510/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    0.510/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.525    0.510/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    0.510/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    0.513/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.531    0.515/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.531    0.515/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.530    0.517/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.530    0.518/*         -0.016/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.518/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.529    0.518/*         -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.529    0.518/*         -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    0.521/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    0.522/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.525    0.522/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.513    0.522/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.526/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.526/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.526/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.526/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.526/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.526/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.526/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.526/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.507    0.532/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.507    0.533/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.507    0.533/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.507    0.533/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.507    0.533/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.508    0.534/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.508    0.534/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.508    0.534/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.508    0.534/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.508    0.534/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.508    0.534/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.508    0.535/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.508    0.535/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.508    0.535/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.508    0.535/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.508    0.535/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.508    0.535/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.508    0.535/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.504    0.535/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.504    0.535/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.504    0.535/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.504    0.535/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.507    0.535/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.507    0.536/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.521    0.536/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.521    0.536/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.506    0.536/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.540    0.537/*         -0.041/*        top_inst_core_region_i/lsu_resp_CS_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.505    0.537/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.505    0.538/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.504    0.538/*         0.002/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.505    0.538/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.538/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.519    0.538/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.519    0.538/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.519    0.538/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.519    0.538/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.504    0.539/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.503    0.539/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.503    0.539/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.503    0.539/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.503    0.539/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.501    0.546/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.501    0.546/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.501    0.547/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.524    0.547/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.511    0.558/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.510    0.559/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.510    0.559/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.506    0.562/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.506    0.562/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.506    0.562/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.562/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.514    0.562/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.506    0.562/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.506    0.562/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.562/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.514    0.562/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.514    0.562/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.513    0.563/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.513    0.563/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.513    0.563/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.513    0.563/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.513    0.563/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.513    0.563/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.505    0.563/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.527    0.564/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.511    0.565/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.511    0.565/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.511    0.565/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.511    0.565/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.511    0.565/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.511    0.565/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.511    0.565/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.506    0.565/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.506    0.566/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.506    0.566/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.506    0.566/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.506    0.566/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.506    0.566/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.526    0.566/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.020    0.568/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[19]/SN    1
clk_jtag(R)->in_tck_i(R)	0.020    0.568/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[17]/SN    1
clk_jtag(R)->in_tck_i(R)	0.020    0.568/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[9]/SN    1
clk_jtag(R)->in_tck_i(R)	0.020    0.568/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[8]/SN    1
clk_jtag(R)->in_tck_i(R)	0.020    0.568/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[20]/SN    1
in_clk(R)->in_clk(R)	0.524    0.568/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.524    0.569/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.524    0.569/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.524    0.569/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.524    0.569/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.520    0.570/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.520    0.570/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.519    0.571/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.572/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.521    0.572/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.521    0.572/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.521    0.572/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.521    0.572/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.517    0.575/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.517    0.576/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.517    0.576/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.517    0.576/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.517    0.576/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.517    0.576/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.517    0.576/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.532    0.577/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.586/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.520    0.587/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.520    0.587/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.520    0.587/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.520    0.587/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.520    0.587/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.591/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.514    0.591/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.514    0.591/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.514    0.591/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.514    0.591/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.514    0.591/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.515    0.592/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.515    0.592/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.515    0.592/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.528    0.594/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.514    0.594/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.526    0.596/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.526    0.596/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.526    0.596/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.526    0.596/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.508    0.597/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.508    0.597/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.524    0.597/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.508    0.597/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.508    0.597/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.508    0.597/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.508    0.597/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.508    0.598/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.508    0.598/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.508    0.598/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.508    0.598/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.508    0.598/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.508    0.598/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.532    0.603/*         -0.019/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    0.604/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.517    0.605/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.517    0.605/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.517    0.605/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.517    0.605/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.517    0.605/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.517    0.605/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.016   */0.607         */0.024         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/D    1
in_clk(R)->in_clk(R)	0.530    0.608/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.530    0.608/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.530    0.609/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.530    0.609/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.530    0.609/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.530    0.609/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.525    0.609/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.525    0.609/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.610/*         -0.031/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[10]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.610/*         -0.031/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[16]/SN    1
in_clk(R)->in_clk(R)	0.511    0.611/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.511    0.611/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.511    0.611/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.522    0.613/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.614/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.614/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.614/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.614/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.614/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.616/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.616/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.616/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.616/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.616/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.616/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.616/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.526    0.618/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.520    0.618/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    0.619/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    0.620/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.620/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.514    0.620/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.514    0.620/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.510    0.624/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.510    0.624/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.510    0.624/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.510    0.624/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.510    0.625/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.510    0.625/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.511    0.625/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.511    0.625/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.511    0.625/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.508    0.627/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.506    0.629/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.506    0.629/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.506    0.629/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.506    0.629/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.506    0.629/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.506    0.629/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.506    0.629/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.506    0.629/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.521    0.630/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.521    0.631/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	0.508    0.633/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.508    0.633/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.508    0.633/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.506    0.633/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.507    0.633/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.507    0.633/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.545    0.633/*         -0.031/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.507    0.634/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.506    0.634/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.506    0.634/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.506    0.634/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.635/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/RN    1
in_clk(R)->in_clk(R)	0.517    0.635/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.637/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.038   0.640/*         0.045/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/TI    1
clk_jtag(R)->in_tck_i(R)	0.039    0.642/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[13]/SN    1
in_clk(R)->in_clk(R)	0.522    0.642/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.522    0.642/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.522    0.642/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.522    0.642/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.522    0.642/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.642/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[14]/SN    1
in_clk(R)->in_clk(R)	0.520    0.646/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.520    0.646/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.522    0.648/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    0.648/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    0.648/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.648/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    0.648/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    0.648/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.648/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    0.648/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.020    0.649/*         -0.019/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.522    0.649/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.517    0.649/*         -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.515    0.649/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.515    0.649/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.515    0.649/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.514    0.650/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.514    0.650/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.514    0.650/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.514    0.650/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.514    0.650/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.514    0.650/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.520    0.650/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.512    0.652/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.519    0.652/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.652/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.652/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.512    0.652/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.512    0.652/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.519    0.652/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.517    0.652/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.517    0.652/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.518    0.653/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.518    0.653/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.518    0.653/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.518    0.653/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.518    0.653/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.516    0.653/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.516    0.653/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.516    0.653/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.014    0.654/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.517    0.654/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg/RN    1
in_clk(R)->in_clk(R)	0.516    0.654/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.516    0.654/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.516    0.654/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.013    0.655/*         -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_data_tx_ready_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.013    0.655/*         -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.549    0.657/*         -0.033/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.520    0.659/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.510    0.660/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.506    0.660/*         -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.506    0.660/*         -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.506    0.660/*         -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.506    0.660/*         -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.510    0.660/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.510    0.661/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.545    0.661/*         -0.032/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.510    0.661/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.007    0.661/*         -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.509    0.661/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.510    0.661/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.510    0.661/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.545    0.661/*         -0.032/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.510    0.661/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.006    0.662/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.006    0.662/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.006    0.662/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.666/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.666/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.666/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.667/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.668/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.668/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    0.669/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.530    0.670/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.530    0.670/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	-0.002   0.671/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	-0.002   0.671/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	-0.002   0.671/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/RN    1
in_clk(R)->in_clk(R)	0.528    0.672/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	0.527    0.673/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.527    0.673/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.527    0.674/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.527    0.674/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.526    0.674/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.527    0.674/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.527    0.674/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.527    0.674/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	-0.006   0.674/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.514    0.677/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.514    0.677/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.677/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.514    0.677/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.524    0.677/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.524    0.678/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.512    0.678/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.512    0.678/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.512    0.678/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.512    0.679/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.512    0.679/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.512    0.679/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.512    0.679/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.512    0.679/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.512    0.679/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.512    0.679/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.512    0.679/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.494    0.679/*         -0.007/*        top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/RN    1
in_clk(R)->in_clk(R)	0.523    0.680/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    0.680/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    0.680/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    0.680/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    0.681/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.519    0.681/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.681/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.681/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.681/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.681/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.681/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.681/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.682/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.520    0.682/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.520    0.682/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.520    0.682/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.518    0.682/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.518    0.682/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.518    0.683/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.524    0.683/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    0.683/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.524    0.683/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.023    0.685/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_valid_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.024    0.685/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.515    0.686/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.023    0.686/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.023    0.686/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.023    0.686/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_upd_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.023    0.686/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.686/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    0.686/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.023    0.686/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_done_reg_reg/RN    1
in_clk(R)->in_clk(R)	0.520    0.686/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.520    0.686/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.520    0.686/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.520    0.686/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.520    0.686/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    0.686/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    0.686/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.023    0.687/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.023    0.687/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.512    0.688/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.512    0.688/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.512    0.688/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.512    0.688/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.514    0.688/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.689/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.514    0.689/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.514    0.689/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.514    0.689/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.528    0.690/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.528    0.690/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.511    0.690/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.528    0.690/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.528    0.690/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.528    0.690/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.528    0.690/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.511    0.690/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.528    0.691/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.691/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.691/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.691/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.691/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.691/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.691/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.691/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.691/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.691/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.692/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.693/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.693/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.693/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.694/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.694/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.003    0.695/*         0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.508    0.695/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.508    0.695/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.508    0.695/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.002    0.695/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.002    0.696/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.002    0.696/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.002    0.696/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.002    0.696/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.001    0.696/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.002    0.696/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.001    0.696/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.046    0.696/*         -0.040/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/SN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	-0.001   0.697/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.697/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.697/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.521    0.697/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	-0.001   0.698/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	-0.002   0.699/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.501    0.700/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.501    0.700/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.500    0.700/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.500    0.701/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.041    0.701/*         -0.035/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.525    0.703/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.525    0.703/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.525    0.703/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.005    0.703/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.005    0.703/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.005    0.703/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.005    0.703/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.005    0.703/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.512    0.706/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.522    0.706/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.512    0.706/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.708/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.494    0.709/*         0.005/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.494    0.709/*         0.005/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.494    0.709/*         0.005/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.518    0.711/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.518    0.711/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.518    0.711/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.518    0.711/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.026    0.711/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.029    0.712/*         -0.021/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[11]/SN    1
clk_jtag(R)->in_tck_i(R)	0.029    0.712/*         -0.021/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[15]/SN    1
in_clk(R)->in_clk(R)	0.490    0.713/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.490    0.713/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.490    0.713/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.489    0.713/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.490    0.713/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.490    0.713/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.489    0.713/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.490    0.713/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.489    0.714/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.489    0.714/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.489    0.714/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.489    0.714/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.027    0.714/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[4]/SN    1
clk_jtag(R)->in_tck_i(R)	0.026    0.714/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[12]/SN    1
clk_jtag(R)->in_tck_i(R)	0.026    0.714/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[6]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	0.021    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.021    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.021    0.716/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.510    0.719/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.720/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.720/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.721/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.721/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.015    0.723/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.015    0.723/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.723/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.723/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.015    0.723/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.723/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.015    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.015    0.724/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.724/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.724/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.724/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.724/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.724/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.724/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.725/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.725/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.725/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.725/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.725/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.725/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.725/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.725/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.725/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.725/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.725/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.726/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.726/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.727/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.727/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.728/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.728/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.728/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.501    0.728/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.501    0.728/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.728/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.728/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.521    0.728/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.521    0.728/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.521    0.728/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.521    0.728/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.728/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.729/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.729/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.729/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.729/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.017    0.729/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.521    0.729/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.521    0.729/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.543    0.729/*         -0.029/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.543    0.729/*         -0.029/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.729/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.729/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.729/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.039    0.730/*         -0.031/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/SN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.732/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.732/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.732/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.732/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.732/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.732/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.514    0.734/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.512    0.735/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.512    0.735/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.512    0.735/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.512    0.735/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.003    0.737/*         0.003/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/RN    1
clk_jtag(R)->in_tck_i(R)	0.003    0.737/*         0.003/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.510    0.737/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.003    0.737/*         0.003/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/RN    1
clk_jtag(R)->in_tck_i(R)	0.003    0.737/*         0.003/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/RN    1
clk_jtag(R)->in_tck_i(R)	0.003    0.737/*         0.003/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/RN    1
clk_jtag(R)->in_tck_i(R)	0.003    0.737/*         0.003/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/RN    1
clk_jtag(R)->in_tck_i(R)	0.002    0.738/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.002    0.738/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/RN    1
clk_jtag(R)->in_tck_i(R)	0.002    0.738/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.002    0.738/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/RN    1
in_clk(R)->in_clk(R)	0.510    0.739/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.510    0.739/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.509    0.740/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.510    0.740/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.531    0.740/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.001   0.741/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.507    0.741/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.508    0.741/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.508    0.741/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.508    0.741/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.508    0.741/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.508    0.741/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.508    0.742/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.508    0.742/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.508    0.742/*         -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.530    0.742/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.530    0.742/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.039    0.743/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[3]/SN    1
clk_jtag(R)->in_tck_i(R)	0.039    0.743/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]/SN    1
clk_jtag(R)->in_tck_i(R)	0.039    0.743/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.745/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.745/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.745/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]/SN    1
in_clk(R)->in_clk(R)	0.512    0.747/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.512    0.747/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.512    0.747/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    0.750/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    0.750/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    0.751/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.521    0.751/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    0.751/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.521    0.751/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    0.751/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.752/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.752/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.752/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.752/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.752/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.752/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.752/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.752/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.752/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.752/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.753/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.753/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.753/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg/RN    1
in_clk(R)->in_clk(R)	0.525    0.753/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.754/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.524    0.754/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.524    0.754/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.517    0.754/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.517    0.755/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.517    0.755/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.517    0.761/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.517    0.761/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.517    0.761/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.517    0.761/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.517    0.761/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.517    0.762/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.517    0.762/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.517    0.762/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.517    0.762/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.517    0.762/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.517    0.762/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.517    0.762/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.764/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.764/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.764/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.764/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.764/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.764/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.022    0.765/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_addr_valid_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.767/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.767/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.767/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.767/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.767/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.767/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.767/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/RN    1
in_clk(R)->in_clk(R)	0.511    0.768/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.768/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.768/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.509    0.770/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.509    0.770/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.509    0.770/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.770/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.770/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.531    0.770/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.531    0.770/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.770/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.531    0.771/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[27]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[26]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]/SN    1
in_clk(R)->in_clk(R)	0.531    0.771/*         -0.018/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[24]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[18]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[7]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[25]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[23]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[22]/SN    1
clk_jtag(R)->in_tck_i(R)	0.041    0.771/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[21]/SN    1
in_clk(R)->in_clk(R)	0.507    0.771/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.772/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.772/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.039    0.772/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[2]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.772/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.772/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.772/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.525    0.772/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.772/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.039    0.772/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[5]/SN    1
in_clk(R)->in_clk(R)	0.525    0.772/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.772/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.773/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.773/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.773/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.773/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.016    0.773/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.774/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.774/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[31]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.774/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.774/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.774/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.774/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[30]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.774/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.774/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.774/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.774/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.774/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.774/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.774/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.522    0.776/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    0.776/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.522    0.776/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.522    0.776/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    0.776/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.526    0.776/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.526    0.776/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    0.776/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.521    0.777/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.521    0.777/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.002    0.777/*         0.006/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.524    0.777/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.523    0.778/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.523    0.778/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.001    0.778/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.001    0.778/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.523    0.779/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.001    0.779/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.001    0.779/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.000    0.779/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.521    0.779/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    0.779/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.521    0.779/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.519    0.780/*         -0.003/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.001   0.780/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[32]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.001   0.780/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.001   0.780/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.001   0.780/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.002   0.781/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.003   0.781/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.003   0.781/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.003   0.781/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.003   0.781/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.003   0.781/*         0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.523    0.783/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.523    0.783/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.523    0.783/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.005   0.783/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.523    0.783/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.518    0.784/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.518    0.784/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    0.784/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.517    0.787/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.509    0.789/*         -0.006/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.508    0.790/*         -0.004/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.511    0.794/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.511    0.794/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.511    0.794/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.511    0.794/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.511    0.794/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.509    0.796/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.509    0.796/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.509    0.796/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.508    0.796/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.508    0.796/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.508    0.797/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.508    0.797/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.508    0.797/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.508    0.797/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.508    0.797/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.500    0.798/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.798/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/RN    1
in_clk(R)->in_clk(R)	0.525    0.799/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.799/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.800/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.019    0.800/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.801/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.801/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.801/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.801/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.801/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.801/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.018    0.801/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.808/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.808/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.809/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.810/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.811/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.811/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.811/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.813/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.814/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.814/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.523    0.815/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.517    0.820/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.517    0.821/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.512    0.826/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.512    0.826/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.510    0.828/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.510    0.828/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.510    0.828/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.509    0.828/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.520    0.845/*         -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.846/*         -0.016/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    0.847/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.518    0.847/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.518    0.847/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	0.521    0.850/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.521    0.850/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.513    0.852/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.513    0.852/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.513    0.852/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.510    0.854/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.510    0.855/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.510    0.855/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.510    0.855/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.515    0.855/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.515    0.855/*         -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.022    0.859/*         -0.014/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[29]/SN    1
clk_jtag(R)->in_tck_i(R)	0.022    0.859/*         -0.014/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]/SN    1
clk_jtag(R)->in_tck_i(R)	0.022    0.859/*         -0.014/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[28]/SN    1
clk_jtag(R)->in_tck_i(R)	0.021    0.860/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]/SN    1
clk_jtag(R)->in_tck_i(R)	0.008    0.866/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.008    0.866/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.008    0.866/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.008    0.866/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.008    0.866/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.008    0.866/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.007    0.867/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.007    0.867/*         -0.001/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.004    0.870/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.004    0.870/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.520    0.870/*         -0.016/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    0.872/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.518    0.872/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.518    0.872/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.518    0.872/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.518    0.872/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.513    0.877/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.513    0.877/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.513    0.877/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.513    0.877/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.513    0.877/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.513    0.877/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.522    0.879/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.523    0.879/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.522    0.879/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.523    0.879/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.523    0.879/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.523    0.879/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.523    0.879/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.523    0.879/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.523    0.879/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.522    0.879/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.522    0.880/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.522    0.880/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.522    0.880/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.522    0.880/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.002   0.882/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.002   0.882/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.002   0.882/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.002   0.882/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.002   0.882/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.002   0.883/*         0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.517    0.885/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.005   0.886/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.006   0.887/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.006   0.887/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.006   0.887/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.006   0.887/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.006   0.887/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	-0.006   0.887/*         0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.514    0.888/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.513    0.888/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    0.889/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.890/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.890/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.890/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]/SN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.895/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.895/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.895/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.895/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.897/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.897/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.897/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.897/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.898/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.898/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.899/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.517    0.899/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.899/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.899/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.517    0.899/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.515    0.902/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.512    0.904/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.512    0.904/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.512    0.904/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.523    0.907/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.522    0.909/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.522    0.909/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.522    0.909/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.523    0.909/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.522    0.909/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.523    0.909/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.523    0.909/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.523    0.909/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.519    0.911/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.519    0.912/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.519    0.912/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.519    0.912/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.519    0.912/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.519    0.913/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.519    0.913/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.519    0.913/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.519    0.913/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.519    0.913/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.517    0.913/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.519    0.913/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.519    0.913/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.913/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.913/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    0.914/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.914/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.914/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.914/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.914/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.514    0.916/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.514    0.916/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.514    0.916/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.919/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]/SN    1
clk_jtag(R)->in_tck_i(R)	0.035    0.922/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]/SN    1
clk_jtag(R)->in_tck_i(R)	0.035    0.922/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.922/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.034    0.922/*         -0.026/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.922/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.922/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.922/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.016    0.922/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.034    0.923/*         -0.026/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/SN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.017    0.923/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.924/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.924/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.015    0.925/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.925/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    0.926/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.507    0.935/*         0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.507    0.935/*         0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.507    0.935/*         0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.504    0.938/*         -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.504    0.938/*         -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.944/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.944/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/data_out_shift_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.944/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.945/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg/RN    1
in_clk(R)->in_clk(R)	0.497    0.945/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.497    0.945/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.497    0.945/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.497    0.945/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.497    0.945/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.497    0.945/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.497    0.945/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.497    0.945/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    0.945/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/RN    1
in_clk(R)->in_clk(R)	0.515    0.945/*         0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.515    0.945/*         0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.515    0.945/*         0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.515    0.945/*         0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    0.945/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/RN    1
in_clk(R)->in_clk(R)	0.515    0.945/*         0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.515    0.945/*         0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    0.945/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    0.946/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.946/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.947/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.947/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.947/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.947/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.947/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.947/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.510    0.950/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.510    0.950/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.510    0.950/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	0.510    0.950/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	0.510    0.950/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.510    0.950/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	0.510    0.950/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	0.510    0.950/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.951/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.951/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.953/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.953/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.010    0.953/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.505    0.956/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.519    0.963/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.963/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    0.963/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    0.963/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    0.963/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.497    0.963/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.516    0.966/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.516    0.966/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.516    0.966/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.516    0.966/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.516    0.966/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.516    0.967/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.516    0.967/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.516    0.967/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.515    0.968/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.515    0.968/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.515    0.969/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.515    0.969/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.515    0.969/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.515    0.969/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.515    0.969/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.515    0.969/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.515    0.969/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.529    0.969/*         -0.014/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.529    0.969/*         -0.014/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.513    0.970/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.513    0.970/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.513    0.970/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.513    0.970/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.513    0.970/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.513    0.970/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.513    0.970/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.511    0.972/*         -0.004/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.510    0.973/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.510    0.973/*         -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.524    0.975/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.524    0.975/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.524    0.975/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.522    0.976/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.522    0.976/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.522    0.976/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.522    0.976/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.522    0.976/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.981/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.981/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.981/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.981/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.981/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.981/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.981/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    0.981/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.981/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    0.982/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.987/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]/SN    1
clk_jtag(R)->in_tck_i(R)	0.037    0.987/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]/SN    1
in_clk(R)->in_clk(R)	0.520    0.993/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.520    0.993/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.520    0.994/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.520    0.994/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.519    0.995/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.515    0.998/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.514    0.999/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.514    0.999/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.514    0.999/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.527    0.999/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.000/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.001/*         -0.014/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.526    1.001/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.001/*         -0.014/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.526    1.001/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.526    1.001/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.521    1.002/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.002/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.002/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.511    1.002/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.511    1.002/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.511    1.002/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.511    1.002/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.511    1.002/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.511    1.003/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.511    1.003/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.511    1.003/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.511    1.003/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.003/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	0.519    1.003/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	0.519    1.003/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.003/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.003/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	0.519    1.003/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	0.518    1.004/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.518    1.004/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.518    1.004/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.518    1.004/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.518    1.004/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.518    1.004/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.523    1.004/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.518    1.004/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.004/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.005/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.511    1.005/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.511    1.005/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.005/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.007/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.007/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.007/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.007/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.521    1.007/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.007/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.007/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.010/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.014    1.010/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.011/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.011/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.011/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.011/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.011/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.011/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.011/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    1.012/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.012/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.012/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    1.012/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    1.012/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.012/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    1.012/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.011    1.012/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.514    1.013/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.513    1.013/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.038    1.013/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]/SN    1
in_clk(R)->in_clk(R)	0.514    1.013/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.038    1.013/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    1.013/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.513    1.014/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.513    1.014/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.513    1.014/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.036    1.015/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]/SN    1
clk_jtag(R)->in_tck_i(R)	0.036    1.015/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	0.036    1.015/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.509    1.017/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.033    1.018/*         -0.026/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.520    1.022/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.520    1.022/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.022/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	0.521    1.022/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	0.521    1.022/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	0.520    1.022/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.520    1.022/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.520    1.022/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.512    1.030/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.512    1.031/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.512    1.031/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.512    1.031/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.512    1.031/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.512    1.031/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.512    1.031/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.516    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.516    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.516    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.516    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.516    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.516    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.516    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.511    1.031/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.511    1.031/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.515    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.515    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.515    1.031/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.515    1.032/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.515    1.032/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.515    1.032/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.523    1.033/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.523    1.033/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.523    1.033/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.523    1.033/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.523    1.033/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.523    1.033/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.523    1.033/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.523    1.033/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.513    1.034/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.034/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.034/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.513    1.034/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.034/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.034/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.522    1.034/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.034/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.521    1.034/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.034/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.034/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.034/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.035/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.505    1.038/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.038/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.038/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.038/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.038/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.038/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.038/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.039/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.012    1.039/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.038    1.039/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    1.039/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    1.039/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    1.039/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]/SN    1
clk_jtag(R)->in_tck_i(R)	0.038    1.039/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]/SN    1
in_clk(R)->in_clk(R)	0.514    1.041/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.514    1.042/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.053/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.517    1.056/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.517    1.057/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.516    1.059/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.516    1.059/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.514    1.060/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.513    1.060/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.513    1.061/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.513    1.061/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.513    1.061/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.513    1.062/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.513    1.062/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.513    1.062/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.512    1.063/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.512    1.063/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.512    1.063/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.511    1.064/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.064/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.511    1.064/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.064/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.511    1.064/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.511    1.064/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.511    1.064/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.013    1.064/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    1.066/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    1.066/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.070/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.070/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.070/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.070/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.070/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.071/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.071/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.071/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.071/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.071/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.071/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.071/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.511    1.071/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.511    1.072/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.072/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.072/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.072/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.503    1.072/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.503    1.072/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.503    1.072/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.503    1.072/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.503    1.072/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.072/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/RN    1
in_clk(R)->in_clk(R)	0.509    1.073/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.509    1.073/*         -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.509    1.074/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.509    1.074/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.509    1.074/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.509    1.074/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.508    1.075/*         -0.000/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.507    1.075/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.507    1.076/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.083/*         -0.024/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.026    1.092/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.509    1.096/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.508    1.097/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.508    1.097/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	0.508    1.097/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.508    1.097/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/RN    1
in_clk(R)->in_clk(R)	0.508    1.097/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.508    1.097/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.508    1.097/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/RN    1
in_clk(R)->in_clk(R)	0.508    1.097/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.097/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/RN    1
in_clk(R)->in_clk(R)	0.507    1.097/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.097/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.098/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.098/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/RN    1
in_clk(R)->in_clk(R)	0.507    1.098/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.098/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/RN    1
in_clk(R)->in_clk(R)	0.507    1.098/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.507    1.098/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.099/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.101/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.101/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.523    1.103/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.103/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.103/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.522    1.103/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.104/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.104/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.104/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.104/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.104/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.104/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.104/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.104/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.104/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.498    1.106/*         0.001/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.498    1.107/*         0.001/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.498    1.107/*         0.001/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.519    1.107/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/RN    1
in_clk(R)->in_clk(R)	0.498    1.107/*         0.001/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.518    1.108/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    1.108/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.496    1.108/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.496    1.109/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.491    1.114/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	0.491    1.114/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	0.491    1.114/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.026    1.117/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.488    1.117/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.528    1.121/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.122/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.122/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.123/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.123/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.127/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.127/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.129/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.130/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.130/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.130/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.130/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.130/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.130/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.134/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.519    1.134/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.135/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.042    1.136/*         -0.034/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.510    1.139/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.139/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.504    1.144/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.504    1.144/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.504    1.144/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	0.504    1.144/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	0.504    1.144/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	0.504    1.145/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	0.528    1.150/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.152/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.152/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.522    1.156/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.522    1.156/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.156/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.156/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.520    1.157/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.520    1.157/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.520    1.157/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.157/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.520    1.157/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.157/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.158/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.520    1.158/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.520    1.158/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.520    1.158/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.520    1.158/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.520    1.158/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.159/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.159/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.159/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.159/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.159/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.160/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.160/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.160/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.160/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/latched_full_s_reg/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.160/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_out_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.042    1.164/*         -0.034/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.512    1.166/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.511    1.169/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.510    1.169/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.510    1.169/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.170/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.510    1.170/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.509    1.170/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.509    1.170/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.509    1.170/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.509    1.170/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.509    1.170/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.509    1.170/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.509    1.170/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.505    1.173/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.505    1.173/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	0.505    1.173/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.505    1.173/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.505    1.173/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.505    1.174/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.505    1.174/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	0.505    1.174/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	0.505    1.174/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.504    1.175/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	0.504    1.175/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	0.502    1.177/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.502    1.177/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.502    1.177/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.502    1.177/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.502    1.177/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.501    1.177/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	0.501    1.177/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	0.501    1.177/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	0.501    1.178/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	0.501    1.178/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.183/*         -0.032/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/SN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.522    1.185/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.522    1.186/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.522    1.186/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.522    1.186/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.016    1.186/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.016    1.186/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.186/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.186/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.521    1.186/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.187/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.187/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.187/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.187/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.187/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.187/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.187/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.188/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.518    1.189/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.013    1.194/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.013    1.194/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.013    1.194/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.195/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.195/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	0.522    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.522    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.522    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.521    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.196/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.519    1.198/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.509    1.198/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.007    1.200/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.006    1.200/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.006    1.201/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.006    1.201/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.006    1.201/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.006    1.201/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.202/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.202/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.006    1.202/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.202/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.202/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.202/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/RN    1
in_clk(R)->in_clk(R)	0.504    1.203/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	0.501    1.205/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	0.501    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	0.501    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	0.502    1.206/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	0.519    1.215/*         -0.025/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/SN    1
in_clk(R)->in_clk(R)	0.518    1.215/*         -0.025/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.010    1.222/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.010    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.010    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.009    1.223/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.521    1.223/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.224/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.224/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.520    1.225/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.225/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/RN    1
in_clk(R)->in_clk(R)	0.520    1.225/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/RN    1
in_clk(R)->in_clk(R)	0.520    1.225/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/RN    1
in_clk(R)->in_clk(R)	0.545    1.227/*         -0.031/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.544    1.227/*         -0.031/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[1]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.229/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.229/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.229/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.229/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.229/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.229/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.231/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.232/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.232/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.232/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/RN    1
in_clk(R)->in_clk(R)	0.499    1.234/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.238/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/RN    1
in_clk(R)->in_clk(R)	0.517    1.238/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/RN    1
in_clk(R)->in_clk(R)	0.517    1.238/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.517    1.238/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/RN    1
in_clk(R)->in_clk(R)	0.517    1.238/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.517    1.238/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.494    1.239/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.494    1.239/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.494    1.239/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.494    1.239/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.494    1.239/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.494    1.240/*         -0.000/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.494    1.240/*         -0.000/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.491    1.242/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	0.491    1.242/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	0.491    1.242/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	0.491    1.242/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	0.528    1.244/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/SN    1
in_clk(R)->in_clk(R)	0.528    1.244/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/SN    1
in_clk(R)->in_clk(R)	0.528    1.244/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.012    1.247/*         -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.248/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.248/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/RN    1
in_clk(R)->in_clk(R)	0.520    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.520    1.249/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.010    1.249/*         -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.250/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.250/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.250/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.251/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.251/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.251/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.521    1.251/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.251/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.251/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.502    1.251/*         -0.003/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.502    1.251/*         -0.003/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.502    1.251/*         -0.003/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.251/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.251/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.251/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.251/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.251/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.502    1.251/*         -0.003/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.251/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.252/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.252/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.252/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.252/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.252/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.252/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.520    1.252/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.252/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/RN    1
in_clk(R)->in_clk(R)	0.519    1.252/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/latched_full_s_reg/RN    1
in_clk(R)->in_clk(R)	0.500    1.253/*         -0.002/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.500    1.253/*         -0.002/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.500    1.253/*         -0.002/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.500    1.253/*         -0.002/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.005    1.254/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.256/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.258/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.258/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.258/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.259/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.259/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.259/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.259/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.259/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.260/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.260/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.260/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.260/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.260/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.505    1.267/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.505    1.267/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.521    1.267/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.521    1.267/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.267/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.505    1.267/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.505    1.267/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.267/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.267/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/RN    1
in_clk(R)->in_clk(R)	0.505    1.267/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.521    1.267/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/RN    1
in_clk(R)->in_clk(R)	0.505    1.267/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.505    1.267/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.521    1.268/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.268/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.268/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.521    1.268/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.268/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/RN    1
in_clk(R)->in_clk(R)	0.519    1.269/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/RN    1
in_clk(R)->in_clk(R)	0.519    1.269/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.269/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/RN    1
in_clk(R)->in_clk(R)	0.519    1.269/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.269/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.269/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.269/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.269/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/RN    1
in_clk(R)->in_clk(R)	0.502    1.270/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	0.502    1.270/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	0.524    1.275/*         -0.033/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/SN    1
in_clk(R)->in_clk(R)	0.524    1.275/*         -0.033/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/SN    1
in_clk(R)->in_clk(R)	0.524    1.275/*         -0.033/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/SN    1
in_clk(R)->in_clk(R)	0.523    1.277/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.523    1.278/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.522    1.278/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.522    1.278/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.522    1.278/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.278/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.521    1.278/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.278/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.521    1.278/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.278/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.278/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.278/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.522    1.278/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.522    1.279/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.522    1.279/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.522    1.279/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.522    1.279/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.522    1.279/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.279/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.280/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.280/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.281/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.510    1.282/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.510    1.282/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.510    1.282/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.517    1.283/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.507    1.283/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.508    1.283/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.507    1.284/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.507    1.284/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.507    1.284/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.512    1.287/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.288/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.288/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.288/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.289/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.290/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.290/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/RN    1
in_clk(R)->in_clk(R)	0.523    1.291/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/RN    1
in_clk(R)->in_clk(R)	0.523    1.292/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/RN    1
in_clk(R)->in_clk(R)	0.523    1.292/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/RN    1
in_clk(R)->in_clk(R)	0.504    1.295/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.504    1.295/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/RN    1
in_clk(R)->in_clk(R)	0.502    1.297/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.502    1.297/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.502    1.297/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.502    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.502    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.502    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.502    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.502    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.502    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.502    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.501    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.501    1.298/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.520    1.300/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    1.300/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.519    1.302/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.519    1.303/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.303/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.303/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.303/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.022    1.303/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.306/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.306/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.306/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.306/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.307/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.307/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.512    1.307/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.512    1.307/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.512    1.307/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.512    1.307/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.512    1.307/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.512    1.307/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.512    1.307/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.512    1.308/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.512    1.308/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.308/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.308/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.308/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.308/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.308/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.308/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.308/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.308/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.530    1.309/*         -0.032/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/SN    1
in_clk(R)->in_clk(R)	0.530    1.309/*         -0.032/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/SN    1
in_clk(R)->in_clk(R)	0.509    1.310/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.509    1.310/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.509    1.310/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.509    1.310/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.509    1.310/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.509    1.312/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.509    1.312/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.509    1.312/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.509    1.312/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.509    1.312/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.522    1.320/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.520    1.321/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.321/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.321/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/RN    1
in_clk(R)->in_clk(R)	0.520    1.321/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.321/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	0.517    1.322/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.516    1.322/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.516    1.322/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.519    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.322/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.025    1.326/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.496    1.326/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.497    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.497    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.497    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.496    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.497    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.497    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.496    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.496    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.496    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.496    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.496    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.496    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.496    1.327/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.331/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.332/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/RN    1
in_clk(R)->in_clk(R)	0.506    1.333/*         -0.008/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.489    1.334/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.489    1.334/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.489    1.334/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.514    1.337/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.514    1.337/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.514    1.337/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.513    1.338/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.513    1.338/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.513    1.338/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.513    1.338/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.513    1.338/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.511    1.339/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.533    1.339/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/SN    1
in_clk(R)->in_clk(R)	0.533    1.339/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/SN    1
in_clk(R)->in_clk(R)	0.510    1.341/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.349/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.349/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/RN    1
in_clk(R)->in_clk(R)	0.501    1.349/*         -0.002/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.501    1.349/*         -0.002/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.501    1.349/*         -0.002/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.349/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.521    1.349/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.349/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.349/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/RN    1
in_clk(R)->in_clk(R)	0.520    1.350/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.350/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/RN    1
in_clk(R)->in_clk(R)	0.521    1.350/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.350/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.350/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.350/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.350/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.350/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.350/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.351/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.351/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.351/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.351/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.351/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.352/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.352/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.521    1.352/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.521    1.352/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.353/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.521    1.353/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.353/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.353/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.521    1.353/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.512    1.355/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.355/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.355/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.355/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.539    1.355/*         -0.033/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/SN    1
in_clk(R)->in_clk(R)	0.518    1.356/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.022    1.357/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.022    1.357/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.509    1.357/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.509    1.357/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.509    1.357/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.509    1.357/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.509    1.357/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.509    1.357/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.509    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.509    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.509    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.509    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.509    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.509    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.509    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.508    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.508    1.358/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.519    1.359/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	0.519    1.359/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/RN    1
in_clk(R)->in_clk(R)	0.517    1.361/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/RN    1
in_clk(R)->in_clk(R)	0.517    1.361/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/RN    1
in_clk(R)->in_clk(R)	0.517    1.361/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.361/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.361/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.361/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.361/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.361/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.361/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.361/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.362/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.016    1.363/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.363/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.510    1.363/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.509    1.363/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.510    1.363/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.509    1.363/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.369/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.369/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.521    1.370/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.370/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.520    1.370/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.520    1.370/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.370/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.528    1.376/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.526    1.377/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.518    1.379/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.523    1.380/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.522    1.380/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.505    1.381/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.524    1.381/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.381/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/RN    1
in_clk(R)->in_clk(R)	0.505    1.381/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.505    1.381/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.505    1.381/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.505    1.381/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.505    1.381/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.522    1.381/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.505    1.381/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.521    1.381/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.522    1.381/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.522    1.382/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.512    1.382/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.382/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.383/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.383/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.383/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.383/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.383/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.384/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.520    1.384/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.384/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.384/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.384/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.384/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.511    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.511    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.510    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.510    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.510    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.510    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.510    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.386/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.387/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.387/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.509    1.387/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.509    1.387/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.510    1.387/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.510    1.387/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.509    1.387/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.389/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.522    1.389/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.389/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.522    1.389/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.521    1.390/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.390/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.495    1.391/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.520    1.391/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/RN    1
in_clk(R)->in_clk(R)	0.495    1.391/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.495    1.391/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.495    1.391/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.495    1.391/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.494    1.392/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.494    1.392/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.494    1.392/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.494    1.392/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.494    1.392/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.494    1.392/*         0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.501    1.393/*         -0.003/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	0.501    1.393/*         -0.003/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.501    1.393/*         -0.003/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.522    1.395/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.521    1.398/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.521    1.399/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.399/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.399/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.399/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.399/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.495    1.399/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	0.495    1.399/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	0.495    1.399/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	0.495    1.399/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	0.495    1.399/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	0.495    1.399/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	0.495    1.399/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	0.515    1.405/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.515    1.405/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.515    1.405/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.515    1.405/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.512    1.408/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.518    1.408/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.409/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.411/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.412/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.511    1.415/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.415/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.415/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.415/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.415/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.511    1.416/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.419/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.420/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.420/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.420/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.420/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.420/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.420/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/RN    1
in_clk(R)->in_clk(R)	0.520    1.420/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.420/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.511    1.423/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.510    1.423/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.510    1.423/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.511    1.423/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.510    1.423/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.510    1.423/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.510    1.423/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.511    1.423/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.522    1.424/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.424/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.511    1.424/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.511    1.424/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.509    1.424/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.522    1.424/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.424/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.510    1.424/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.510    1.424/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.510    1.424/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.521    1.424/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.521    1.424/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.521    1.424/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.424/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.510    1.425/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.510    1.425/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.521    1.425/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.509    1.425/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.519    1.426/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.509    1.426/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.508    1.426/*         -0.009/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.506    1.427/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	0.509    1.428/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	0.534    1.428/*         -0.036/*        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	0.505    1.428/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	0.534    1.428/*         -0.036/*        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.509    1.428/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.534    1.429/*         -0.036/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/SN    1
in_clk(R)->in_clk(R)	0.504    1.429/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	0.504    1.429/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	0.504    1.429/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	0.504    1.429/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	0.504    1.429/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	0.504    1.429/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	0.504    1.429/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.010    1.430/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.010    1.430/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.533    1.430/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.506    1.431/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.516    1.431/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.431/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.431/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.431/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.431/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.431/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.431/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.432/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.432/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.432/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.432/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.432/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    1.432/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.007    1.433/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.007    1.433/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.007    1.433/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.515    1.433/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.512    1.436/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.512    1.436/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.512    1.436/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.512    1.436/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.525    1.437/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.525    1.437/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.525    1.438/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.440/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.496    1.440/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.496    1.440/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.522    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.522    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.522    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.441/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.521    1.441/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.521    1.442/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.521    1.442/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.442/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.442/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.442/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.534    1.442/*         -0.036/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/SN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.493    1.444/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	0.493    1.444/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.493    1.444/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.512    1.444/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.512    1.444/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.511    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.444/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.445/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.445/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.445/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.511    1.445/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.491    1.446/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.491    1.446/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	0.491    1.446/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.491    1.446/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.491    1.446/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	0.491    1.446/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.491    1.446/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.446/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.522    1.446/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.522    1.446/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.522    1.446/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.522    1.446/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.446/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.530    1.446/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/SN    1
in_clk(R)->in_clk(R)	0.521    1.447/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.447/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.448/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.528    1.448/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/SN    1
in_clk(R)->in_clk(R)	0.528    1.449/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/SN    1
in_clk(R)->in_clk(R)	0.506    1.449/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.506    1.449/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.506    1.449/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.506    1.450/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.506    1.450/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.506    1.450/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.506    1.450/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.506    1.450/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.506    1.450/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.511    1.451/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	0.504    1.451/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.511    1.451/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.511    1.451/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.511    1.451/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.451/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.504    1.452/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.504    1.452/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.504    1.452/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.504    1.452/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.504    1.452/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.504    1.452/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.504    1.452/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.512    1.452/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.510    1.452/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	0.510    1.452/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.452/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.452/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.510    1.452/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.453/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.453/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	0.510    1.453/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.510    1.453/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.453/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.453/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.523    1.453/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.523    1.453/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.523    1.453/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.523    1.453/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.523    1.453/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.523    1.453/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.522    1.453/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.511    1.453/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.523    1.453/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.522    1.453/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    1.454/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.523    1.454/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.521    1.455/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.455/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.522    1.455/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/RN    1
in_clk(R)->in_clk(R)	0.510    1.455/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.455/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.455/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.455/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.506    1.455/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.455/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.522    1.455/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.523    1.455/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.523    1.455/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.455/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.510    1.455/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.510    1.455/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.510    1.455/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.510    1.455/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.510    1.455/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.510    1.455/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.506    1.455/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.510    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.510    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.510    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.510    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.510    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.510    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.506    1.456/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	0.506    1.456/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	0.510    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.506    1.456/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.456/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    1.456/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.509    1.456/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.506    1.456/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.456/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.520    1.456/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.456/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.506    1.456/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	0.506    1.456/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	0.506    1.456/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	0.506    1.456/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	0.504    1.458/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	0.504    1.458/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    1.458/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.504    1.458/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	0.504    1.458/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	0.504    1.459/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.460/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.465/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.465/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.465/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.465/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.465/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.465/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.465/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.465/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.465/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	0.511    1.466/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	0.511    1.466/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.525    1.467/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.537    1.468/*         -0.036/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/SN    1
in_clk(R)->in_clk(R)	0.523    1.469/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.522    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.522    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.522    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.522    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.523    1.470/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.507    1.470/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.514    1.471/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    1.471/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.522    1.471/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.522    1.471/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.040    1.471/*         -0.034/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/SN    1
in_clk(R)->in_clk(R)	0.523    1.471/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/RN    1
in_clk(R)->in_clk(R)	0.523    1.471/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.523    1.471/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.505    1.471/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.505    1.471/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.505    1.471/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.505    1.471/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.505    1.471/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/RN    1
in_clk(R)->in_clk(R)	0.523    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/RN    1
in_clk(R)->in_clk(R)	0.523    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/RN    1
in_clk(R)->in_clk(R)	0.523    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/RN    1
in_clk(R)->in_clk(R)	0.522    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/RN    1
in_clk(R)->in_clk(R)	0.522    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	0.522    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	0.522    1.472/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	0.505    1.472/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.505    1.472/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.505    1.472/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.505    1.472/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.512    1.472/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.512    1.472/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.550    1.473/*         -0.042/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/SN    1
in_clk(R)->in_clk(R)	0.512    1.473/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.511    1.474/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.511    1.474/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.527    1.476/*         -0.033/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/SN    1
in_clk(R)->in_clk(R)	0.516    1.477/*         -0.007/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.516    1.477/*         -0.007/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.516    1.477/*         -0.007/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.516    1.477/*         -0.007/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.478/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.513    1.479/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.522    1.479/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.512    1.479/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.513    1.479/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.513    1.479/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.513    1.479/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.514    1.480/*         -0.006/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.514    1.480/*         -0.006/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.480/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.521    1.480/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.512    1.480/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.521    1.480/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.521    1.480/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.511    1.481/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.512    1.481/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.512    1.481/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.512    1.481/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.482/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.519    1.482/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.519    1.482/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.519    1.482/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.482/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.482/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.482/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.518    1.482/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.518    1.483/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.518    1.483/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.518    1.483/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.518    1.483/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.518    1.483/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.518    1.483/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.501    1.484/*         -0.003/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.522    1.485/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/RN    1
in_clk(R)->in_clk(R)	0.522    1.485/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.485/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.521    1.485/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.485/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.485/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.521    1.485/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.486/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.497    1.488/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	0.496    1.489/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	0.496    1.489/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	0.496    1.489/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	0.496    1.489/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.496    1.489/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	0.496    1.489/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.021    1.490/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.020    1.490/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.513    1.491/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	0.513    1.491/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.492/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.492/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.493/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.493/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.493/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.493/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.493/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.494/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.506    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	0.507    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.507    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	0.506    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	0.506    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	0.506    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	0.507    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.507    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	0.506    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	0.524    1.498/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.506    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	0.506    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	0.506    1.498/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	0.525    1.498/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.524    1.499/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.524    1.499/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.505    1.499/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.522    1.499/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.524    1.500/*         -0.016/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.504    1.500/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.500/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.500/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.521    1.501/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.501/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.512    1.502/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.512    1.502/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.512    1.502/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.511    1.503/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.511    1.504/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.511    1.504/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.510    1.504/*         -0.010/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.504/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.504/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.504/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.504/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.523    1.504/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.523    1.504/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.526    1.505/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.523    1.505/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.523    1.505/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.523    1.505/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.523    1.505/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.523    1.505/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.523    1.505/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.506/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.506/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.506/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.520    1.507/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.520    1.507/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.520    1.507/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.516    1.507/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.507/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.523    1.507/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.523    1.507/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.521    1.507/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.520    1.507/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.523    1.507/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.520    1.507/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.516    1.507/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.520    1.507/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.519    1.507/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.515    1.507/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.515    1.507/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.507/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.523    1.508/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.523    1.508/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.523    1.508/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.515    1.508/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.515    1.508/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.508/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.508/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.519    1.508/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.515    1.508/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.508/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.508/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.519    1.508/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.519    1.508/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.515    1.508/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    1.508/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.522    1.508/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.519    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.518    1.509/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.518    1.509/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.521    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.513    1.509/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.509/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.509/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	0.513    1.509/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.509/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.509/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	0.513    1.509/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.510/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.510/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.510/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.510/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	0.513    1.510/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.514    1.510/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.514    1.510/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.512    1.511/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.512    1.511/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.519    1.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.519    1.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.519    1.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.519    1.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.519    1.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.512    1.511/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.512    1.511/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.519    1.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.512    1.511/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.513    1.511/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.519    1.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.512    1.511/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.518    1.512/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.515    1.512/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.514    1.513/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.514    1.513/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.514    1.513/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.514    1.513/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.536    1.514/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.536    1.514/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/SN    1
in_clk(R)->in_clk(R)	0.535    1.514/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.507    1.515/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	0.507    1.515/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	0.507    1.516/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	0.507    1.516/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	0.505    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	0.505    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	0.506    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.506    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	0.506    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	0.506    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	0.506    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	0.506    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	0.506    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.506    1.518/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.511    1.519/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.509    1.520/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.509    1.520/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.019    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    1.521/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.507    1.522/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.507    1.522/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.522/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.507    1.522/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.522/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.017    1.522/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.507    1.522/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.507    1.523/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.506    1.523/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.506    1.523/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.506    1.523/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.506    1.523/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.526    1.523/*         -0.018/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.505    1.524/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.505    1.524/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.505    1.524/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.505    1.524/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.505    1.524/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.525    1.525/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.525    1.526/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.524    1.526/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.522    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.522    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.522    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.522    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.522    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.529/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.522    1.529/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.522    1.529/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.529/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.522    1.529/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.529/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.529/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.530/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.530/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.532/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.532/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.532/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.495    1.534/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.535/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.522    1.535/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.522    1.535/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.522    1.535/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.522    1.535/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.522    1.535/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.522    1.536/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.522    1.536/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.522    1.536/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.522    1.536/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.522    1.536/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.536/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.521    1.537/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.537/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.517    1.537/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.517    1.537/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.517    1.537/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.521    1.537/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.517    1.537/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.517    1.537/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.537/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.512    1.537/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	0.512    1.538/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.512    1.538/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.512    1.538/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	0.512    1.538/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.516    1.538/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.516    1.538/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.516    1.538/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.516    1.538/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.516    1.538/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.538/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.518    1.539/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.507    1.542/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.507    1.543/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	0.543    1.551/*         -0.028/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.543    1.551/*         -0.028/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.525    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.525    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.524    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.524    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.524    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.524    1.552/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.554/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.523    1.554/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]/RN    1
in_clk(R)->in_clk(R)	0.523    1.554/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    1.554/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    1.554/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    1.554/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    1.554/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.556/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]/RN    1
in_clk(R)->in_clk(R)	0.521    1.556/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.556/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.556/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.557/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.558/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.522    1.558/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.558/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.558/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.522    1.558/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.522    1.558/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.522    1.558/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.559/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.559/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.559/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.520    1.559/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.518    1.559/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.559/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.524    1.560/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.524    1.561/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.524    1.561/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.519    1.561/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.519    1.561/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.561/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.519    1.561/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.524    1.561/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.524    1.561/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.524    1.561/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.523    1.562/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.523    1.562/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.522    1.563/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.522    1.563/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.541    1.563/*         -0.041/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.541    1.563/*         -0.041/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.522    1.563/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.522    1.563/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.541    1.563/*         -0.041/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]/SN    1
in_clk(R)->in_clk(R)	0.541    1.563/*         -0.041/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.541    1.563/*         -0.041/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.522    1.563/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.516    1.564/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.523    1.571/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    1.572/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    1.572/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    1.572/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.572/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.521    1.572/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.573/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.573/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.573/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.573/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.573/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.522    1.573/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.531    1.573/*         -0.019/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.574/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.521    1.574/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.574/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.574/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.574/*         -0.017/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.574/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_out_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.526    1.578/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.582/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.582/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.582/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.583/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.583/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.584/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.584/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.515    1.589/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.594/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.594/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.594/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.596/*         -0.022/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/SN    1
in_clk(R)->in_clk(R)	0.521    1.596/*         -0.022/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.505    1.612/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.505    1.613/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.505    1.613/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.505    1.613/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.505    1.613/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.505    1.614/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.504    1.614/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.504    1.614/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.501    1.616/*         0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.501    1.616/*         0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.501    1.616/*         0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.501    1.616/*         0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.501    1.616/*         0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.501    1.617/*         0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.524    1.620/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.622/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.622/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.623/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.623/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.520    1.623/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.624/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.624/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.520    1.624/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.520    1.624/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.520    1.624/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.624/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.625/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.519    1.625/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.625/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.519    1.625/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.519    1.625/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.625/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.534    1.631/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/SN    1
in_clk(R)->in_clk(R)	0.533    1.631/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/SN    1
in_clk(R)->in_clk(R)	0.509    1.637/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.528    1.639/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg/RN    1
in_clk(R)->in_clk(R)	0.506    1.640/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.506    1.640/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_done_q_reg/RN    1
in_clk(R)->in_clk(R)	0.506    1.640/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.506    1.640/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.507    1.642/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.507    1.642/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.504    1.642/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.504    1.642/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.507    1.642/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.507    1.642/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.504    1.642/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.504    1.642/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.504    1.642/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.507    1.642/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.504    1.642/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.503    1.643/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.503    1.643/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.503    1.643/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.643/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.643/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    1.643/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.506    1.643/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.506    1.643/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.506    1.643/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.519    1.643/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.523    1.643/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg/RN    1
in_clk(R)->in_clk(R)	0.523    1.644/*         -0.014/*        top_inst_peripherals_i/apb2per_debug_i/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.519    1.644/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.523    1.644/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.644/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.645/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.519    1.645/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.519    1.645/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.645/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.518    1.646/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.519    1.646/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.518    1.646/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.518    1.646/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.519    1.646/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.517    1.646/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.517    1.646/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.503    1.646/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.503    1.646/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.517    1.646/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.519    1.646/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.517    1.646/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.517    1.646/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.647/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.503    1.647/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.647/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.517    1.647/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.503    1.647/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.503    1.647/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.503    1.647/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.548    1.647/*         -0.033/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.517    1.647/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.516    1.647/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.517    1.647/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.520    1.647/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg/RN    1
in_clk(R)->in_clk(R)	0.517    1.647/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.502    1.647/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.502    1.647/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.502    1.647/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.517    1.648/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.517    1.648/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.516    1.648/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.516    1.649/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.516    1.649/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.516    1.649/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.516    1.649/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.516    1.649/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.522    1.649/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.521    1.650/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.521    1.650/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.521    1.650/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.651/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.651/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.651/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.651/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.651/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.651/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.651/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.651/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.652/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.652/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.512    1.652/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.514    1.652/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.652/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.652/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.512    1.652/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.519    1.652/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.514    1.652/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.514    1.652/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.514    1.652/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.514    1.653/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.514    1.653/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.514    1.653/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.514    1.653/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.510    1.654/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.510    1.655/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.510    1.655/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.529    1.666/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.529    1.666/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.667/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.524    1.667/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.670/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.522    1.671/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/boot_done_q_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.671/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.671/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.522    1.671/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.520    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.520    1.672/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.672/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.523    1.672/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/RN    1
in_clk(R)->in_clk(R)	0.523    1.672/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/RN    1
in_clk(R)->in_clk(R)	0.522    1.672/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.672/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.672/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.522    1.673/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/RN    1
in_clk(R)->in_clk(R)	0.522    1.673/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.673/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/core_busy_q_reg/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.518    1.673/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.518    1.674/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.520    1.675/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.675/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.675/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    1.676/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.518    1.677/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.518    1.677/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.520    1.677/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.520    1.678/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.520    1.678/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.520    1.678/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.520    1.678/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.520    1.678/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.510    1.696/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.510    1.696/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.510    1.696/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.510    1.696/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.525    1.696/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.524    1.697/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.508    1.698/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.508    1.698/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.508    1.698/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.508    1.698/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.699/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.522    1.699/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.506    1.700/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.506    1.700/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.700/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.700/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.506    1.700/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.700/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.506    1.700/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.701/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.521    1.701/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.701/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.701/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.701/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.521    1.701/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.520    1.701/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/id_valid_q_reg/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.504    1.702/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.504    1.702/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.702/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.702/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.503    1.702/*         0.005/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.702/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.518    1.703/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.518    1.703/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.519    1.703/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.517    1.705/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.517    1.705/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.517    1.705/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.517    1.705/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.706/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.520    1.706/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.520    1.706/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.520    1.706/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.520    1.706/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.520    1.706/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.706/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.519    1.707/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.519    1.707/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.707/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.519    1.707/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.517    1.708/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.517    1.708/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.517    1.708/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.516    1.708/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.517    1.708/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.517    1.709/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.517    1.709/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.517    1.709/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.514    1.722/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.523    1.727/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.523    1.727/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.727/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.523    1.727/*         -0.017/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.522    1.728/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.728/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.729/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.730/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.520    1.730/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.519    1.730/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.519    1.731/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.519    1.731/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.731/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.519    1.731/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.517    1.731/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.518    1.731/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.518    1.731/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.519    1.731/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.518    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.518    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.518    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.518    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.518    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.732/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.517    1.732/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.733/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.516    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.516    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.516    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.517    1.733/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.515    1.735/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.740/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.740/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.519    1.740/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.740/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.740/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.517    1.745/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.517    1.745/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.517    1.745/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.517    1.745/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.517    1.746/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.746/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.517    1.746/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.517    1.746/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    1.750/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.523    1.750/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.522    1.751/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.522    1.751/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.751/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.522    1.751/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.522    1.751/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.522    1.751/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.752/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.521    1.752/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.521    1.752/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.752/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.525    1.752/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.520    1.753/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.525    1.753/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.519    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.753/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.525    1.753/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.520    1.753/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.520    1.753/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.525    1.753/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.525    1.753/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.525    1.753/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.755/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.757/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.758/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.759/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.760/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.519    1.760/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.760/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.760/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.519    1.760/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.760/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.518    1.760/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.516    1.760/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.516    1.760/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.518    1.761/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.518    1.761/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.761/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.518    1.761/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.761/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.516    1.762/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.516    1.762/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.767/*         -0.002/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.510    1.767/*         -0.002/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.510    1.767/*         -0.002/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.510    1.767/*         -0.002/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.510    1.767/*         -0.002/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.510    1.767/*         -0.002/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.523    1.768/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.508    1.769/*         -0.001/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.508    1.769/*         -0.001/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.508    1.769/*         -0.001/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.508    1.769/*         0.000/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.508    1.769/*         0.000/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.506    1.771/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.520    1.771/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.771/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.520    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.772/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.520    1.772/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.772/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.519    1.772/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.519    1.772/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.519    1.772/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.519    1.772/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.772/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.515    1.773/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.519    1.773/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	0.519    1.773/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.773/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.773/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	0.515    1.773/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.515    1.773/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.515    1.773/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.519    1.773/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.773/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.773/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.513    1.774/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.513    1.774/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.521    1.777/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.521    1.777/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.777/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.520    1.778/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.778/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.778/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.779/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    1.779/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_carry_q_reg/RN    1
in_clk(R)->in_clk(R)	0.520    1.779/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.779/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.779/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.779/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.779/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.780/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    1.780/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    1.780/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.519    1.780/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.780/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.781/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    1.784/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.518    1.784/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.524    1.796/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.524    1.797/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.524    1.797/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.519    1.797/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.524    1.798/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.524    1.798/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.524    1.798/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.518    1.798/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.518    1.798/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.518    1.798/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.518    1.798/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.518    1.798/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.518    1.798/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.523    1.798/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.799/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.518    1.799/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.519    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.519    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.520    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.521    1.800/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.520    1.800/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	0.520    1.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.517    1.802/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	0.517    1.803/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	0.517    1.803/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	0.517    1.803/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	0.517    1.803/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	0.517    1.803/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.518    1.804/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.524    1.806/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.524    1.806/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.524    1.806/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.524    1.806/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.524    1.806/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.523    1.806/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.522    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.523    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.808/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.808/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.521    1.808/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.808/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.808/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.521    1.808/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.520    1.808/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.521    1.809/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.521    1.809/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.809/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.826/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.520    1.826/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.519    1.826/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.519    1.826/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.519    1.826/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.519    1.826/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.519    1.826/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.519    1.827/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.519    1.827/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.519    1.827/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.519    1.827/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.519    1.827/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.519    1.827/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.519    1.827/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.524    1.827/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.827/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.524    1.827/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.827/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.518    1.827/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.524    1.827/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.524    1.827/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.827/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.518    1.827/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.518    1.827/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.518    1.827/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.524    1.827/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.828/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	0.551    1.828/*         -0.036/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.517    1.828/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.524    1.828/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.828/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.831/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.831/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.832/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.832/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.520    1.832/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_req_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.520    1.832/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_en_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.520    1.832/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/branch_in_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.520    1.832/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.546    1.833/*         -0.035/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.546    1.833/*         -0.035/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.545    1.834/*         -0.034/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.522    1.835/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.835/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.522    1.835/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.522    1.835/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    1.835/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.836/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.838/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    1.840/*         -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.840/*         -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.519    1.840/*         -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.517    1.842/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.516    1.843/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.529    1.844/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	0.529    1.844/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	0.529    1.844/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	0.529    1.844/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	0.529    1.845/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/RN    1
in_clk(R)->in_clk(R)	0.529    1.845/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.529    1.845/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.529    1.845/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	0.529    1.845/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.529    1.845/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/RN    1
in_clk(R)->in_clk(R)	0.512    1.847/*         -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	0.512    1.847/*         -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.521    1.852/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.521    1.852/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    1.852/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.854/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.525    1.854/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.525    1.854/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.525    1.854/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.525    1.854/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.854/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg/RN    1
in_clk(R)->in_clk(R)	0.519    1.855/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.855/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.519    1.855/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.855/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.855/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.523    1.856/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.856/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.857/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.857/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    1.857/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    1.857/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.857/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    1.857/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.858/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.507    1.858/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.507    1.858/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.507    1.859/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.521    1.859/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    1.859/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    1.859/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_misaligned_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.521    1.859/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.859/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.507    1.859/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.507    1.859/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.507    1.859/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.507    1.859/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.507    1.859/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.507    1.859/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.507    1.859/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.506    1.860/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.506    1.860/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.506    1.860/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.506    1.860/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.506    1.860/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.506    1.860/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.506    1.861/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.517    1.863/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.863/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.869/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.524    1.869/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.869/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.869/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.869/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.524    1.869/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.869/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.523    1.870/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	0.522    1.871/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.872/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.521    1.872/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.518    1.874/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.518    1.874/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.875/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.518    1.875/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	0.518    1.875/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	0.518    1.875/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	0.517    1.875/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	0.530    1.892/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.519    1.892/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.519    1.892/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.892/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.892/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.519    1.892/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.519    1.893/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.522    1.900/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.900/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.900/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.522    1.900/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.900/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	0.522    1.900/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	0.519    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.519    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.518    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.519    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.511    1.903/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.518    1.903/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.518    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	0.517    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	0.517    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.517    1.903/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	0.517    1.904/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.510    1.905/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.524    1.917/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.524    1.917/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.524    1.917/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.524    1.917/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.524    1.917/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.524    1.917/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.524    1.917/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.520    1.920/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.520    1.920/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.520    1.920/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.520    1.920/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.520    1.921/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.520    1.921/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.520    1.921/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.921/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.520    1.921/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.520    1.921/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.520    1.921/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.525    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.524    1.932/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    1.936/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.936/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.936/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.937/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.520    1.937/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    1.937/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.520    1.937/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.516    1.937/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.511    1.942/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.942/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	0.511    1.942/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.511    1.942/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.942/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.511    1.943/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	0.511    1.943/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	0.505    1.949/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.505    1.949/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.505    1.949/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.503    1.950/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	0.503    1.950/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	0.503    1.950/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	0.503    1.950/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	0.503    1.950/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	0.503    1.951/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	0.525    1.962/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]/RN    1
in_clk(R)->in_clk(R)	0.524    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.523    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.523    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.523    1.963/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.520    1.967/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]/RN    1
in_clk(R)->in_clk(R)	0.520    1.967/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.967/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]/RN    1
in_clk(R)->in_clk(R)	0.525    1.968/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.521    1.972/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.521    1.972/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.521    1.972/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    1.972/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.517    1.976/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.976/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.976/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	0.517    1.976/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	0.517    1.976/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	0.517    1.976/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	0.517    1.976/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	0.525    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.525    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.525    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.525    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.524    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.525    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.525    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]/RN    1
in_clk(R)->in_clk(R)	0.525    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	0.525    1.992/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.510    1.995/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.510    1.995/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.510    1.995/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.522    1.995/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.524    1.995/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.510    1.995/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.520    1.996/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.520    1.996/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.996/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.996/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.520    1.997/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.997/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.997/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]/RN    1
in_clk(R)->in_clk(R)	0.520    1.997/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.520    1.997/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.508    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.508    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.508    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.508    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.508    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.507    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.507    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.507    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.507    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.507    1.998/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.507    1.999/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.507    1.999/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.520    1.999/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.520    1.999/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.000/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.000/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    2.001/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.002/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.002/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.003/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    2.015/*         -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    2.015/*         -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    2.015/*         -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    2.015/*         -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    2.015/*         -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.008    2.015/*         -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.044    2.019/*         -0.036/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.044    2.019/*         -0.036/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[2]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.044    2.019/*         -0.036/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[2]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.044    2.019/*         -0.036/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.042    2.021/*         -0.034/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.042    2.021/*         -0.034/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.519    2.026/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.519    2.026/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.026/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.026/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.519    2.026/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.519    2.026/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.519    2.027/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.027/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.519    2.027/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.027/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.523    2.027/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.028/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.521    2.028/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.028/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.028/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.028/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.028/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.521    2.028/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.028/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.517    2.028/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.028/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.029/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.029/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.521    2.029/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.029/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.517    2.029/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	0.517    2.029/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.029/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.029/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.029/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.029/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.029/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.029/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.516    2.030/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.522    2.030/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.030/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.520    2.030/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.031/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.032/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.032/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.032/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.032/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.032/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.032/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.032/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.032/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    2.039/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    2.039/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    2.039/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    2.039/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    2.039/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.024    2.039/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    2.045/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    2.045/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    2.045/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    2.045/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    2.045/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.018    2.045/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.524    2.055/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.056/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.523    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.523    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.523    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.522    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.521    2.057/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.059/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.523    2.083/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.083/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.083/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.083/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.083/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.083/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.083/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.084/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.084/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.084/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.084/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.084/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.084/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.085/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]/RN    1
in_clk(R)->in_clk(R)	0.520    2.085/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.520    2.086/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.086/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	0.520    2.086/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.086/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]/RN    1
in_clk(R)->in_clk(R)	0.520    2.086/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.087/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]/RN    1
in_clk(R)->in_clk(R)	0.501    2.111/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	0.500    2.112/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	0.500    2.113/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	0.500    2.113/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	0.500    2.113/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	0.499    2.113/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	0.499    2.113/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.128/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.128/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.128/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	0.518    2.128/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	0.518    2.128/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]/RN    1
in_clk(R)->in_clk(R)	0.514    2.132/*         -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]/RN    1
in_clk(R)->in_clk(R)	0.517    2.139/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.139/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.139/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.140/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	0.517    2.140/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.140/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.140/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	0.517    2.140/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.140/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.518    2.140/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.515    2.141/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	0.517    2.141/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.515    2.141/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	0.517    2.141/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.517    2.141/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.517    2.141/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.517    2.141/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.517    2.141/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.517    2.141/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.517    2.142/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.515    2.142/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	0.515    2.142/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	0.517    2.142/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.517    2.142/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.515    2.142/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	0.516    2.142/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.516    2.142/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.515    2.142/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	0.516    2.142/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.516    2.142/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.142/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	0.515    2.142/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.142/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	0.516    2.142/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.514    2.142/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	0.509    2.149/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.522    2.158/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.158/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]/RN    1
in_clk(R)->in_clk(R)	0.522    2.158/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.161/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]/RN    1
in_clk(R)->in_clk(R)	0.521    2.165/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.165/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.521    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.520    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.520    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.166/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.519    2.167/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.519    2.168/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.517    2.169/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.517    2.169/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.517    2.169/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]/RN    1
in_clk(R)->in_clk(R)	0.524    2.184/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.187/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]/RN    1
in_clk(R)->in_clk(R)	0.521    2.187/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.187/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.187/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.187/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.187/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]/RN    1
in_clk(R)->in_clk(R)	0.523    2.189/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]/RN    1
in_clk(R)->in_clk(R)	0.523    2.189/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.190/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.192/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.192/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.192/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.192/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.192/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]/RN    1
in_clk(R)->in_clk(R)	0.520    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]/RN    1
in_clk(R)->in_clk(R)	0.518    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]/RN    1
in_clk(R)->in_clk(R)	0.518    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]/RN    1
in_clk(R)->in_clk(R)	0.518    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	0.518    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]/RN    1
in_clk(R)->in_clk(R)	0.518    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]/RN    1
in_clk(R)->in_clk(R)	0.518    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]/RN    1
in_clk(R)->in_clk(R)	0.518    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]/RN    1
in_clk(R)->in_clk(R)	0.518    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]/RN    1
in_clk(R)->in_clk(R)	0.510    2.201/*         -0.000/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.510    2.201/*         -0.000/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.510    2.201/*         -0.000/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.508    2.203/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.508    2.203/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.508    2.203/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.508    2.203/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.508    2.203/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.500    2.210/*         -0.002/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.500    2.210/*         -0.002/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.500    2.210/*         -0.002/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.500    2.210/*         -0.002/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.216/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.218/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.219/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.219/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.219/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.219/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.219/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.226/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.227/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.521    2.227/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.519    2.228/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	0.519    2.228/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.519    2.228/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	0.519    2.228/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.519    2.228/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.516    2.231/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.513    2.236/*         -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]/RN    1
in_clk(R)->in_clk(R)	0.512    2.237/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]/RN    1
in_clk(R)->in_clk(R)	0.510    2.237/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.512    2.237/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]/RN    1
in_clk(R)->in_clk(R)	0.512    2.237/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]/RN    1
in_clk(R)->in_clk(R)	0.512    2.237/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]/RN    1
in_clk(R)->in_clk(R)	0.512    2.237/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]/RN    1
in_clk(R)->in_clk(R)	0.512    2.237/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]/RN    1
in_clk(R)->in_clk(R)	0.510    2.237/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.510    2.237/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.510    2.237/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.506    2.245/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.505    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.506    2.246/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.506    2.246/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.506    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.506    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.505    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.505    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	0.505    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	0.505    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.505    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.505    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.505    2.246/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.504    2.247/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.504    2.247/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.504    2.248/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.502    2.249/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.502    2.249/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.501    2.250/*         0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.254/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	0.521    2.254/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.254/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.254/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.254/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.254/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.254/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.519    2.255/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.519    2.255/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	0.519    2.255/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.519    2.255/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.519    2.256/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.544    2.256/*         -0.034/*        top_inst_peripherals_i/apb_uart_i/RTSN_reg/SN    1
in_clk(R)->in_clk(R)	0.516    2.259/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.516    2.259/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.516    2.259/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.516    2.259/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.516    2.259/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.511    2.262/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.521    2.264/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.521    2.264/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.264/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.264/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.264/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]/RN    1
in_clk(R)->in_clk(R)	0.520    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]/RN    1
in_clk(R)->in_clk(R)	0.520    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.265/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.265/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]/RN    1
in_clk(R)->in_clk(R)	0.519    2.265/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]/RN    1
in_clk(R)->in_clk(R)	0.519    2.266/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.519    2.267/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.529    2.268/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.529    2.268/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.529    2.268/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.529    2.268/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.276/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.523    2.277/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.520    2.277/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.278/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.523    2.279/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.522    2.280/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.281/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.519    2.281/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.281/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.281/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.282/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.282/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.518    2.282/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.282/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.283/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.515    2.283/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.515    2.283/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.517    2.284/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.284/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.517    2.284/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.509    2.290/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.509    2.291/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.509    2.291/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.509    2.291/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.509    2.291/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.510    2.292/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.509    2.293/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.509    2.293/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.509    2.293/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.509    2.293/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.294/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.294/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.521    2.294/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.294/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.294/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.294/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.295/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.520    2.295/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.296/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.296/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.296/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.296/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.296/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.296/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.519    2.296/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]/RN    1
in_clk(R)->in_clk(R)	0.519    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]/RN    1
in_clk(R)->in_clk(R)	0.530    2.297/*         -0.018/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.530    2.297/*         -0.018/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.530    2.297/*         -0.018/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]/RN    1
in_clk(R)->in_clk(R)	0.530    2.297/*         -0.018/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.519    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.525    2.301/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.525    2.301/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    2.301/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.525    2.301/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.304/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.304/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.304/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.304/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.305/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.305/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    2.305/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.524    2.305/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.520    2.306/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.306/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.306/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.307/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.310/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.311/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.311/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.322/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.322/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.322/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.322/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]/RN    1
in_clk(R)->in_clk(R)	0.521    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]/RN    1
in_clk(R)->in_clk(R)	0.521    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]/RN    1
in_clk(R)->in_clk(R)	0.529    2.327/*         -0.017/*        top_inst_core_region_i/instr_ram_mux_i/port1_rvalid_o_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.333/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.523    2.333/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.523    2.333/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.333/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.333/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.523    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.523    2.334/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.523    2.334/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.523    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.523    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.524    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.524    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	0.524    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.334/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.334/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.334/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.334/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.334/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.334/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.335/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.522    2.335/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.335/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.335/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.335/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.522    2.335/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.335/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.335/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.335/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.522    2.335/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.335/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.335/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.336/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.337/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.337/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.337/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.337/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.337/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.337/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.337/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	0.518    2.340/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.340/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.340/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.340/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.340/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	0.543    2.344/*         -0.036/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg/SN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	0.503    2.349/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]/RN    1
in_clk(R)->in_clk(R)	0.504    2.349/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]/RN    1
in_clk(R)->in_clk(R)	0.512    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]/RN    1
in_clk(R)->in_clk(R)	0.512    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.512    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]/RN    1
in_clk(R)->in_clk(R)	0.512    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.512    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.512    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.511    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]/RN    1
in_clk(R)->in_clk(R)	0.511    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]/RN    1
in_clk(R)->in_clk(R)	0.511    2.353/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.510    2.354/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.509    2.355/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.523    2.361/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.523    2.361/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.523    2.361/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.523    2.361/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.523    2.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.523    2.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.523    2.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.363/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.363/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.363/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.363/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.363/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.363/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.364/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.366/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.366/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.367/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.367/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.544    2.368/*         -0.035/*        top_inst_peripherals_i/apb_uart_i/DTRN_reg/SN    1
in_clk(R)->in_clk(R)	0.542    2.370/*         -0.034/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.517    2.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.517    2.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.517    2.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.517    2.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTXRunning_reg/RN    1
in_clk(R)->in_clk(R)	0.517    2.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.515    2.373/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/RN    1
in_clk(R)->in_clk(R)	0.513    2.374/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/RN    1
in_clk(R)->in_clk(R)	0.513    2.374/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.513    2.374/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.513    2.375/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.376/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.377/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]/RN    1
in_clk(R)->in_clk(R)	0.520    2.377/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.377/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.377/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.377/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.377/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.377/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]/RN    1
in_clk(R)->in_clk(R)	0.519    2.378/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]/RN    1
in_clk(R)->in_clk(R)	0.520    2.378/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.378/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]/RN    1
in_clk(R)->in_clk(R)	0.519    2.384/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]/RN    1
in_clk(R)->in_clk(R)	0.519    2.384/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.384/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]/RN    1
in_clk(R)->in_clk(R)	0.519    2.385/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.386/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.386/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.518    2.386/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]/RN    1
in_clk(R)->in_clk(R)	0.524    2.388/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/RN    1
in_clk(R)->in_clk(R)	0.524    2.388/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/RN    1
in_clk(R)->in_clk(R)	0.522    2.389/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.522    2.389/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.522    2.389/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.389/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.389/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.389/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.516    2.391/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	0.516    2.391/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.391/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	0.519    2.393/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/RN    1
in_clk(R)->in_clk(R)	0.519    2.393/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/RN    1
in_clk(R)->in_clk(R)	0.519    2.393/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.519    2.393/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.519    2.393/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.519    2.393/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.512    2.395/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	0.512    2.395/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	0.512    2.395/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	0.512    2.395/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	0.512    2.395/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	0.512    2.395/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	0.512    2.395/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	0.515    2.398/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]/RN    1
in_clk(R)->in_clk(R)	0.521    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]/RN    1
in_clk(R)->in_clk(R)	0.520    2.405/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]/RN    1
in_clk(R)->in_clk(R)	0.520    2.406/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.406/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]/RN    1
in_clk(R)->in_clk(R)	0.520    2.406/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.406/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]/RN    1
in_clk(R)->in_clk(R)	0.519    2.406/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]/RN    1
in_clk(R)->in_clk(R)	0.522    2.411/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.411/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.411/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.412/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]/RN    1
in_clk(R)->in_clk(R)	0.522    2.412/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]/RN    1
in_clk(R)->in_clk(R)	0.522    2.412/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.412/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.412/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]/RN    1
in_clk(R)->in_clk(R)	0.522    2.412/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]/RN    1
in_clk(R)->in_clk(R)	0.521    2.412/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]/RN    1
in_clk(R)->in_clk(R)	0.519    2.414/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]/RN    1
in_clk(R)->in_clk(R)	0.524    2.415/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.524    2.416/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.417/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.418/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.522    2.418/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.522    2.418/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.419/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.422/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	0.524    2.422/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.423/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.425/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.425/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	0.515    2.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.425/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.425/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.425/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	0.514    2.426/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/RN    1
in_clk(R)->in_clk(R)	0.514    2.426/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	0.514    2.426/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	0.517    2.427/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.428/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.428/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.428/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.428/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	0.518    2.429/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.429/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	0.517    2.430/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	0.514    2.433/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	0.514    2.433/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	0.528    2.440/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.447/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.447/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.447/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.447/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.447/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.450/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.450/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.450/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.450/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.450/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.450/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.450/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.450/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/RN    1
in_clk(R)->in_clk(R)	0.515    2.453/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/RN    1
in_clk(R)->in_clk(R)	0.515    2.453/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/RN    1
in_clk(R)->in_clk(R)	0.515    2.454/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/RN    1
in_clk(R)->in_clk(R)	0.515    2.454/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/RN    1
in_clk(R)->in_clk(R)	0.514    2.458/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]/RN    1
in_clk(R)->in_clk(R)	0.514    2.458/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]/RN    1
in_clk(R)->in_clk(R)	0.513    2.459/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]/RN    1
in_clk(R)->in_clk(R)	0.513    2.459/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]/RN    1
in_clk(R)->in_clk(R)	0.513    2.459/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]/RN    1
in_clk(R)->in_clk(R)	0.513    2.459/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]/RN    1
in_clk(R)->in_clk(R)	0.513    2.459/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]/RN    1
in_clk(R)->in_clk(R)	0.513    2.459/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]/RN    1
in_clk(R)->in_clk(R)	0.513    2.459/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]/RN    1
in_clk(R)->in_clk(R)	0.529    2.468/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/RN    1
in_clk(R)->in_clk(R)	0.529    2.468/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/RN    1
in_clk(R)->in_clk(R)	0.529    2.468/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/RN    1
in_clk(R)->in_clk(R)	0.529    2.468/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.475/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/RN    1
in_clk(R)->in_clk(R)	0.518    2.479/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.481/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.481/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/RN    1
in_clk(R)->in_clk(R)	0.516    2.481/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.481/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.481/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/RN    1
in_clk(R)->in_clk(R)	0.516    2.481/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/RN    1
in_clk(R)->in_clk(R)	0.516    2.481/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/RN    1
in_clk(R)->in_clk(R)	0.515    2.482/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/RN    1
in_clk(R)->in_clk(R)	0.515    2.482/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/RN    1
in_clk(R)->in_clk(R)	0.515    2.482/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.482/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/RN    1
in_clk(R)->in_clk(R)	0.514    2.482/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.507    2.484/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]/RN    1
in_clk(R)->in_clk(R)	0.507    2.485/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]/RN    1
in_clk(R)->in_clk(R)	0.505    2.486/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]/RN    1
in_clk(R)->in_clk(R)	0.505    2.486/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]/RN    1
in_clk(R)->in_clk(R)	0.505    2.486/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.486/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]/RN    1
in_clk(R)->in_clk(R)	0.505    2.486/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]/RN    1
in_clk(R)->in_clk(R)	0.505    2.486/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	0.505    2.486/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.487/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.487/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.487/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.487/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]/RN    1
in_clk(R)->in_clk(R)	0.504    2.487/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	0.503    2.488/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	0.503    2.488/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]/RN    1
in_clk(R)->in_clk(R)	0.503    2.488/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.488/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.488/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.488/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]/RN    1
in_clk(R)->in_clk(R)	0.503    2.489/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]/RN    1
in_clk(R)->in_clk(R)	0.503    2.489/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]/RN    1
in_clk(R)->in_clk(R)	0.503    2.489/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]/RN    1
in_clk(R)->in_clk(R)	0.503    2.489/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]/RN    1
in_clk(R)->in_clk(R)	0.503    2.489/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]/RN    1
in_clk(R)->in_clk(R)	0.503    2.489/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]/RN    1
in_clk(R)->in_clk(R)	0.503    2.490/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.502    2.490/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]/RN    1
in_clk(R)->in_clk(R)	0.502    2.490/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	0.502    2.490/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]/RN    1
in_clk(R)->in_clk(R)	0.502    2.490/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	0.509    2.490/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.509    2.490/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.509    2.490/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.509    2.491/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.509    2.491/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.509    2.491/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.509    2.491/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.509    2.491/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.508    2.491/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.508    2.491/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.508    2.491/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.508    2.491/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.508    2.491/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.508    2.491/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TX/iFinished_reg/RN    1
in_clk(R)->in_clk(R)	0.508    2.492/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.508    2.492/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.508    2.492/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.508    2.492/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.507    2.493/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.506    2.494/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.529    2.494/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/RN    1
in_clk(R)->in_clk(R)	0.529    2.494/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/RN    1
in_clk(R)->in_clk(R)	0.529    2.494/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/RN    1
in_clk(R)->in_clk(R)	0.529    2.494/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/RN    1
in_clk(R)->in_clk(R)	0.529    2.495/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/RN    1
in_clk(R)->in_clk(R)	0.502    2.498/*         0.002/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.502    2.498/*         0.002/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.501    2.498/*         0.003/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.501    2.498/*         0.003/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.501    2.498/*         0.003/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.501    2.498/*         0.003/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.501    2.498/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/RN    1
in_clk(R)->in_clk(R)	0.501    2.498/*         0.003/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.498    2.501/*         0.005/*         top_inst_peripherals_i/apb_uart_i/iTXFIFORead_reg/RN    1
in_clk(R)->in_clk(R)	0.498    2.501/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.498    2.501/*         0.005/*         top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.498    2.501/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.498    2.501/*         0.005/*         top_inst_peripherals_i/apb_uart_i/State_p1_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/RN    1
in_clk(R)->in_clk(R)	0.516    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/RN    1
in_clk(R)->in_clk(R)	0.516    2.507/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.508/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/RN    1
in_clk(R)->in_clk(R)	0.531    2.513/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.530    2.513/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.513/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]/RN    1
in_clk(R)->in_clk(R)	0.523    2.513/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]/RN    1
in_clk(R)->in_clk(R)	0.523    2.513/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.513/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]/RN    1
in_clk(R)->in_clk(R)	0.522    2.513/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]/RN    1
in_clk(R)->in_clk(R)	0.523    2.513/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.513/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.515/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]/RN    1
in_clk(R)->in_clk(R)	0.520    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]/RN    1
in_clk(R)->in_clk(R)	0.517    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]/RN    1
in_clk(R)->in_clk(R)	0.519    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]/RN    1
in_clk(R)->in_clk(R)	0.520    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]/RN    1
in_clk(R)->in_clk(R)	0.521    2.516/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]/RN    1
in_clk(R)->in_clk(R)	0.517    2.517/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]/RN    1
in_clk(R)->in_clk(R)	0.517    2.517/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]/RN    1
in_clk(R)->in_clk(R)	0.520    2.517/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.519/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.519/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.519/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.519/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TX/iLast_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.520/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BIDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.522    2.520/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg/RN    1
in_clk(R)->in_clk(R)	0.522    2.520/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTXStart_reg/RN    1
in_clk(R)->in_clk(R)	0.522    2.520/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.523    2.521/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.522/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TX/iTx2_reg/RN    1
in_clk(R)->in_clk(R)	0.521    2.522/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.523/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.521    2.523/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.520    2.523/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.523/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/RN    1
in_clk(R)->in_clk(R)	0.521    2.523/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.523/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.523/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.510    2.523/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/RN    1
in_clk(R)->in_clk(R)	0.510    2.523/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/RN    1
in_clk(R)->in_clk(R)	0.510    2.523/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/RN    1
in_clk(R)->in_clk(R)	0.510    2.523/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/RN    1
in_clk(R)->in_clk(R)	0.510    2.523/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/RN    1
in_clk(R)->in_clk(R)	0.510    2.523/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.523/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg/RN    1
in_clk(R)->in_clk(R)	0.510    2.524/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/RN    1
in_clk(R)->in_clk(R)	0.510    2.524/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/RN    1
in_clk(R)->in_clk(R)	0.510    2.524/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/RN    1
in_clk(R)->in_clk(R)	0.519    2.524/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.524/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_PEDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.519    2.524/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOClear_reg/RN    1
in_clk(R)->in_clk(R)	0.510    2.524/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.524/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.547    2.524/*         -0.036/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg/SN    1
in_clk(R)->in_clk(R)	0.505    2.527/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/RN    1
in_clk(R)->in_clk(R)	0.505    2.527/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/RN    1
in_clk(R)->in_clk(R)	0.505    2.527/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/RN    1
in_clk(R)->in_clk(R)	0.505    2.527/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/RN    1
in_clk(R)->in_clk(R)	0.505    2.528/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/RN    1
in_clk(R)->in_clk(R)	0.505    2.528/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/RN    1
in_clk(R)->in_clk(R)	0.505    2.528/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/RN    1
in_clk(R)->in_clk(R)	0.505    2.528/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/RN    1
in_clk(R)->in_clk(R)	0.514    2.528/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.535/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.536/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.536/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.536/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/RN    1
in_clk(R)->in_clk(R)	0.532    2.541/*         -0.018/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.541/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.532    2.541/*         -0.018/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.542/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]/RN    1
in_clk(R)->in_clk(R)	0.520    2.542/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]/RN    1
in_clk(R)->in_clk(R)	0.519    2.543/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]/RN    1
in_clk(R)->in_clk(R)	0.521    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.543/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.544/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.544/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.544/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]/RN    1
in_clk(R)->in_clk(R)	0.519    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]/RN    1
in_clk(R)->in_clk(R)	0.519    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]/RN    1
in_clk(R)->in_clk(R)	0.519    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]/RN    1
in_clk(R)->in_clk(R)	0.519    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]/RN    1
in_clk(R)->in_clk(R)	0.517    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]/RN    1
in_clk(R)->in_clk(R)	0.517    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]/RN    1
in_clk(R)->in_clk(R)	0.517    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]/RN    1
in_clk(R)->in_clk(R)	0.517    2.545/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.546/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]/RN    1
in_clk(R)->in_clk(R)	0.517    2.546/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.546/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.546/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.546/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.546/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.546/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.547/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.547/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.547/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.547/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]/RN    1
in_clk(R)->in_clk(R)	0.520    2.547/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.547/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]/RN    1
in_clk(R)->in_clk(R)	0.520    2.547/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]/RN    1
in_clk(R)->in_clk(R)	0.520    2.547/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.547/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.548/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.504    2.548/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]/RN    1
in_clk(R)->in_clk(R)	0.522    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.549/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.549/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.549/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/RN    1
in_clk(R)->in_clk(R)	0.522    2.550/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.550/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.504    2.550/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]/RN    1
in_clk(R)->in_clk(R)	0.504    2.550/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]/RN    1
in_clk(R)->in_clk(R)	0.522    2.550/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.550/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.550/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.502    2.550/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]/RN    1
in_clk(R)->in_clk(R)	0.502    2.550/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	0.502    2.550/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]/RN    1
in_clk(R)->in_clk(R)	0.502    2.550/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.550/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.521    2.550/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.550/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	0.523    2.550/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.502    2.550/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]/RN    1
in_clk(R)->in_clk(R)	0.503    2.550/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	0.502    2.551/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.551/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.502    2.551/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	0.503    2.551/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]/RN    1
in_clk(R)->in_clk(R)	0.503    2.551/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]/RN    1
in_clk(R)->in_clk(R)	0.502    2.551/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.551/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/RN    1
in_clk(R)->in_clk(R)	0.520    2.551/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.503    2.551/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	0.503    2.551/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]/RN    1
in_clk(R)->in_clk(R)	0.520    2.551/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/RN    1
in_clk(R)->in_clk(R)	0.520    2.551/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.551/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/RN    1
in_clk(R)->in_clk(R)	0.501    2.551/*         0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]/RN    1
in_clk(R)->in_clk(R)	0.502    2.551/*         0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.552/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	0.522    2.552/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.552/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	0.520    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/RN    1
in_clk(R)->in_clk(R)	0.520    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.520    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	0.520    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/RN    1
in_clk(R)->in_clk(R)	0.521    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.553/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.555/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.555/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.555/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.555/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.555/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/RN    1
in_clk(R)->in_clk(R)	0.517    2.555/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.555/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.557/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.557/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.557/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.557/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.558/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/RN    1
in_clk(R)->in_clk(R)	0.528    2.559/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.564/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.564/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.565/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.568/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.568/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.568/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]/RN    1
in_clk(R)->in_clk(R)	0.523    2.568/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.569/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.532    2.570/*         -0.018/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.532    2.570/*         -0.018/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]/RN    1
in_clk(R)->in_clk(R)	0.520    2.570/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]/RN    1
in_clk(R)->in_clk(R)	0.520    2.570/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.570/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.571/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.571/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.571/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.571/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]/RN    1
in_clk(R)->in_clk(R)	0.516    2.571/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/RN    1
in_clk(R)->in_clk(R)	0.515    2.571/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/RN    1
in_clk(R)->in_clk(R)	0.515    2.572/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.573/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.573/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.573/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.573/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.573/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.573/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.573/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.574/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]/RN    1
in_clk(R)->in_clk(R)	0.516    2.574/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.574/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.574/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.574/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.575/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.575/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.575/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]/RN    1
in_clk(R)->in_clk(R)	0.521    2.575/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]/RN    1
in_clk(R)->in_clk(R)	0.521    2.575/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.575/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.575/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.575/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]/RN    1
in_clk(R)->in_clk(R)	0.514    2.576/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.514    2.576/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.514    2.576/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.514    2.576/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/State_p2_reg/RN    1
in_clk(R)->in_clk(R)	0.514    2.576/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.514    2.576/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.514    2.576/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.514    2.576/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOWrite_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]/RN    1
in_clk(R)->in_clk(R)	0.513    2.577/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.577/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]/RN    1
in_clk(R)->in_clk(R)	0.528    2.580/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.581/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.581/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.581/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.581/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.581/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]/RN    1
in_clk(R)->in_clk(R)	0.520    2.581/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.581/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.582/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.582/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.582/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.582/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.582/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.582/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.582/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.583/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]/RN    1
in_clk(R)->in_clk(R)	0.520    2.583/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]/RN    1
in_clk(R)->in_clk(R)	0.544    2.584/*         -0.034/*        top_inst_peripherals_i/apb_uart_i/iBAUDOUTN_reg/SN    1
in_clk(R)->in_clk(R)	0.523    2.585/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.585/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.585/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.585/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.585/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.585/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.586/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.586/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.587/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.587/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.587/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.587/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.528    2.587/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.588/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/RN    1
in_clk(R)->in_clk(R)	0.528    2.588/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/RN    1
in_clk(R)->in_clk(R)	0.515    2.593/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.593/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.593/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.593/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.593/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.594/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.594/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.594/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.594/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.595/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/RN    1
in_clk(R)->in_clk(R)	0.517    2.596/*         -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/RN    1
in_clk(R)->in_clk(R)	0.516    2.597/*         -0.004/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.516    2.597/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/RN    1
in_clk(R)->in_clk(R)	0.515    2.597/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/RN    1
in_clk(R)->in_clk(R)	0.515    2.598/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/RN    1
in_clk(R)->in_clk(R)	0.515    2.598/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/RN    1
in_clk(R)->in_clk(R)	0.514    2.599/*         -0.004/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.524    2.603/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.603/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    2.603/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.604/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.604/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.604/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.604/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.604/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.604/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.604/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.604/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.605/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.606/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.606/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.606/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.606/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.606/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.606/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.606/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]/RN    1
in_clk(R)->in_clk(R)	0.518    2.609/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.609/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.609/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.612/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.612/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.612/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.612/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.612/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.614/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.614/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.614/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.614/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.614/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.616/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/RN    1
in_clk(R)->in_clk(R)	0.528    2.617/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/RN    1
in_clk(R)->in_clk(R)	0.519    2.617/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.617/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.617/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/RN    1
in_clk(R)->in_clk(R)	0.528    2.617/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/RN    1
in_clk(R)->in_clk(R)	0.528    2.617/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/RN    1
in_clk(R)->in_clk(R)	0.528    2.617/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/RN    1
in_clk(R)->in_clk(R)	0.508    2.618/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.508    2.618/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.508    2.618/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.508    2.618/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.508    2.618/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.507    2.618/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.507    2.618/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.507    2.618/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.506    2.620/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.505    2.620/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.505    2.620/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.525    2.620/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/RN    1
in_clk(R)->in_clk(R)	0.525    2.620/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/RN    1
in_clk(R)->in_clk(R)	0.505    2.620/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.525    2.620/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/RN    1
in_clk(R)->in_clk(R)	0.525    2.620/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/RN    1
in_clk(R)->in_clk(R)	0.525    2.620/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.623/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.623/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.623/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.623/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.623/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/RN    1
in_clk(R)->in_clk(R)	0.501    2.623/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]/RN    1
in_clk(R)->in_clk(R)	0.501    2.623/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]/RN    1
in_clk(R)->in_clk(R)	0.501    2.624/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]/RN    1
in_clk(R)->in_clk(R)	0.501    2.624/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]/RN    1
in_clk(R)->in_clk(R)	0.501    2.624/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.624/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.626/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.626/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.626/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.626/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.626/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.626/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/RN    1
in_clk(R)->in_clk(R)	0.505    2.626/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]/RN    1
in_clk(R)->in_clk(R)	0.505    2.626/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]/RN    1
in_clk(R)->in_clk(R)	0.505    2.626/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]/RN    1
in_clk(R)->in_clk(R)	0.505    2.626/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]/RN    1
in_clk(R)->in_clk(R)	0.519    2.626/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/RN    1
in_clk(R)->in_clk(R)	0.505    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.627/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/RN    1
in_clk(R)->in_clk(R)	0.505    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	0.506    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	0.505    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	0.506    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	0.505    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	0.506    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	0.510    2.627/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.505    2.627/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]/RN    1
in_clk(R)->in_clk(R)	0.505    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]/RN    1
in_clk(R)->in_clk(R)	0.505    2.627/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]/RN    1
in_clk(R)->in_clk(R)	0.504    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]/RN    1
in_clk(R)->in_clk(R)	0.504    2.627/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]/RN    1
in_clk(R)->in_clk(R)	0.504    2.628/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.516    2.629/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/RN    1
in_clk(R)->in_clk(R)	0.516    2.629/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.508    2.629/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.508    2.630/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.508    2.630/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.508    2.630/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.508    2.630/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.508    2.630/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.525    2.630/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/RN    1
in_clk(R)->in_clk(R)	0.525    2.630/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.525    2.631/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.524    2.631/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.632/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG2/iQ_reg/RN    1
in_clk(R)->in_clk(R)	0.524    2.632/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.632/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.632/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.632/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.633/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.633/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRTS_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.633/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.633/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.633/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.633/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RCLK/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.522    2.633/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iCharTimeout_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.633/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.523    2.633/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.633/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.634/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.634/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.634/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.524    2.634/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.635/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/RN    1
in_clk(R)->in_clk(R)	0.520    2.635/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.635/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.636/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.636/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.639/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/RN    1
in_clk(R)->in_clk(R)	0.519    2.639/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/RN    1
in_clk(R)->in_clk(R)	0.518    2.639/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    2.639/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.639/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.639/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.639/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    2.640/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.518    2.640/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.518    2.640/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.640/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.640/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.648/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.648/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.525    2.648/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/RN    1
in_clk(R)->in_clk(R)	0.523    2.650/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.651/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/RN    1
in_clk(R)->in_clk(R)	0.520    2.651/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.651/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/RN    1
in_clk(R)->in_clk(R)	0.519    2.651/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.519    2.651/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.652/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]/RN    1
in_clk(R)->in_clk(R)	0.506    2.652/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.653/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/RN    1
in_clk(R)->in_clk(R)	0.517    2.654/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.654/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.654/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.654/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.654/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]/RN    1
in_clk(R)->in_clk(R)	0.504    2.654/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]/RN    1
in_clk(R)->in_clk(R)	0.504    2.654/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	0.504    2.654/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]/RN    1
in_clk(R)->in_clk(R)	0.504    2.654/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/RN    1
in_clk(R)->in_clk(R)	0.504    2.654/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]/RN    1
in_clk(R)->in_clk(R)	0.504    2.654/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.654/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.654/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.654/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.655/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.655/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.655/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.655/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.655/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.655/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.655/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.655/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.655/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.656/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.656/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.656/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.656/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.656/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.522    2.659/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.521    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.660/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.661/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.661/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.666/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.523    2.666/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.523    2.666/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.668/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.526    2.673/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/RN    1
in_clk(R)->in_clk(R)	0.525    2.673/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_FEDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.524    2.674/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/RN    1
in_clk(R)->in_clk(R)	0.524    2.674/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/RN    1
in_clk(R)->in_clk(R)	0.524    2.675/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.675/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.675/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.675/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.675/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.675/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.675/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.675/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.675/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/RN    1
in_clk(R)->in_clk(R)	0.515    2.677/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	0.514    2.677/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]/RN    1
in_clk(R)->in_clk(R)	0.514    2.677/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]/RN    1
in_clk(R)->in_clk(R)	0.514    2.678/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]/RN    1
in_clk(R)->in_clk(R)	0.514    2.678/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]/RN    1
in_clk(R)->in_clk(R)	0.514    2.678/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]/RN    1
in_clk(R)->in_clk(R)	0.514    2.678/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	0.514    2.678/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.679/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.520    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.680/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.680/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.680/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.680/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.681/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]/RN    1
in_clk(R)->in_clk(R)	0.523    2.681/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]/RN    1
in_clk(R)->in_clk(R)	0.523    2.681/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]/RN    1
in_clk(R)->in_clk(R)	0.522    2.681/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]/RN    1
in_clk(R)->in_clk(R)	0.522    2.681/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.681/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.681/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.681/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.681/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.519    2.682/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]/RN    1
in_clk(R)->in_clk(R)	0.519    2.682/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.682/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]/RN    1
in_clk(R)->in_clk(R)	0.519    2.682/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.682/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.683/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]/RN    1
in_clk(R)->in_clk(R)	0.522    2.683/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]/RN    1
in_clk(R)->in_clk(R)	0.518    2.683/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.683/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.518    2.683/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.518    2.683/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.518    2.683/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.683/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.518    2.683/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.521    2.683/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]/RN    1
in_clk(R)->in_clk(R)	0.517    2.684/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]/RN    1
in_clk(R)->in_clk(R)	0.517    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]/RN    1
in_clk(R)->in_clk(R)	0.519    2.684/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]/RN    1
in_clk(R)->in_clk(R)	0.519    2.684/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.684/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]/RN    1
in_clk(R)->in_clk(R)	0.522    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.684/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.685/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]/RN    1
in_clk(R)->in_clk(R)	0.522    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]/RN    1
in_clk(R)->in_clk(R)	0.522    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.685/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	0.520    2.685/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.685/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]/RN    1
in_clk(R)->in_clk(R)	0.522    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.685/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]/RN    1
in_clk(R)->in_clk(R)	0.521    2.685/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]/RN    1
in_clk(R)->in_clk(R)	0.516    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	0.516    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	0.516    2.685/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	0.517    2.686/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/RN    1
in_clk(R)->in_clk(R)	0.516    2.687/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.516    2.687/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.516    2.687/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.514    2.689/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.695/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.524    2.695/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.524    2.695/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.525    2.695/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.525    2.695/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.524    2.695/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.524    2.696/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.524    2.696/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.524    2.696/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.524    2.696/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.522    2.698/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.699/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.699/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.699/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.522    2.699/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.699/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.521    2.699/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.700/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.702/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.702/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.703/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.703/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.703/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.703/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.703/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/RN    1
in_clk(R)->in_clk(R)	0.529    2.706/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/RN    1
in_clk(R)->in_clk(R)	0.529    2.706/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/RN    1
in_clk(R)->in_clk(R)	0.529    2.706/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.707/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.707/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/RN    1
in_clk(R)->in_clk(R)	0.520    2.708/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.708/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/RN    1
in_clk(R)->in_clk(R)	0.520    2.708/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.708/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.708/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]/RN    1
in_clk(R)->in_clk(R)	0.519    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	0.520    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]/RN    1
in_clk(R)->in_clk(R)	0.519    2.709/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.710/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.710/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.710/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/RN    1
in_clk(R)->in_clk(R)	0.524    2.710/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.711/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.712/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.523    2.712/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.712/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.712/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]/RN    1
in_clk(R)->in_clk(R)	0.522    2.713/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.713/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.713/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]/RN    1
in_clk(R)->in_clk(R)	0.522    2.713/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.713/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]/RN    1
in_clk(R)->in_clk(R)	0.522    2.713/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.522    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]/RN    1
in_clk(R)->in_clk(R)	0.522    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.714/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]/RN    1
in_clk(R)->in_clk(R)	0.518    2.717/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.717/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/RN    1
in_clk(R)->in_clk(R)	0.518    2.717/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.717/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/RN    1
in_clk(R)->in_clk(R)	0.518    2.717/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/RN    1
in_clk(R)->in_clk(R)	0.518    2.717/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/RN    1
in_clk(R)->in_clk(R)	0.517    2.717/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.717/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.517    2.717/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.517    2.717/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.718/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.718/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/RN    1
in_clk(R)->in_clk(R)	0.518    2.718/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/RN    1
in_clk(R)->in_clk(R)	0.515    2.719/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/RN    1
in_clk(R)->in_clk(R)	0.515    2.719/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/RN    1
in_clk(R)->in_clk(R)	0.525    2.721/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.526    2.721/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.525    2.722/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.525    2.722/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.525    2.722/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.525    2.722/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.525    2.722/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.525    2.722/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.525    2.722/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.525    2.723/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.525    2.724/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.525    2.724/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.525    2.724/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.724/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.522    2.727/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.727/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.727/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	0.505    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	0.506    2.734/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]/RN    1
in_clk(R)->in_clk(R)	0.505    2.735/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	0.505    2.735/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]/RN    1
in_clk(R)->in_clk(R)	0.505    2.735/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]/RN    1
in_clk(R)->in_clk(R)	0.505    2.735/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.735/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.735/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.735/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.735/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.735/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.735/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.735/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.735/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.736/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.736/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.736/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.736/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.736/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.736/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.736/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.736/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.737/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.738/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.738/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.741/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/RN    1
in_clk(R)->in_clk(R)	0.524    2.741/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/RN    1
in_clk(R)->in_clk(R)	0.524    2.741/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.741/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/RN    1
in_clk(R)->in_clk(R)	0.524    2.741/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.744/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.744/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.744/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.746/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.518    2.747/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.747/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.521    2.747/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.518    2.747/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.749/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.749/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.749/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/RN    1
in_clk(R)->in_clk(R)	0.515    2.749/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.749/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.749/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/RN    1
in_clk(R)->in_clk(R)	0.515    2.749/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/RN    1
in_clk(R)->in_clk(R)	0.505    2.761/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]/RN    1
in_clk(R)->in_clk(R)	0.505    2.761/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]/RN    1
in_clk(R)->in_clk(R)	0.505    2.763/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]/RN    1
in_clk(R)->in_clk(R)	0.523    2.763/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]/RN    1
in_clk(R)->in_clk(R)	0.523    2.763/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]/RN    1
in_clk(R)->in_clk(R)	0.522    2.763/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]/RN    1
in_clk(R)->in_clk(R)	0.523    2.763/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	0.503    2.763/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]/RN    1
in_clk(R)->in_clk(R)	0.503    2.763/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]/RN    1
in_clk(R)->in_clk(R)	0.523    2.763/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]/RN    1
in_clk(R)->in_clk(R)	0.523    2.764/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.764/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.764/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]/RN    1
in_clk(R)->in_clk(R)	0.503    2.764/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]/RN    1
in_clk(R)->in_clk(R)	0.523    2.764/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.764/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.764/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]/RN    1
in_clk(R)->in_clk(R)	0.520    2.765/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]/RN    1
in_clk(R)->in_clk(R)	0.523    2.765/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]/RN    1
in_clk(R)->in_clk(R)	0.521    2.765/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	0.526    2.765/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/RN    1
in_clk(R)->in_clk(R)	0.526    2.765/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/RN    1
in_clk(R)->in_clk(R)	0.526    2.765/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.765/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.765/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.526    2.765/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/RN    1
in_clk(R)->in_clk(R)	0.526    2.765/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/RN    1
in_clk(R)->in_clk(R)	0.526    2.765/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.765/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]/RN    1
in_clk(R)->in_clk(R)	0.520    2.765/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]/RN    1
in_clk(R)->in_clk(R)	0.521    2.765/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	0.520    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.520    2.766/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]/RN    1
in_clk(R)->in_clk(R)	0.520    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.519    2.766/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.766/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]/RN    1
in_clk(R)->in_clk(R)	0.520    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.766/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	0.521    2.766/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.767/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.520    2.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.767/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]/RN    1
in_clk(R)->in_clk(R)	0.519    2.767/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.767/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.768/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.525    2.769/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.772/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.772/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.772/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.772/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.772/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.772/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/RN    1
in_clk(R)->in_clk(R)	0.519    2.773/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.773/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.773/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/RN    1
in_clk(R)->in_clk(R)	0.517    2.774/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.774/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.774/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.774/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.774/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.775/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.518    2.776/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.523    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.522    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.522    2.776/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.777/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.522    2.777/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.522    2.777/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.511    2.777/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/RN    1
in_clk(R)->in_clk(R)	0.511    2.777/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.777/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.511    2.777/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/RN    1
in_clk(R)->in_clk(R)	0.518    2.777/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/RN    1
in_clk(R)->in_clk(R)	0.511    2.777/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/RN    1
in_clk(R)->in_clk(R)	0.511    2.777/*         0.003/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.511    2.777/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/RN    1
in_clk(R)->in_clk(R)	0.511    2.777/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/RN    1
in_clk(R)->in_clk(R)	0.511    2.777/*         0.003/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.516    2.778/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/RN    1
in_clk(R)->in_clk(R)	0.509    2.779/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/RN    1
in_clk(R)->in_clk(R)	0.509    2.779/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/RN    1
in_clk(R)->in_clk(R)	0.509    2.779/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/RN    1
in_clk(R)->in_clk(R)	0.509    2.779/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/RN    1
in_clk(R)->in_clk(R)	0.509    2.779/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/RN    1
in_clk(R)->in_clk(R)	0.509    2.779/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/RN    1
in_clk(R)->in_clk(R)	0.509    2.779/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/RN    1
in_clk(R)->in_clk(R)	0.508    2.780/*         0.005/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.506    2.781/*         0.006/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]/RN    1
in_clk(R)->in_clk(R)	0.523    2.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]/RN    1
in_clk(R)->in_clk(R)	0.522    2.790/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.790/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.790/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.790/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.790/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]/RN    1
in_clk(R)->in_clk(R)	0.521    2.790/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/RN    1
in_clk(R)->in_clk(R)	0.520    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]/RN    1
in_clk(R)->in_clk(R)	0.520    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]/RN    1
in_clk(R)->in_clk(R)	0.521    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]/RN    1
in_clk(R)->in_clk(R)	0.521    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]/RN    1
in_clk(R)->in_clk(R)	0.520    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]/RN    1
in_clk(R)->in_clk(R)	0.521    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]/RN    1
in_clk(R)->in_clk(R)	0.521    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]/RN    1
in_clk(R)->in_clk(R)	0.520    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.791/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]/RN    1
in_clk(R)->in_clk(R)	0.521    2.791/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]/RN    1
in_clk(R)->in_clk(R)	0.519    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]/RN    1
in_clk(R)->in_clk(R)	0.519    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]/RN    1
in_clk(R)->in_clk(R)	0.519    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]/RN    1
in_clk(R)->in_clk(R)	0.519    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]/RN    1
in_clk(R)->in_clk(R)	0.524    2.792/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]/RN    1
in_clk(R)->in_clk(R)	0.519    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]/RN    1
in_clk(R)->in_clk(R)	0.519    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]/RN    1
in_clk(R)->in_clk(R)	0.519    2.792/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.793/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.795/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.795/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.795/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.795/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	0.522    2.795/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.795/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.521    2.796/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.796/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.525    2.799/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/RN    1
in_clk(R)->in_clk(R)	0.524    2.799/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/RN    1
in_clk(R)->in_clk(R)	0.525    2.800/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.525    2.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.525    2.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.525    2.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.525    2.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.525    2.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.525    2.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.525    2.801/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.524    2.801/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.524    2.801/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.524    2.801/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.524    2.802/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.524    2.802/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.524    2.802/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.518    2.806/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.806/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.806/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/RN    1
in_clk(R)->in_clk(R)	0.517    2.806/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/RN    1
in_clk(R)->in_clk(R)	0.517    2.806/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/RN    1
in_clk(R)->in_clk(R)	0.525    2.807/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/RN    1
in_clk(R)->in_clk(R)	0.516    2.807/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/RN    1
in_clk(R)->in_clk(R)	0.524    2.808/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.808/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.525    2.808/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.524    2.808/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.524    2.808/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/PE_reg/RN    1
in_clk(R)->in_clk(R)	0.524    2.808/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/RN    1
in_clk(R)->in_clk(R)	0.524    2.808/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.524    2.808/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.524    2.809/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.809/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.809/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.809/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.523    2.809/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.809/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.809/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.523    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.810/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.811/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]/RN    1
in_clk(R)->in_clk(R)	0.523    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]/RN    1
in_clk(R)->in_clk(R)	0.523    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/RN    1
in_clk(R)->in_clk(R)	0.523    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]/RN    1
in_clk(R)->in_clk(R)	0.523    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]/RN    1
in_clk(R)->in_clk(R)	0.523    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.818/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]/RN    1
in_clk(R)->in_clk(R)	0.522    2.818/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.818/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.818/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.818/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]/RN    1
in_clk(R)->in_clk(R)	0.522    2.818/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.819/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.819/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.819/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.819/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]/RN    1
in_clk(R)->in_clk(R)	0.522    2.819/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]/RN    1
in_clk(R)->in_clk(R)	0.521    2.819/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]/RN    1
in_clk(R)->in_clk(R)	0.530    2.823/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	0.530    2.823/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	0.530    2.823/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	0.530    2.823/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	0.530    2.823/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.832/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.522    2.832/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.522    2.832/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.832/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.522    2.832/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.522    2.833/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.518    2.834/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	0.518    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/RN    1
in_clk(R)->in_clk(R)	0.525    2.835/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    2.835/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.520    2.836/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.520    2.836/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.520    2.836/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.520    2.836/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.520    2.836/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.520    2.836/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.516    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	0.516    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.836/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.516    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	0.524    2.836/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/RN    1
in_clk(R)->in_clk(R)	0.516    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.836/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.836/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.836/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    2.836/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/RN    1
in_clk(R)->in_clk(R)	0.524    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.837/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.519    2.837/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.519    2.837/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.519    2.837/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.520    2.841/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.841/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.841/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.841/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.862/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.862/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.862/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.862/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	0.523    2.863/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/RN    1
in_clk(R)->in_clk(R)	0.523    2.863/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.523    2.863/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.864/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.864/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    2.864/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.523    2.864/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.522    2.864/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.522    2.864/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.522    2.864/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.864/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.864/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.522    2.864/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.864/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.865/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	0.517    2.865/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	0.517    2.865/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	0.521    2.865/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.521    2.865/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.520    2.865/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.520    2.865/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.520    2.865/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.520    2.865/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.520    2.866/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.511    2.878/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/RN    1
in_clk(R)->in_clk(R)	0.511    2.878/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/RN    1
in_clk(R)->in_clk(R)	0.511    2.878/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/RN    1
in_clk(R)->in_clk(R)	0.510    2.879/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/RN    1
in_clk(R)->in_clk(R)	0.510    2.879/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/RN    1
in_clk(R)->in_clk(R)	0.510    2.879/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/RN    1
in_clk(R)->in_clk(R)	0.510    2.879/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/RN    1
in_clk(R)->in_clk(R)	0.510    2.879/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/RN    1
in_clk(R)->in_clk(R)	0.510    2.879/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/RN    1
in_clk(R)->in_clk(R)	0.510    2.880/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/RN    1
in_clk(R)->in_clk(R)	0.510    2.880/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/RN    1
in_clk(R)->in_clk(R)	0.506    2.883/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/RN    1
in_clk(R)->in_clk(R)	0.506    2.883/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/RN    1
in_clk(R)->in_clk(R)	0.506    2.883/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/RN    1
in_clk(R)->in_clk(R)	0.522    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.911/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/RN    1
in_clk(R)->in_clk(R)	0.522    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/RN    1
in_clk(R)->in_clk(R)	0.521    2.911/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/RN    1
in_clk(R)->in_clk(R)	0.521    2.911/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/RN    1
in_clk(R)->in_clk(R)	0.521    2.911/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.911/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/RN    1
in_clk(R)->in_clk(R)	0.521    2.911/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/RN    1
in_clk(R)->in_clk(R)	0.521    2.911/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.913/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.915/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/RN    1
in_clk(R)->in_clk(R)	0.517    2.915/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/RN    1
in_clk(R)->in_clk(R)	0.523    2.938/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.939/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.939/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.939/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.939/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/RN    1
in_clk(R)->in_clk(R)	0.522    2.939/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/RN    1
in_clk(R)->in_clk(R)	0.523    2.939/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/RN    1
in_clk(R)->in_clk(R)	0.522    2.939/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/RN    1
in_clk(R)->in_clk(R)	0.522    2.940/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/RN    1
in_clk(R)->in_clk(R)	0.521    2.941/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/RN    1
in_clk(R)->in_clk(R)	0.520    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/RN    1
in_clk(R)->in_clk(R)	0.520    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/RN    1
in_clk(R)->in_clk(R)	0.519    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/RN    1
in_clk(R)->in_clk(R)	0.519    2.941/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.942/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/RN    1
in_clk(R)->in_clk(R)	0.519    2.942/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.942/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.942/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.519    2.942/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    2.942/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.519    2.942/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.509    3.018/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	0.509    3.018/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/RN    1
in_clk(R)->in_clk(R)	0.508    3.018/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/RN    1
in_clk(R)->in_clk(R)	0.508    3.018/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/RN    1
in_clk(R)->in_clk(R)	0.508    3.018/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/RN    1
in_clk(R)->in_clk(R)	0.508    3.018/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/RN    1
in_clk(R)->in_clk(R)	0.507    3.019/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/RN    1
in_clk(R)->in_clk(R)	0.507    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/RN    1
in_clk(R)->in_clk(R)	0.506    3.020/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/RN    1
in_clk(R)->in_clk(R)	0.507    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/RN    1
in_clk(R)->in_clk(R)	0.507    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/RN    1
in_clk(R)->in_clk(R)	0.506    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/RN    1
in_clk(R)->in_clk(R)	0.505    3.021/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/RN    1
in_clk(R)->in_clk(R)	0.525    3.047/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	0.525    3.048/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	0.525    3.048/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	0.525    3.048/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	0.522    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	0.521    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	0.521    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/RN    1
in_clk(R)->in_clk(R)	0.521    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/RN    1
in_clk(R)->in_clk(R)	0.521    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	0.521    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/RN    1
in_clk(R)->in_clk(R)	0.521    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/RN    1
in_clk(R)->in_clk(R)	0.521    3.049/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	0.523    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/RN    1
in_clk(R)->in_clk(R)	0.521    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.050/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.050/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.050/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.050/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.050/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.051/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/RN    1
in_clk(R)->in_clk(R)	0.522    3.051/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.051/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.051/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/RN    1
in_clk(R)->in_clk(R)	0.521    3.051/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.051/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.051/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.051/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/RN    1
in_clk(R)->in_clk(R)	0.521    3.052/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/RN    1
in_clk(R)->in_clk(R)	0.521    3.053/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.053/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.053/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	0.544    3.061/*         -0.033/*        top_inst_peripherals_i/apb_uart_i/SOUT_reg/SN    1
in_clk(R)->in_clk(R)	0.525    3.076/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	0.524    3.077/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	0.524    3.077/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	0.524    3.077/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/RN    1
in_clk(R)->in_clk(R)	0.524    3.077/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/RN    1
in_clk(R)->in_clk(R)	0.524    3.077/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/RN    1
in_clk(R)->in_clk(R)	0.522    3.078/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.078/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.078/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.078/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.079/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/RN    1
in_clk(R)->in_clk(R)	0.519    3.084/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.084/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/RN    1
in_clk(R)->in_clk(R)	0.519    3.084/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.085/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.085/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.085/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.085/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.085/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/RN    1
in_clk(R)->in_clk(R)	0.525    3.087/*         -0.012/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.525    3.087/*         -0.012/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.525    3.087/*         -0.012/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.525    3.087/*         -0.012/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.525    3.087/*         -0.012/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.525    3.087/*         -0.012/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.525    3.087/*         -0.012/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.525    3.087/*         -0.012/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.525    3.088/*         -0.011/*        top_inst_core_region_i/instr_mem/is_boot_q_reg/RN    1
in_clk(R)->in_clk(R)	0.515    3.112/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	0.515    3.112/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	0.513    3.114/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	0.513    3.114/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	0.511    3.116/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	0.511    3.116/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	0.511    3.116/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	0.511    3.116/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	0.511    3.116/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	0.511    3.116/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	0.511    3.116/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	0.491    3.122/*         -0.005/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.491    3.122/*         -0.005/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.526    3.136/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	0.526    3.137/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	0.525    3.139/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	0.525    3.139/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.141/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/RN    1
in_clk(R)->in_clk(R)	0.520    3.145/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/RN    1
in_clk(R)->in_clk(R)	0.527    3.161/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	0.527    3.161/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	0.527    3.161/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	0.525    3.162/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.165/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	0.522    3.166/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	0.525    3.169/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.171/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	0.521    3.172/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/RN    1
in_clk(R)->in_clk(R)	0.520    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/RN    1
in_clk(R)->in_clk(R)	0.520    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.173/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/RN    1
in_clk(R)->in_clk(R)	0.520    3.173/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	0.520    3.174/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    3.174/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.520    3.174/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	0.519    3.174/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/RN    1
in_clk(R)->in_clk(R)	0.512    3.230/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	0.512    3.230/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/RN    1
in_clk(R)->in_clk(R)	0.512    3.230/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/RN    1
in_clk(R)->in_clk(R)	0.512    3.230/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/RN    1
in_clk(R)->in_clk(R)	0.511    3.230/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/RN    1
in_clk(R)->in_clk(R)	0.511    3.231/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/RN    1
in_clk(R)->in_clk(R)	0.509    3.233/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/RN    1
in_clk(R)->in_clk(R)	0.509    3.233/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.509    3.233/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.509    3.233/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.509    3.233/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	0.527    3.253/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	0.526    3.254/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/RN    1
in_clk(R)->in_clk(R)	0.526    3.254/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/RN    1
in_clk(R)->in_clk(R)	0.526    3.254/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	0.525    3.254/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	0.525    3.254/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/RN    1
in_clk(R)->in_clk(R)	0.525    3.254/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	0.525    3.254/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/RN    1
in_clk(R)->in_clk(R)	0.526    3.255/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.523    3.257/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.257/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.257/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.523    3.257/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.258/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.258/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	0.521    3.258/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.259/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.520    3.259/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	0.520    3.261/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.520    3.261/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.282/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/RN    1
in_clk(R)->in_clk(R)	0.520    3.285/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/RN    1
in_clk(R)->in_clk(R)	0.520    3.285/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/RN    1
in_clk(R)->in_clk(R)	0.520    3.285/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.287/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.288/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.289/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.289/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.289/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.523    3.308/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.309/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.309/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	0.522    3.309/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/RN    1
in_clk(R)->in_clk(R)	0.522    3.309/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.309/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	0.523    3.309/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.309/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.309/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	0.521    3.310/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.310/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.310/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/RN    1
in_clk(R)->in_clk(R)	0.520    3.311/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.520    3.311/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	0.520    3.311/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/RN    1
in_clk(R)->in_clk(R)	0.520    3.311/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/RN    1
in_clk(R)->in_clk(R)	0.520    3.311/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	0.520    3.311/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/RN    1
in_clk(R)->in_clk(R)	0.524    3.314/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	0.526    3.314/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.525    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.525    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	0.525    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.525    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.522    3.316/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	0.525    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.524    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.524    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.522    3.316/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	0.522    3.316/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	0.524    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.316/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.523    3.317/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.318/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/RN    1
in_clk(R)->in_clk(R)	0.519    3.319/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.320/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.320/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.320/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.321/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.321/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.321/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.340/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.340/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	0.524    3.340/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.523    3.341/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.526    3.343/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	0.527    3.343/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.527    3.343/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.526    3.343/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	0.526    3.343/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	0.526    3.343/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	0.521    3.343/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.521    3.343/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	0.526    3.344/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.520    3.344/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.520    3.344/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.520    3.344/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	0.520    3.344/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/RN    1
in_clk(R)->in_clk(R)	0.520    3.344/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/RN    1
in_clk(R)->in_clk(R)	0.520    3.344/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	0.520    3.344/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/RN    1
in_clk(R)->in_clk(R)	0.524    3.345/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.345/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.346/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.346/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.346/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	0.524    3.346/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.524    3.346/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.523    3.347/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.347/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	0.522    3.347/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.522    3.348/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	0.519    3.350/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.351/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.519    3.351/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	0.523    3.366/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.366/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.367/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.367/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/RN    1
in_clk(R)->in_clk(R)	0.520    3.369/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	0.520    3.369/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	0.519    3.370/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	0.515    3.371/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	0.526    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	0.525    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	0.525    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	0.525    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	0.525    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	0.525    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/RN    1
in_clk(R)->in_clk(R)	0.525    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	0.525    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	0.525    3.373/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	0.525    3.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	0.511    3.375/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.511    3.375/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.511    3.375/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	0.511    3.375/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	0.511    3.375/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.511    3.375/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	0.511    3.376/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	0.511    3.376/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	0.511    3.376/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/RN    1
in_clk(R)->in_clk(R)	0.511    3.376/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	0.521    3.377/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.377/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	0.521    3.377/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.377/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.377/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.377/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/RN    1
in_clk(R)->in_clk(R)	0.521    3.377/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/RN    1
in_clk(R)->in_clk(R)	0.518    3.381/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	0.518    3.381/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	0.518    3.381/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.393/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.393/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/RN    1
in_clk(R)->in_clk(R)	0.522    3.393/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	0.522    3.393/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	0.522    3.394/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	0.522    3.395/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.395/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.395/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.522    3.395/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.522    3.395/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.524    3.399/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	0.524    3.399/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/RN    1
in_clk(R)->in_clk(R)	0.524    3.399/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.400/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.519    3.404/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/RN    1
in_clk(R)->in_clk(R)	0.525    3.425/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.525    3.425/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.525    3.425/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.524    3.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.524    3.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.524    3.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	0.524    3.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.524    3.425/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	0.524    3.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	0.524    3.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.524    3.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.524    3.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	0.524    3.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.524    3.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.527    3.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.527    3.426/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	0.520    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.429/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	0.523    3.430/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.523    3.430/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.521    3.432/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.519    3.433/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	0.519    3.433/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	0.519    3.433/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/RN    1
