Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bf6d2d96f9744007b6ef84cbb49607b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mdio_test_behav xil_defaultlib.tb_mdio_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'op_rd_ack' [E:/ZYNQ/ZYNQ_7020/FPGA_Design/mdio_test/mdio_test.srcs/sources_1/new/mdio_test.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ZYNQ/ZYNQ_7020/FPGA_Design/mdio_test/mdio_test.srcs/sources_1/new/mdio_test.v" Line 23. Module mdio_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ZYNQ/ZYNQ_7020/FPGA_Design/mdio_test/mdio_test.srcs/sources_1/new/mdio_dri.v" Line 23. Module mdio_dri doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ZYNQ/ZYNQ_7020/FPGA_Design/mdio_test/mdio_test.srcs/sources_1/new/mdio_ctrl.v" Line 23. Module mdio_ctrl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mdio_dri
Compiling module xil_defaultlib.mdio_ctrl
Compiling module xil_defaultlib.mdio_test
Compiling module xil_defaultlib.tb_mdio_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mdio_test_behav
