{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698849306333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698849306340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:35:05 2023 " "Processing started: Wed Nov 01 22:35:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698849306340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849306340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_1bit -c ALU_1bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_1bit -c ALU_1bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849306340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698849310753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698849310753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 course4_package " "Found design unit 1: course4_package" {  } { { "package.vhd" "" { Text "D:/microprocessor/course4/project1/package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849318331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849318331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1bit-main " "Found design unit 1: ALU_1bit-main" {  } { { "ALU_1bit.vhd" "" { Text "D:/microprocessor/course4/project1/ALU_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849318354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1bit " "Found entity 1: ALU_1bit" {  } { { "ALU_1bit.vhd" "" { Text "D:/microprocessor/course4/project1/ALU_1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849318354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849318354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-func " "Found design unit 1: fulladd-func" {  } { { "fulladd.vhd" "" { Text "D:/microprocessor/course4/project1/fulladd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849318358 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "D:/microprocessor/course4/project1/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849318358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849318358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segmant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segmant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segmant-func " "Found design unit 1: seven_segmant-func" {  } { { "seven_segmant.vhd" "" { Text "D:/microprocessor/course4/project1/seven_segmant.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849318369 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segmant " "Found entity 1: seven_segmant" {  } { { "seven_segmant.vhd" "" { Text "D:/microprocessor/course4/project1/seven_segmant.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698849318369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849318369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_1bit " "Elaborating entity \"ALU_1bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698849318453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd fulladd:label1 " "Elaborating entity \"fulladd\" for hierarchy \"fulladd:label1\"" {  } { { "ALU_1bit.vhd" "label1" { Text "D:/microprocessor/course4/project1/ALU_1bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849318458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segmant seven_segmant:label2 " "Elaborating entity \"seven_segmant\" for hierarchy \"seven_segmant:label2\"" {  } { { "ALU_1bit.vhd" "label2" { Text "D:/microprocessor/course4/project1/ALU_1bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849318460 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b0 GND " "Pin \"b0\" is stuck at GND" {  } { { "ALU_1bit.vhd" "" { Text "D:/microprocessor/course4/project1/ALU_1bit.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849356344 "|ALU_1bit|b0"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0 GND " "Pin \"c0\" is stuck at GND" {  } { { "ALU_1bit.vhd" "" { Text "D:/microprocessor/course4/project1/ALU_1bit.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849356344 "|ALU_1bit|c0"} { "Warning" "WMLS_MLS_STUCK_PIN" "g0 VCC " "Pin \"g0\" is stuck at VCC" {  } { { "ALU_1bit.vhd" "" { Text "D:/microprocessor/course4/project1/ALU_1bit.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698849356344 "|ALU_1bit|g0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698849356344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698849356399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698849394369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849394369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698849411460 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698849411460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698849411460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698849411460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698849433889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:37:13 2023 " "Processing ended: Wed Nov 01 22:37:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698849433889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698849433889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698849433889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849433889 ""}
