-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
    conv1_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    conv1_biases : IN STD_LOGIC_VECTOR (63 downto 0);
    output_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_493_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_493_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_493_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_493_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_493_p_ce : OUT STD_LOGIC;
    grp_fu_497_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_497_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_497_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_497_p_ce : OUT STD_LOGIC;
    grp_fu_501_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_501_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_501_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_501_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_501_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_conv1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_E1 : STD_LOGIC_VECTOR (7 downto 0) := "11100001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv15_4840 : STD_LOGIC_VECTOR (14 downto 0) := "100100001000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv10_121 : STD_LOGIC_VECTOR (9 downto 0) := "0100100001";
    constant ap_const_lv16_144 : STD_LOGIC_VECTOR (15 downto 0) := "0000000101000100";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv24_3F804 : STD_LOGIC_VECTOR (23 downto 0) := "000000111111100000000100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal output_fm_buffer_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal output_fm_buffer_1_ce0 : STD_LOGIC;
    signal output_fm_buffer_1_we0 : STD_LOGIC;
    signal output_fm_buffer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_fm_buffer_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_fm_buffer_2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal input_fm_buffer_2_0_ce0 : STD_LOGIC;
    signal input_fm_buffer_2_0_we0 : STD_LOGIC;
    signal input_fm_buffer_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_fm_buffer_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal icmp_ln114_reg_888 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal gmem_addr_reg_786 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_2_fu_385_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln30_2_reg_795 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln30_fu_409_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln30_reg_800 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln30_3_fu_434_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln30_3_reg_808 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln30_4_fu_443_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln30_4_reg_814 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp1_fu_451_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp1_reg_819 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_460_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_reg_824 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln44_2_fu_473_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln44_2_reg_832 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln44_1_fu_499_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln44_1_reg_837 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln44_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln51_mid2_v_reg_844 : STD_LOGIC_VECTOR (61 downto 0);
    signal select_ln47_fu_566_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln47_reg_850 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln47_1_fu_574_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln47_1_reg_856 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln48_fu_582_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln48_reg_863 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln47_2_fu_594_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln47_2_reg_868 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_fm_buffer_1_addr_reg_878 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal output_fm_buffer_1_load_reg_883 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln114_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal add_ln114_fu_687_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln114_reg_892 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln114_1_fu_693_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln114_1_reg_897 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state27 : BOOLEAN;
    signal gmem_addr_read_reg_902 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln118_5_fu_733_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln118_5_reg_907 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal empty_115_fu_740_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_115_reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_1_fu_287_ap_start : STD_LOGIC;
    signal grp_conv1_Pipeline_1_fu_287_ap_done : STD_LOGIC;
    signal grp_conv1_Pipeline_1_fu_287_ap_idle : STD_LOGIC;
    signal grp_conv1_Pipeline_1_fu_287_ap_ready : STD_LOGIC;
    signal grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_ce0 : STD_LOGIC;
    signal grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_we0 : STD_LOGIC;
    signal grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_idle : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_ready : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_ce0 : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_we0 : STD_LOGIC;
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_ap_start : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_ap_done : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_ap_idle : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_ap_ready : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_add51_lcssa17_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_add51_lcssa17_out_ap_vld : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_input_fm_buffer_2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_input_fm_buffer_2_0_ce0 : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_ce : STD_LOGIC;
    signal grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_ce : STD_LOGIC;
    signal grp_conv1_Pipeline_5_fu_319_ap_start : STD_LOGIC;
    signal grp_conv1_Pipeline_5_fu_319_ap_done : STD_LOGIC;
    signal grp_conv1_Pipeline_5_fu_319_ap_idle : STD_LOGIC;
    signal grp_conv1_Pipeline_5_fu_319_ap_ready : STD_LOGIC;
    signal grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_ce0 : STD_LOGIC;
    signal grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_we0 : STD_LOGIC;
    signal grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_done : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_idle : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_ready : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_output_fm_buffer_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_output_fm_buffer_1_ce0 : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_ce : STD_LOGIC;
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_ce : STD_LOGIC;
    signal indvar_flatten33_reg_208 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal nout_reg_219 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten18_reg_230 : STD_LOGIC_VECTOR (9 downto 0);
    signal ty_reg_241 : STD_LOGIC_VECTOR (4 downto 0);
    signal tx_reg_252 : STD_LOGIC_VECTOR (4 downto 0);
    signal nout_2_reg_263 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal phi_mul_reg_275 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_conv1_Pipeline_1_fu_287_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln30_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv1_Pipeline_KY_KX_fu_305_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_conv1_Pipeline_5_fu_319_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state27_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start_reg : STD_LOGIC := '0';
    signal p_cast126_fu_672_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln114_fu_351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln44_fu_602_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ti_fu_136 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln31_fu_699_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tj_fu_140 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten50_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_341_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln31_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln30_fu_397_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_mid1_fu_418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_426_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln47_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln44_fu_479_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln44_fu_511_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln44_fu_511_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln44_fu_511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln44_1_fu_517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln44_1_fu_521_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln48_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln44_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_fu_491_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln44_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln47_fu_554_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln47_1_fu_588_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_615_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_17_cast_fu_622_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln44_1_cast_fu_612_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_fu_626_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln47_1_cast_fu_632_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_109_fu_635_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_110_fu_645_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_fu_649_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_cast_fu_641_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_111_fu_657_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln47_cast_fu_663_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_112_fu_666_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_2_fu_721_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln118_10_fu_729_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln118_fu_717_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_917_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_917_ce : STD_LOGIC;
    signal grp_fu_921_ce : STD_LOGIC;
    signal grp_fu_925_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal mul_ln44_fu_511_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_conv1_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_fm_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_fm_buffer_2_0_ce0 : OUT STD_LOGIC;
        input_fm_buffer_2_0_we0 : OUT STD_LOGIC;
        input_fm_buffer_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln30 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln52 : IN STD_LOGIC_VECTOR (7 downto 0);
        select_ln30 : IN STD_LOGIC_VECTOR (3 downto 0);
        input_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        input_fm_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_fm_buffer_2_0_ce0 : OUT STD_LOGIC;
        input_fm_buffer_2_0_we0 : OUT STD_LOGIC;
        input_fm_buffer_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv1_Pipeline_KY_KX IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_fm_buffer_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln44 : IN STD_LOGIC_VECTOR (61 downto 0);
        select_ln47_2 : IN STD_LOGIC_VECTOR (4 downto 0);
        select_ln47 : IN STD_LOGIC_VECTOR (4 downto 0);
        add51_lcssa17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_lcssa17_out_ap_vld : OUT STD_LOGIC;
        input_fm_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_fm_buffer_2_0_ce0 : OUT STD_LOGIC;
        input_fm_buffer_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_917_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_ce : OUT STD_LOGIC;
        grp_fu_921_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv1_Pipeline_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_fm_buffer_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_fm_buffer_1_ce0 : OUT STD_LOGIC;
        output_fm_buffer_1_we0 : OUT STD_LOGIC;
        output_fm_buffer_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln30_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        add_ln118_5 : IN STD_LOGIC_VECTOR (11 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        ti_cast20 : IN STD_LOGIC_VECTOR (3 downto 0);
        p_shl1 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln115 : IN STD_LOGIC_VECTOR (23 downto 0);
        output_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        output_fm_buffer_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_fm_buffer_1_ce0 : OUT STD_LOGIC;
        output_fm_buffer_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_917_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_ce : OUT STD_LOGIC;
        grp_fu_925_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_925_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_925_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_925_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_925_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_mul_7ns_10ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    output_fm_buffer_1_U : component srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 18496,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_fm_buffer_1_address0,
        ce0 => output_fm_buffer_1_ce0,
        we0 => output_fm_buffer_1_we0,
        d0 => output_fm_buffer_1_d0,
        q0 => output_fm_buffer_1_q0);

    input_fm_buffer_2_0_U : component srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 625,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_fm_buffer_2_0_address0,
        ce0 => input_fm_buffer_2_0_ce0,
        we0 => input_fm_buffer_2_0_we0,
        d0 => input_fm_buffer_2_0_d0,
        q0 => input_fm_buffer_2_0_q0);

    grp_conv1_Pipeline_1_fu_287 : component srcnn_conv1_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv1_Pipeline_1_fu_287_ap_start,
        ap_done => grp_conv1_Pipeline_1_fu_287_ap_done,
        ap_idle => grp_conv1_Pipeline_1_fu_287_ap_idle,
        ap_ready => grp_conv1_Pipeline_1_fu_287_ap_ready,
        input_fm_buffer_2_0_address0 => grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_address0,
        input_fm_buffer_2_0_ce0 => grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_ce0,
        input_fm_buffer_2_0_we0 => grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_we0,
        input_fm_buffer_2_0_d0 => grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_d0);

    grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293 : component srcnn_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start,
        ap_done => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done,
        ap_idle => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_idle,
        ap_ready => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_ready,
        m_axi_gmem_AWVALID => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        zext_ln30 => select_ln30_3_reg_808,
        zext_ln52 => tmp1_reg_819,
        select_ln30 => select_ln30_reg_800,
        input_ftmap => input_ftmap,
        input_fm_buffer_2_0_address0 => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_address0,
        input_fm_buffer_2_0_ce0 => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_ce0,
        input_fm_buffer_2_0_we0 => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_we0,
        input_fm_buffer_2_0_d0 => grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_d0);

    grp_conv1_Pipeline_KY_KX_fu_305 : component srcnn_conv1_Pipeline_KY_KX
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv1_Pipeline_KY_KX_fu_305_ap_start,
        ap_done => grp_conv1_Pipeline_KY_KX_fu_305_ap_done,
        ap_idle => grp_conv1_Pipeline_KY_KX_fu_305_ap_idle,
        ap_ready => grp_conv1_Pipeline_KY_KX_fu_305_ap_ready,
        output_fm_buffer_1_load => output_fm_buffer_1_load_reg_883,
        m_axi_gmem_AWVALID => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln44 => sext_ln51_mid2_v_reg_844,
        select_ln47_2 => select_ln47_1_reg_856,
        select_ln47 => select_ln47_reg_850,
        add51_lcssa17_out => grp_conv1_Pipeline_KY_KX_fu_305_add51_lcssa17_out,
        add51_lcssa17_out_ap_vld => grp_conv1_Pipeline_KY_KX_fu_305_add51_lcssa17_out_ap_vld,
        input_fm_buffer_2_0_address0 => grp_conv1_Pipeline_KY_KX_fu_305_input_fm_buffer_2_0_address0,
        input_fm_buffer_2_0_ce0 => grp_conv1_Pipeline_KY_KX_fu_305_input_fm_buffer_2_0_ce0,
        input_fm_buffer_2_0_q0 => input_fm_buffer_2_0_q0,
        grp_fu_917_p_din0 => grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_din0,
        grp_fu_917_p_din1 => grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_din1,
        grp_fu_917_p_opcode => grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_opcode,
        grp_fu_917_p_dout0 => grp_fu_493_p_dout0,
        grp_fu_917_p_ce => grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_ce,
        grp_fu_921_p_din0 => grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_din0,
        grp_fu_921_p_din1 => grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_din1,
        grp_fu_921_p_dout0 => grp_fu_497_p_dout0,
        grp_fu_921_p_ce => grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_ce);

    grp_conv1_Pipeline_5_fu_319 : component srcnn_conv1_Pipeline_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv1_Pipeline_5_fu_319_ap_start,
        ap_done => grp_conv1_Pipeline_5_fu_319_ap_done,
        ap_idle => grp_conv1_Pipeline_5_fu_319_ap_idle,
        ap_ready => grp_conv1_Pipeline_5_fu_319_ap_ready,
        output_fm_buffer_1_address0 => grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_address0,
        output_fm_buffer_1_ce0 => grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_ce0,
        output_fm_buffer_1_we0 => grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_we0,
        output_fm_buffer_1_d0 => grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_d0);

    grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325 : component srcnn_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start,
        ap_done => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_done,
        ap_idle => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_idle,
        ap_ready => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_ready,
        m_axi_gmem_AWVALID => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => m_axi_gmem_WREADY,
        m_axi_gmem_WDATA => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv32_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => m_axi_gmem_BVALID,
        m_axi_gmem_BREADY => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => m_axi_gmem_BRESP,
        m_axi_gmem_BID => m_axi_gmem_BID,
        m_axi_gmem_BUSER => m_axi_gmem_BUSER,
        select_ln30_3 => select_ln30_3_reg_808,
        add_ln118_5 => add_ln118_5_reg_907,
        empty => empty_115_reg_912,
        ti_cast20 => select_ln30_reg_800,
        p_shl1 => p_shl1_reg_824,
        zext_ln115 => phi_mul_reg_275,
        output_ftmap => output_ftmap,
        output_fm_buffer_1_address0 => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_output_fm_buffer_1_address0,
        output_fm_buffer_1_ce0 => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_output_fm_buffer_1_ce0,
        output_fm_buffer_1_q0 => output_fm_buffer_1_q0,
        grp_fu_917_p_din0 => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_din0,
        grp_fu_917_p_din1 => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_din1,
        grp_fu_917_p_opcode => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_opcode,
        grp_fu_917_p_dout0 => grp_fu_493_p_dout0,
        grp_fu_917_p_ce => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_ce,
        grp_fu_925_p_din0 => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_din0,
        grp_fu_925_p_din1 => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_din1,
        grp_fu_925_p_opcode => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_opcode,
        grp_fu_925_p_dout0 => grp_fu_501_p_dout0,
        grp_fu_925_p_ce => grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_ce);

    mul_7ns_10ns_16_1_1_U39 : component srcnn_mul_7ns_10ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 10,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln44_fu_511_p0,
        din1 => mul_ln44_fu_511_p1,
        dout => mul_ln44_fu_511_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv1_Pipeline_1_fu_287_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv1_Pipeline_1_fu_287_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln30_fu_379_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_conv1_Pipeline_1_fu_287_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_Pipeline_1_fu_287_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_Pipeline_1_fu_287_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv1_Pipeline_5_fu_319_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv1_Pipeline_5_fu_319_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_1))) then 
                    grp_conv1_Pipeline_5_fu_319_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_Pipeline_5_fu_319_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_Pipeline_5_fu_319_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv1_Pipeline_KY_KX_fu_305_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv1_Pipeline_KY_KX_fu_305_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_conv1_Pipeline_KY_KX_fu_305_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_Pipeline_KY_KX_fu_305_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_Pipeline_KY_KX_fu_305_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten18_reg_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                indvar_flatten18_reg_230 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                indvar_flatten18_reg_230 <= select_ln47_2_reg_868;
            end if; 
        end if;
    end process;

    indvar_flatten33_reg_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                indvar_flatten33_reg_208 <= ap_const_lv15_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                indvar_flatten33_reg_208 <= add_ln44_2_reg_832;
            end if; 
        end if;
    end process;

    indvar_flatten50_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten50_fu_144 <= ap_const_lv8_0;
            elsif ((not(((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_1))) then 
                indvar_flatten50_fu_144 <= add_ln30_2_reg_795;
            end if; 
        end if;
    end process;

    nout_2_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                nout_2_reg_263 <= ap_const_lv7_0;
            elsif (((grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                nout_2_reg_263 <= add_ln114_reg_892;
            end if; 
        end if;
    end process;

    nout_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                nout_reg_219 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                nout_reg_219 <= select_ln44_1_reg_837;
            end if; 
        end if;
    end process;

    phi_mul_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                phi_mul_reg_275 <= ap_const_lv24_0;
            elsif (((grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                phi_mul_reg_275 <= add_ln114_1_reg_897;
            end if; 
        end if;
    end process;

    ti_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ti_fu_136 <= ap_const_lv4_0;
            elsif ((not(((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_1))) then 
                ti_fu_136 <= add_ln31_fu_699_p2;
            end if; 
        end if;
    end process;

    tj_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tj_fu_140 <= ap_const_lv4_0;
            elsif ((not(((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_1))) then 
                tj_fu_140 <= select_ln30_4_reg_814;
            end if; 
        end if;
    end process;

    tx_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tx_reg_252 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                tx_reg_252 <= add_ln48_reg_863;
            end if; 
        end if;
    end process;

    ty_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                ty_reg_241 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                ty_reg_241 <= select_ln47_1_reg_856;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                add_ln114_1_reg_897 <= add_ln114_1_fu_693_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                add_ln114_reg_892 <= add_ln114_fu_687_p2;
                icmp_ln114_reg_888 <= icmp_ln114_fu_681_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                add_ln118_5_reg_907 <= add_ln118_5_fu_733_p2;
                empty_115_reg_912 <= empty_115_fu_740_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln30_2_reg_795 <= add_ln30_2_fu_385_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln44_2_reg_832 <= add_ln44_2_fu_473_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln44_fu_467_p2 = ap_const_lv1_0))) then
                add_ln48_reg_863 <= add_ln48_fu_582_p2;
                select_ln44_1_reg_837 <= select_ln44_1_fu_499_p3;
                select_ln47_1_reg_856 <= select_ln47_1_fu_574_p3;
                select_ln47_2_reg_868 <= select_ln47_2_fu_594_p3;
                select_ln47_reg_850 <= select_ln47_fu_566_p3;
                sext_ln51_mid2_v_reg_844 <= add_ln44_1_fu_521_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_0))) then
                gmem_addr_read_reg_902 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                gmem_addr_reg_786 <= sext_ln114_fu_351_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                output_fm_buffer_1_addr_reg_878 <= p_cast126_fu_672_p1(15 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                output_fm_buffer_1_load_reg_883 <= output_fm_buffer_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    p_shl1_reg_824(7 downto 4) <= p_shl1_fu_460_p3(7 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                select_ln30_3_reg_808 <= select_ln30_3_fu_434_p3;
                select_ln30_4_reg_814 <= select_ln30_4_fu_443_p3;
                select_ln30_reg_800 <= select_ln30_fu_409_p3;
                tmp1_reg_819 <= tmp1_fu_451_p3;
            end if;
        end if;
    end process;
    p_shl1_reg_824(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_ARREADY, m_axi_gmem_RVALID, ap_CS_fsm_state18, ap_CS_fsm_state27, icmp_ln114_reg_888, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, icmp_ln44_fu_467_p2, grp_conv1_Pipeline_1_fu_287_ap_done, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done, grp_conv1_Pipeline_KY_KX_fu_305_ap_done, grp_conv1_Pipeline_5_fu_319_ap_done, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_done, ap_CS_fsm_state29, icmp_ln30_fu_379_p2, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state30)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln30_fu_379_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_conv1_Pipeline_1_fu_287_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln44_fu_467_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_conv1_Pipeline_KY_KX_fu_305_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state18 => 
                if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if ((not(((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                elsif ((not(((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if (((grp_conv1_Pipeline_5_fu_319_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln114_1_fu_693_p2 <= std_logic_vector(unsigned(phi_mul_reg_275) + unsigned(ap_const_lv24_3F804));
    add_ln114_fu_687_p2 <= std_logic_vector(unsigned(nout_2_reg_263) + unsigned(ap_const_lv7_1));
    add_ln118_5_fu_733_p2 <= std_logic_vector(unsigned(zext_ln118_10_fu_729_p1) + unsigned(zext_ln118_fu_717_p1));
    add_ln30_2_fu_385_p2 <= std_logic_vector(unsigned(indvar_flatten50_fu_144) + unsigned(ap_const_lv8_1));
    add_ln30_fu_397_p2 <= std_logic_vector(unsigned(tj_fu_140) + unsigned(ap_const_lv4_1));
    add_ln31_fu_699_p2 <= std_logic_vector(unsigned(select_ln30_reg_800) + unsigned(ap_const_lv4_1));
    add_ln44_1_fu_521_p2 <= std_logic_vector(unsigned(zext_ln44_1_fu_517_p1) + unsigned(conv1_weights));
    add_ln44_2_fu_473_p2 <= std_logic_vector(unsigned(indvar_flatten33_reg_208) + unsigned(ap_const_lv15_1));
    add_ln44_fu_479_p2 <= std_logic_vector(unsigned(nout_reg_219) + unsigned(ap_const_lv7_1));
    add_ln47_1_fu_588_p2 <= std_logic_vector(unsigned(indvar_flatten18_reg_230) + unsigned(ap_const_lv10_1));
    add_ln47_fu_554_p2 <= std_logic_vector(unsigned(select_ln44_fu_491_p3) + unsigned(ap_const_lv5_1));
    add_ln48_fu_582_p2 <= std_logic_vector(unsigned(select_ln47_fu_566_p3) + unsigned(ap_const_lv5_1));
    and_ln44_fu_548_p2 <= (xor_ln44_fu_536_p2 and icmp_ln48_fu_542_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_conv1_Pipeline_KY_KX_fu_305_ap_done)
    begin
        if ((grp_conv1_Pipeline_KY_KX_fu_305_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(m_axi_gmem_RVALID, icmp_ln114_reg_888)
    begin
        if (((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;

    ap_ST_fsm_state29_blk_assign_proc : process(grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_done)
    begin
        if ((grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(grp_conv1_Pipeline_5_fu_319_ap_done)
    begin
        if ((grp_conv1_Pipeline_5_fu_319_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_conv1_Pipeline_1_fu_287_ap_done)
    begin
        if ((grp_conv1_Pipeline_1_fu_287_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done)
    begin
        if ((grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state27_assign_proc : process(m_axi_gmem_RVALID, icmp_ln114_reg_888)
    begin
                ap_block_state27 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0));
    end process;


    ap_block_state27_ignore_call0_assign_proc : process(m_axi_gmem_RVALID, icmp_ln114_reg_888)
    begin
                ap_block_state27_ignore_call0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln30_fu_379_p2)
    begin
        if ((((icmp_ln30_fu_379_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln30_fu_379_p2)
    begin
        if (((icmp_ln30_fu_379_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_109_fu_635_p2 <= std_logic_vector(unsigned(empty_fu_626_p2) + unsigned(select_ln47_1_cast_fu_632_p1));
    empty_110_fu_645_p1 <= empty_109_fu_635_p2(11 - 1 downto 0);
    empty_111_fu_657_p2 <= std_logic_vector(unsigned(p_shl_fu_649_p3) + unsigned(p_cast_fu_641_p1));
    empty_112_fu_666_p2 <= std_logic_vector(unsigned(empty_111_fu_657_p2) + unsigned(select_ln47_cast_fu_663_p1));
    empty_115_fu_740_p1 <= gmem_addr_read_reg_902;
    empty_fu_626_p2 <= std_logic_vector(unsigned(tmp_17_cast_fu_622_p1) + unsigned(select_ln44_1_cast_fu_612_p1));

    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state18, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_state27, icmp_ln114_reg_888)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_0))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    grp_conv1_Pipeline_1_fu_287_ap_start <= grp_conv1_Pipeline_1_fu_287_ap_start_reg;
    grp_conv1_Pipeline_5_fu_319_ap_start <= grp_conv1_Pipeline_5_fu_319_ap_start_reg;
    grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start_reg;
    grp_conv1_Pipeline_KY_KX_fu_305_ap_start <= grp_conv1_Pipeline_KY_KX_fu_305_ap_start_reg;
    grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start_reg;
    grp_fu_493_p_ce <= grp_fu_917_ce;
    grp_fu_493_p_din0 <= grp_fu_917_p0;
    grp_fu_493_p_din1 <= grp_fu_917_p1;
    grp_fu_493_p_opcode <= ap_const_lv2_0;
    grp_fu_497_p_ce <= grp_fu_921_ce;
    grp_fu_497_p_din0 <= grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_din0;
    grp_fu_497_p_din1 <= grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_din1;
    grp_fu_501_p_ce <= grp_fu_925_ce;
    grp_fu_501_p_din0 <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_din0;
    grp_fu_501_p_din1 <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_din1;
    grp_fu_501_p_opcode <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_opcode;

    grp_fu_917_ce_assign_proc : process(grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_ce, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_ce, ap_CS_fsm_state29, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_917_ce <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_917_ce <= grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_ce;
        else 
            grp_fu_917_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_917_p0_assign_proc : process(grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_din0, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_din0, ap_CS_fsm_state29, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_917_p0 <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_917_p0 <= grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_din0;
        else 
            grp_fu_917_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_917_p1_assign_proc : process(grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_din1, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_din1, ap_CS_fsm_state29, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_917_p1 <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_917_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_917_p1 <= grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_917_p_din1;
        else 
            grp_fu_917_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_921_ce_assign_proc : process(grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_ce, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_921_ce <= grp_conv1_Pipeline_KY_KX_fu_305_grp_fu_921_p_ce;
        else 
            grp_fu_921_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_925_ce_assign_proc : process(grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_ce, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_925_ce <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_grp_fu_925_p_ce;
        else 
            grp_fu_925_ce <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln114_fu_681_p2 <= "1" when (nout_2_reg_263 = ap_const_lv7_40) else "0";
    icmp_ln30_fu_379_p2 <= "1" when (indvar_flatten50_fu_144 = ap_const_lv8_E1) else "0";
    icmp_ln31_fu_403_p2 <= "1" when (ti_fu_136 = ap_const_lv4_F) else "0";
    icmp_ln44_fu_467_p2 <= "1" when (indvar_flatten33_reg_208 = ap_const_lv15_4840) else "0";
    icmp_ln47_fu_485_p2 <= "1" when (indvar_flatten18_reg_230 = ap_const_lv10_121) else "0";
    icmp_ln48_fu_542_p2 <= "1" when (tx_reg_252 = ap_const_lv5_11) else "0";

    input_fm_buffer_2_0_address0_assign_proc : process(ap_CS_fsm_state5, grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_address0, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_address0, grp_conv1_Pipeline_KY_KX_fu_305_input_fm_buffer_2_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_fm_buffer_2_0_address0 <= grp_conv1_Pipeline_KY_KX_fu_305_input_fm_buffer_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_fm_buffer_2_0_address0 <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_fm_buffer_2_0_address0 <= grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_address0;
        else 
            input_fm_buffer_2_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_fm_buffer_2_0_ce0_assign_proc : process(ap_CS_fsm_state5, grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_ce0, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_ce0, grp_conv1_Pipeline_KY_KX_fu_305_input_fm_buffer_2_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_fm_buffer_2_0_ce0 <= grp_conv1_Pipeline_KY_KX_fu_305_input_fm_buffer_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_fm_buffer_2_0_ce0 <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_fm_buffer_2_0_ce0 <= grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_ce0;
        else 
            input_fm_buffer_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_fm_buffer_2_0_d0_assign_proc : process(ap_CS_fsm_state5, grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_d0, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_d0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_fm_buffer_2_0_d0 <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_fm_buffer_2_0_d0 <= grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_d0;
        else 
            input_fm_buffer_2_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    input_fm_buffer_2_0_we0_assign_proc : process(ap_CS_fsm_state5, grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_we0, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_fm_buffer_2_0_we0 <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_input_fm_buffer_2_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_fm_buffer_2_0_we0 <= grp_conv1_Pipeline_1_fu_287_input_fm_buffer_2_0_we0;
        else 
            input_fm_buffer_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_ARADDR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state18, ap_CS_fsm_state7, gmem_addr_reg_786, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARADDR, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARADDR, ap_CS_fsm_state16, sext_ln44_fu_602_p1)
    begin
        if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_gmem_ARADDR <= gmem_addr_reg_786;
        elsif (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_gmem_ARADDR <= sext_ln44_fu_602_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARADDR <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARADDR <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARADDR;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARBURST_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARBURST, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARBURST, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARBURST <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARBURST <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARBURST;
        else 
            m_axi_gmem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARCACHE_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARCACHE, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARCACHE, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARCACHE <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARCACHE <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARCACHE;
        else 
            m_axi_gmem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARID_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARID, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARID, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARID <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARID <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARID;
        else 
            m_axi_gmem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARLEN_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state18, ap_CS_fsm_state7, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARLEN, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARLEN, ap_CS_fsm_state16)
    begin
        if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_gmem_ARLEN <= ap_const_lv32_40;
        elsif (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_gmem_ARLEN <= ap_const_lv32_51;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARLEN <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARLEN <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARLEN;
        else 
            m_axi_gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARLOCK_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARLOCK, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARLOCK, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARLOCK <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARLOCK <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARLOCK;
        else 
            m_axi_gmem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARPROT_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARPROT, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARPROT, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARPROT <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARPROT <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARPROT;
        else 
            m_axi_gmem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARQOS_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARQOS, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARQOS, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARQOS <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARQOS <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARQOS;
        else 
            m_axi_gmem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARREGION_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARREGION, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARREGION, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARREGION <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARREGION <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARREGION;
        else 
            m_axi_gmem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARSIZE_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARSIZE, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARSIZE, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARSIZE <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARSIZE <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARSIZE;
        else 
            m_axi_gmem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARUSER_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARUSER, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARUSER, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARUSER <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARUSER <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARUSER;
        else 
            m_axi_gmem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARVALID_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state18, ap_CS_fsm_state7, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARVALID, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARVALID, ap_CS_fsm_state16)
    begin
        if ((((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_ARVALID <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARVALID <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWADDR;
    m_axi_gmem_AWBURST <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWBURST;
    m_axi_gmem_AWCACHE <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWCACHE;
    m_axi_gmem_AWID <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWID;
    m_axi_gmem_AWLEN <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWLEN;
    m_axi_gmem_AWLOCK <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWLOCK;
    m_axi_gmem_AWPROT <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWPROT;
    m_axi_gmem_AWQOS <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWQOS;
    m_axi_gmem_AWREGION <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWREGION;
    m_axi_gmem_AWSIZE <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWSIZE;
    m_axi_gmem_AWUSER <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWUSER;

    m_axi_gmem_AWVALID_assign_proc : process(ap_CS_fsm_state28, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWVALID, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            m_axi_gmem_AWVALID <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_AWVALID;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(ap_CS_fsm_state28, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_BREADY, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            m_axi_gmem_BREADY <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_BREADY;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_RREADY_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_state27, icmp_ln114_reg_888, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state15, grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_RREADY, grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_RREADY, ap_CS_fsm_state16)
    begin
        if ((not(((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln114_reg_888 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln114_reg_888 = ap_const_lv1_0))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_gmem_RREADY <= grp_conv1_Pipeline_KY_KX_fu_305_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_RREADY <= grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WDATA;
    m_axi_gmem_WID <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WID;
    m_axi_gmem_WLAST <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WLAST;
    m_axi_gmem_WSTRB <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WSTRB;
    m_axi_gmem_WUSER <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WUSER;

    m_axi_gmem_WVALID_assign_proc : process(ap_CS_fsm_state28, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WVALID, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            m_axi_gmem_WVALID <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_m_axi_gmem_WVALID;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln44_fu_511_p0 <= mul_ln44_fu_511_p00(7 - 1 downto 0);
    mul_ln44_fu_511_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln44_1_fu_499_p3),16));
    mul_ln44_fu_511_p1 <= ap_const_lv16_144(10 - 1 downto 0);
    or_ln47_fu_560_p2 <= (icmp_ln47_fu_485_p2 or and_ln44_fu_548_p2);

    output_fm_buffer_1_address0_assign_proc : process(output_fm_buffer_1_addr_reg_878, ap_CS_fsm_state14, grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_address0, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_output_fm_buffer_1_address0, ap_CS_fsm_state17, ap_CS_fsm_state29, ap_CS_fsm_state30, p_cast126_fu_672_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_fm_buffer_1_address0 <= output_fm_buffer_1_addr_reg_878;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output_fm_buffer_1_address0 <= p_cast126_fu_672_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            output_fm_buffer_1_address0 <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_output_fm_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            output_fm_buffer_1_address0 <= grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_address0;
        else 
            output_fm_buffer_1_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_fm_buffer_1_ce0_assign_proc : process(ap_CS_fsm_state14, grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_ce0, grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_output_fm_buffer_1_ce0, ap_CS_fsm_state17, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            output_fm_buffer_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            output_fm_buffer_1_ce0 <= grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_output_fm_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            output_fm_buffer_1_ce0 <= grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_ce0;
        else 
            output_fm_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_fm_buffer_1_d0_assign_proc : process(grp_conv1_Pipeline_KY_KX_fu_305_add51_lcssa17_out, grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_d0, ap_CS_fsm_state17, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_fm_buffer_1_d0 <= grp_conv1_Pipeline_KY_KX_fu_305_add51_lcssa17_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            output_fm_buffer_1_d0 <= grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_d0;
        else 
            output_fm_buffer_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_fm_buffer_1_we0_assign_proc : process(grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_we0, ap_CS_fsm_state17, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_fm_buffer_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            output_fm_buffer_1_we0 <= grp_conv1_Pipeline_5_fu_319_output_fm_buffer_1_we0;
        else 
            output_fm_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast126_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_112_fu_666_p2),64));
    p_cast_fu_641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_109_fu_635_p2),15));
    p_shl1_fu_460_p3 <= (select_ln30_reg_800 & ap_const_lv4_0);
    p_shl_fu_649_p3 <= (empty_110_fu_645_p1 & ap_const_lv4_0);
    select_ln30_3_fu_434_p3 <= 
        tmp_5_mid1_fu_418_p3 when (icmp_ln31_fu_403_p2(0) = '1') else 
        tmp_s_fu_426_p3;
    select_ln30_4_fu_443_p3 <= 
        add_ln30_fu_397_p2 when (icmp_ln31_fu_403_p2(0) = '1') else 
        tj_fu_140;
    select_ln30_fu_409_p3 <= 
        ap_const_lv4_0 when (icmp_ln31_fu_403_p2(0) = '1') else 
        ti_fu_136;
    select_ln44_1_cast_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln44_1_reg_837),12));
    select_ln44_1_fu_499_p3 <= 
        add_ln44_fu_479_p2 when (icmp_ln47_fu_485_p2(0) = '1') else 
        nout_reg_219;
    select_ln44_fu_491_p3 <= 
        ap_const_lv5_0 when (icmp_ln47_fu_485_p2(0) = '1') else 
        ty_reg_241;
    select_ln47_1_cast_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_1_reg_856),12));
    select_ln47_1_fu_574_p3 <= 
        add_ln47_fu_554_p2 when (and_ln44_fu_548_p2(0) = '1') else 
        select_ln44_fu_491_p3;
    select_ln47_2_fu_594_p3 <= 
        ap_const_lv10_1 when (icmp_ln47_fu_485_p2(0) = '1') else 
        add_ln47_1_fu_588_p2;
    select_ln47_cast_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_reg_850),15));
    select_ln47_fu_566_p3 <= 
        ap_const_lv5_0 when (or_ln47_fu_560_p2(0) = '1') else 
        tx_reg_252;
        sext_ln114_fu_351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_341_p4),64));

        sext_ln44_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln51_mid2_v_reg_844),64));

    tmp1_fu_451_p3 <= (select_ln30_4_fu_443_p3 & select_ln30_4_fu_443_p3);
    tmp_17_cast_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_615_p3),12));
    tmp_1_fu_615_p3 <= (select_ln44_1_reg_837 & ap_const_lv4_0);
    tmp_2_fu_721_p3 <= (nout_2_reg_263 & ap_const_lv4_0);
    tmp_5_mid1_fu_418_p3 <= (add_ln30_fu_397_p2 & add_ln30_fu_397_p2);
    tmp_s_fu_426_p3 <= (tj_fu_140 & tj_fu_140);
    trunc_ln_fu_341_p4 <= conv1_biases(63 downto 2);
    xor_ln44_fu_536_p2 <= (icmp_ln47_fu_485_p2 xor ap_const_lv1_1);
    zext_ln118_10_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_721_p3),12));
    zext_ln118_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nout_2_reg_263),12));
    zext_ln44_1_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln44_fu_511_p2),64));
end behav;
