// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="simple_pipeline_ip_simple_pipeline_ip,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.302500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=128,HLS_SYN_DSP=0,HLS_SYN_FF=2041,HLS_SYN_LUT=4307,HLS_VERSION=2024_1}" *)

module simple_pipeline_ip (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 19;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_ready;
wire    ap_CS_fsm_state5;
wire   [0:0] or_ln16_3_fu_6143_p2;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] start_pc;
wire   [14:0] code_ram_address0;
wire   [31:0] code_ram_q0;
wire   [31:0] data_ram_q0;
wire   [31:0] nb_instruction;
reg    nb_instruction_ap_vld;
reg   [31:0] reg_file_31_reg_444;
reg   [31:0] reg_file_30_reg_455;
reg   [31:0] reg_file_29_reg_466;
reg   [31:0] reg_file_28_reg_477;
reg   [31:0] reg_file_27_reg_488;
reg   [31:0] reg_file_26_reg_499;
reg   [31:0] reg_file_25_reg_510;
reg   [31:0] reg_file_24_reg_521;
reg   [31:0] reg_file_23_reg_532;
reg   [31:0] reg_file_22_reg_543;
reg   [31:0] reg_file_21_reg_554;
reg   [31:0] reg_file_20_reg_565;
reg   [31:0] reg_file_19_reg_576;
reg   [31:0] reg_file_18_reg_587;
reg   [31:0] reg_file_17_reg_598;
reg   [31:0] reg_file_16_reg_609;
reg   [31:0] reg_file_15_reg_620;
reg   [31:0] reg_file_14_reg_631;
reg   [31:0] reg_file_13_reg_642;
reg   [31:0] reg_file_12_reg_653;
reg   [31:0] reg_file_11_reg_664;
reg   [31:0] reg_file_10_reg_675;
reg   [31:0] reg_file_9_reg_686;
reg   [31:0] reg_file_8_reg_697;
reg   [31:0] reg_file_7_reg_708;
reg   [31:0] reg_file_6_reg_719;
reg   [31:0] reg_file_5_reg_730;
reg   [31:0] reg_file_4_reg_741;
reg   [31:0] reg_file_3_reg_752;
reg   [31:0] reg_file_2_reg_763;
reg   [31:0] reg_file_1_reg_774;
reg   [31:0] reg_file_reg_785;
reg   [0:0] e_to_e_reg_796;
reg   [0:0] f7_6_reg_807;
reg   [2:0] f_to_e_d_i_type_reg_818;
reg  signed [19:0] f_to_e_d_i_imm_7_reg_6322;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [14:0] pc_fu_4722_p3;
reg   [14:0] pc_reg_6328;
reg   [0:0] d_i_is_r_type_load_reg_6339;
wire   [31:0] rv1_fu_4738_p67;
reg   [31:0] rv1_reg_6344;
wire   [31:0] rv2_fu_4874_p67;
reg   [31:0] rv2_reg_6365;
wire  signed [31:0] sext_ln30_fu_5010_p1;
reg  signed [31:0] sext_ln30_reg_6378;
wire   [31:0] rs_fu_5014_p3;
reg   [31:0] rs_reg_6383;
wire   [4:0] shift_1_fu_5026_p3;
reg   [4:0] shift_1_reg_6394;
reg   [0:0] d_i_is_op_imm_load_reg_6399;
wire    ap_CS_fsm_state2;
reg   [0:0] d_i_is_jal_load_reg_6404;
reg   [0:0] d_i_is_jalr_load_reg_6409;
reg   [0:0] d_i_is_branch_load_reg_6416;
reg   [0:0] d_i_is_store_load_reg_6422;
reg   [0:0] d_i_is_load_load_reg_6427;
wire   [2:0] f_to_e_d_i_type_2_load_fu_5055_p1;
reg   [2:0] f_to_e_d_i_type_2_reg_6433;
reg   [2:0] f_to_e_d_i_func3_2_reg_6437;
reg   [31:0] instruction_reg_6442;
reg   [4:0] f_to_e_d_i_rd_reg_6457;
reg   [7:0] d_imm_inst_19_12_reg_6463;
reg   [2:0] f_to_e_d_i_func3_reg_6468;
reg   [4:0] f_to_e_d_i_rs1_reg_6473;
reg   [4:0] f_to_e_d_i_rs2_reg_6478;
reg   [1:0] opch_reg_6483;
reg   [2:0] opcl_reg_6487;
wire   [0:0] bcond_fu_5321_p17;
reg   [0:0] bcond_reg_6491;
wire   [31:0] result_13_fu_5450_p19;
reg   [31:0] result_13_reg_6497;
wire   [14:0] npc4_fu_5503_p2;
reg   [14:0] npc4_reg_6503;
wire   [31:0] result_14_fu_5509_p2;
reg   [31:0] result_14_reg_6508;
wire   [31:0] result_17_fu_5523_p3;
reg   [31:0] result_17_reg_6515;
wire   [0:0] icmp_ln84_fu_5531_p2;
reg   [0:0] icmp_ln84_reg_6520;
wire   [0:0] icmp_ln84_1_fu_5537_p2;
reg   [0:0] icmp_ln84_1_reg_6525;
wire   [0:0] icmp_ln84_2_fu_5543_p2;
reg   [0:0] icmp_ln84_2_reg_6530;
wire   [0:0] icmp_ln84_3_fu_5549_p2;
reg   [0:0] icmp_ln84_3_reg_6535;
wire   [0:0] icmp_ln84_4_fu_5555_p2;
reg   [0:0] icmp_ln84_4_reg_6540;
wire   [0:0] sel_tmp27_fu_5567_p2;
reg   [0:0] sel_tmp27_reg_6545;
wire   [14:0] npc_fu_5573_p2;
reg   [14:0] npc_reg_6551;
wire   [14:0] j_b_target_pc_fu_5588_p2;
reg   [14:0] j_b_target_pc_reg_6558;
reg   [4:0] f_to_e_d_i_rd_2_reg_6564;
wire    ap_CS_fsm_state3;
wire   [14:0] f_to_f_fu_5597_p2;
reg   [14:0] f_to_f_reg_6569;
wire   [31:0] result_19_fu_5647_p19;
reg   [31:0] result_19_reg_6574;
wire   [1:0] msize_fu_5689_p1;
reg   [1:0] msize_reg_6587;
wire   [14:0] grp_fu_4684_p4;
reg   [14:0] a1_reg_6591;
wire   [3:0] shl_ln230_fu_5727_p2;
reg   [3:0] shl_ln230_reg_6602;
wire   [31:0] shl_ln230_2_fu_5745_p2;
reg   [31:0] shl_ln230_2_reg_6607;
wire   [3:0] shl_ln227_fu_5763_p2;
reg   [3:0] shl_ln227_reg_6612;
wire   [31:0] shl_ln227_2_fu_5781_p2;
reg   [31:0] shl_ln227_2_reg_6617;
wire   [14:0] select_ln141_fu_5796_p3;
wire   [14:0] select_ln135_fu_5801_p3;
wire   [0:0] or_ln40_fu_5812_p2;
reg   [0:0] or_ln40_reg_6632;
wire  signed [19:0] sext_ln40_fu_5872_p1;
wire    ap_CS_fsm_state4;
wire  signed [19:0] sext_ln39_fu_5892_p1;
wire  signed [19:0] sext_ln38_fu_5905_p1;
wire   [19:0] f_to_e_d_i_imm_fu_5934_p5;
wire  signed [31:0] sext_ln189_fu_6055_p1;
wire   [31:0] zext_ln190_fu_6059_p1;
wire  signed [31:0] sext_ln193_fu_6071_p1;
wire   [31:0] zext_ln194_fu_6075_p1;
reg   [31:0] ap_phi_mux_reg_file_31_phi_fu_447_p4;
wire    ap_loop_init;
reg   [31:0] ap_phi_mux_reg_file_96_phi_fu_4260_p4;
reg   [31:0] ap_phi_mux_reg_file_30_phi_fu_458_p4;
reg   [31:0] ap_phi_mux_reg_file_95_phi_fu_4273_p4;
reg   [31:0] ap_phi_mux_reg_file_29_phi_fu_469_p4;
reg   [31:0] ap_phi_mux_reg_file_94_phi_fu_4286_p4;
reg   [31:0] ap_phi_mux_reg_file_28_phi_fu_480_p4;
reg   [31:0] ap_phi_mux_reg_file_93_phi_fu_4299_p4;
reg   [31:0] ap_phi_mux_reg_file_27_phi_fu_491_p4;
reg   [31:0] ap_phi_mux_reg_file_92_phi_fu_4312_p4;
reg   [31:0] ap_phi_mux_reg_file_26_phi_fu_502_p4;
reg   [31:0] ap_phi_mux_reg_file_91_phi_fu_4325_p4;
reg   [31:0] ap_phi_mux_reg_file_25_phi_fu_513_p4;
reg   [31:0] ap_phi_mux_reg_file_90_phi_fu_4338_p4;
reg   [31:0] ap_phi_mux_reg_file_24_phi_fu_524_p4;
reg   [31:0] ap_phi_mux_reg_file_89_phi_fu_4351_p4;
reg   [31:0] ap_phi_mux_reg_file_23_phi_fu_535_p4;
reg   [31:0] ap_phi_mux_reg_file_88_phi_fu_4364_p4;
reg   [31:0] ap_phi_mux_reg_file_22_phi_fu_546_p4;
reg   [31:0] ap_phi_mux_reg_file_87_phi_fu_4377_p4;
reg   [31:0] ap_phi_mux_reg_file_21_phi_fu_557_p4;
reg   [31:0] ap_phi_mux_reg_file_86_phi_fu_4390_p4;
reg   [31:0] ap_phi_mux_reg_file_20_phi_fu_568_p4;
reg   [31:0] ap_phi_mux_reg_file_85_phi_fu_4403_p4;
reg   [31:0] ap_phi_mux_reg_file_19_phi_fu_579_p4;
reg   [31:0] ap_phi_mux_reg_file_84_phi_fu_4416_p4;
reg   [31:0] ap_phi_mux_reg_file_18_phi_fu_590_p4;
reg   [31:0] ap_phi_mux_reg_file_83_phi_fu_4429_p4;
reg   [31:0] ap_phi_mux_reg_file_17_phi_fu_601_p4;
reg   [31:0] ap_phi_mux_reg_file_82_phi_fu_4442_p4;
reg   [31:0] ap_phi_mux_reg_file_16_phi_fu_612_p4;
reg   [31:0] ap_phi_mux_reg_file_81_phi_fu_4455_p4;
reg   [31:0] ap_phi_mux_reg_file_15_phi_fu_623_p4;
reg   [31:0] ap_phi_mux_reg_file_80_phi_fu_4468_p4;
reg   [31:0] ap_phi_mux_reg_file_14_phi_fu_634_p4;
reg   [31:0] ap_phi_mux_reg_file_79_phi_fu_4481_p4;
reg   [31:0] ap_phi_mux_reg_file_13_phi_fu_645_p4;
reg   [31:0] ap_phi_mux_reg_file_78_phi_fu_4494_p4;
reg   [31:0] ap_phi_mux_reg_file_12_phi_fu_656_p4;
reg   [31:0] ap_phi_mux_reg_file_77_phi_fu_4507_p4;
reg   [31:0] ap_phi_mux_reg_file_11_phi_fu_667_p4;
reg   [31:0] ap_phi_mux_reg_file_76_phi_fu_4520_p4;
reg   [31:0] ap_phi_mux_reg_file_10_phi_fu_678_p4;
reg   [31:0] ap_phi_mux_reg_file_75_phi_fu_4533_p4;
reg   [31:0] ap_phi_mux_reg_file_9_phi_fu_689_p4;
reg   [31:0] ap_phi_mux_reg_file_74_phi_fu_4546_p4;
reg   [31:0] ap_phi_mux_reg_file_8_phi_fu_700_p4;
reg   [31:0] ap_phi_mux_reg_file_73_phi_fu_4559_p4;
reg   [31:0] ap_phi_mux_reg_file_7_phi_fu_711_p4;
reg   [31:0] ap_phi_mux_reg_file_72_phi_fu_4572_p4;
reg   [31:0] ap_phi_mux_reg_file_6_phi_fu_722_p4;
reg   [31:0] ap_phi_mux_reg_file_71_phi_fu_4585_p4;
reg   [31:0] ap_phi_mux_reg_file_5_phi_fu_733_p4;
reg   [31:0] ap_phi_mux_reg_file_70_phi_fu_4598_p4;
reg   [31:0] ap_phi_mux_reg_file_4_phi_fu_744_p4;
reg   [31:0] ap_phi_mux_reg_file_69_phi_fu_4611_p4;
reg   [31:0] ap_phi_mux_reg_file_3_phi_fu_755_p4;
reg   [31:0] ap_phi_mux_reg_file_68_phi_fu_4624_p4;
reg   [31:0] ap_phi_mux_reg_file_2_phi_fu_766_p4;
reg   [31:0] ap_phi_mux_reg_file_67_phi_fu_4637_p4;
reg   [31:0] ap_phi_mux_reg_file_1_phi_fu_777_p4;
reg   [31:0] ap_phi_mux_reg_file_66_phi_fu_4650_p4;
reg   [31:0] ap_phi_mux_reg_file_phi_fu_788_p4;
reg   [31:0] ap_phi_mux_reg_file_65_phi_fu_4663_p4;
reg   [0:0] ap_phi_mux_e_to_e_phi_fu_799_p4;
reg   [0:0] ap_phi_mux_e_to_e_1_phi_fu_4676_p4;
reg   [0:0] ap_phi_mux_f7_6_phi_fu_811_p4;
wire   [2:0] ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26;
reg   [2:0] ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818;
reg   [14:0] ap_phi_reg_pp0_iter0_next_pc_reg_870;
reg   [19:0] ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883;
reg   [31:0] ap_phi_mux_result_24_phi_fu_906_p18;
reg   [31:0] ap_phi_reg_pp0_iter0_result_24_reg_902;
reg    ap_predicate_pred640_state4;
reg    ap_predicate_pred645_state4;
reg    ap_predicate_pred650_state4;
reg    ap_predicate_pred656_state4;
reg    ap_predicate_pred661_state4;
reg    ap_predicate_pred666_state4;
reg    ap_predicate_pred671_state4;
reg   [31:0] ap_phi_mux_reg_file_64_phi_fu_931_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_64_reg_928;
wire   [0:0] or_ln16_1_fu_6101_p2;
reg   [31:0] ap_phi_mux_reg_file_63_phi_fu_1035_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_63_reg_1032;
reg   [31:0] ap_phi_mux_reg_file_62_phi_fu_1139_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_62_reg_1136;
reg   [31:0] ap_phi_mux_reg_file_61_phi_fu_1243_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_61_reg_1240;
reg   [31:0] ap_phi_mux_reg_file_60_phi_fu_1347_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_60_reg_1344;
reg   [31:0] ap_phi_mux_reg_file_59_phi_fu_1451_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_59_reg_1448;
reg   [31:0] ap_phi_mux_reg_file_58_phi_fu_1555_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_58_reg_1552;
reg   [31:0] ap_phi_mux_reg_file_57_phi_fu_1659_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_57_reg_1656;
reg   [31:0] ap_phi_mux_reg_file_56_phi_fu_1763_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_56_reg_1760;
reg   [31:0] ap_phi_mux_reg_file_55_phi_fu_1867_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_55_reg_1864;
reg   [31:0] ap_phi_mux_reg_file_54_phi_fu_1971_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_54_reg_1968;
reg   [31:0] ap_phi_mux_reg_file_53_phi_fu_2075_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_53_reg_2072;
reg   [31:0] ap_phi_mux_reg_file_52_phi_fu_2179_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_52_reg_2176;
reg   [31:0] ap_phi_mux_reg_file_51_phi_fu_2283_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_51_reg_2280;
reg   [31:0] ap_phi_mux_reg_file_50_phi_fu_2387_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_50_reg_2384;
reg   [31:0] ap_phi_mux_reg_file_49_phi_fu_2491_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_49_reg_2488;
reg   [31:0] ap_phi_mux_reg_file_48_phi_fu_2595_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_48_reg_2592;
reg   [31:0] ap_phi_mux_reg_file_47_phi_fu_2699_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_47_reg_2696;
reg   [31:0] ap_phi_mux_reg_file_46_phi_fu_2803_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_46_reg_2800;
reg   [31:0] ap_phi_mux_reg_file_45_phi_fu_2907_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_45_reg_2904;
reg   [31:0] ap_phi_mux_reg_file_44_phi_fu_3011_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_44_reg_3008;
reg   [31:0] ap_phi_mux_reg_file_43_phi_fu_3115_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_43_reg_3112;
reg   [31:0] ap_phi_mux_reg_file_42_phi_fu_3219_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_42_reg_3216;
reg   [31:0] ap_phi_mux_reg_file_41_phi_fu_3323_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_41_reg_3320;
reg   [31:0] ap_phi_mux_reg_file_40_phi_fu_3427_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_40_reg_3424;
reg   [31:0] ap_phi_mux_reg_file_39_phi_fu_3531_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_39_reg_3528;
reg   [31:0] ap_phi_mux_reg_file_38_phi_fu_3635_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_38_reg_3632;
reg   [31:0] ap_phi_mux_reg_file_37_phi_fu_3739_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_37_reg_3736;
reg   [31:0] ap_phi_mux_reg_file_36_phi_fu_3843_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_36_reg_3840;
reg   [31:0] ap_phi_mux_reg_file_35_phi_fu_3947_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_35_reg_3944;
reg   [31:0] ap_phi_mux_reg_file_34_phi_fu_4051_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_34_reg_4048;
reg   [31:0] ap_phi_mux_reg_file_33_phi_fu_4155_p66;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_33_reg_4152;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_96_reg_4256;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_95_reg_4269;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_94_reg_4282;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_93_reg_4295;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_92_reg_4308;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_91_reg_4321;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_90_reg_4334;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_89_reg_4347;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_88_reg_4360;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_87_reg_4373;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_86_reg_4386;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_85_reg_4399;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_84_reg_4412;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_83_reg_4425;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_82_reg_4438;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_81_reg_4451;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_80_reg_4464;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_79_reg_4477;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_78_reg_4490;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_77_reg_4503;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_76_reg_4516;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_75_reg_4529;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_74_reg_4542;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_73_reg_4555;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_72_reg_4568;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_71_reg_4581;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_70_reg_4594;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_69_reg_4607;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_68_reg_4620;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_67_reg_4633;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_66_reg_4646;
wire   [31:0] ap_phi_reg_pp0_iter0_reg_file_65_reg_4659;
wire   [0:0] ap_phi_reg_pp0_iter0_e_to_e_1_reg_4672;
wire   [63:0] zext_ln8_fu_4730_p1;
wire   [63:0] zext_ln169_fu_5684_p1;
wire   [63:0] zext_ln233_fu_5698_p1;
wire   [63:0] zext_ln230_3_fu_6079_p1;
wire   [63:0] zext_ln227_3_fu_6083_p1;
reg   [0:0] d_i_is_r_type_fu_308;
wire   [0:0] f_to_e_d_i_is_r_type_fu_5817_p2;
reg   [0:0] phi_ln16_fu_312;
wire   [0:0] icmp_ln39_fu_6156_p2;
reg   [0:0] d_i_is_lui_fu_316;
wire   [0:0] f_to_e_d_i_is_lui_fu_5154_p2;
reg   [0:0] d_i_is_op_imm_fu_320;
wire   [0:0] f_to_e_d_i_is_op_imm_fu_5160_p2;
reg   [0:0] d_i_is_jal_fu_324;
wire   [0:0] f_to_e_d_i_is_jal_fu_5148_p2;
reg   [0:0] d_i_is_jalr_fu_328;
wire   [0:0] f_to_e_d_i_is_jalr_fu_5142_p2;
reg   [0:0] d_i_is_branch_fu_332;
wire   [0:0] f_to_e_d_i_is_branch_fu_5136_p2;
reg   [0:0] d_i_is_store_fu_336;
wire   [0:0] f_to_e_d_i_is_store_fu_5130_p2;
reg   [0:0] d_i_is_load_fu_340;
wire   [0:0] f_to_e_d_i_is_load_fu_5124_p2;
reg   [31:0] nbi_1_fu_344;
wire   [31:0] nbi_fu_6126_p2;
reg   [19:0] d_i_imm_fu_348;
reg   [2:0] d_i_type_fu_352;
reg   [4:0] d_i_rs2_fu_356;
reg   [4:0] d_i_rs1_fu_360;
reg   [2:0] d_i_func3_fu_364;
reg   [4:0] d_i_rd_fu_368;
reg   [14:0] pc_1_fu_372;
reg   [14:0] f_to_f_1_fu_376;
reg   [14:0] f_from_e_target_pc_fu_380;
wire   [14:0] e_to_f_target_pc_fu_4693_p1;
reg   [14:0] ap_sig_allocacmp_e_to_f_target_pc_4;
reg    code_ram_ce0_local;
reg    data_ram_ce0_local;
reg   [14:0] data_ram_address0_local;
reg   [3:0] data_ram_we0_local;
reg   [31:0] data_ram_d0_local;
wire   [31:0] rv1_fu_4738_p65;
wire   [31:0] rv2_fu_4874_p65;
wire  signed [19:0] sext_ln30_fu_5010_p0;
wire   [4:0] shift_fu_5022_p1;
wire   [4:0] f_to_e_d_i_opcode_fu_5064_p4;
wire   [0:0] icmp_ln34_fu_5221_p2;
wire   [0:0] icmp_ln32_fu_5243_p2;
wire   [0:0] icmp_ln26_5_fu_5287_p2;
wire   [0:0] icmp_ln26_6_fu_5293_p2;
wire   [0:0] icmp_ln26_fu_5257_p2;
wire   [0:0] icmp_ln26_1_fu_5263_p2;
wire   [0:0] icmp_ln26_2_fu_5269_p2;
wire   [0:0] icmp_ln26_3_fu_5275_p2;
wire   [0:0] icmp_ln26_4_fu_5281_p2;
wire   [0:0] or_ln26_fu_5299_p2;
wire   [0:0] bcond_fu_5321_p2;
wire   [0:0] bcond_fu_5321_p4;
wire   [0:0] bcond_fu_5321_p6;
wire   [0:0] bcond_fu_5321_p8;
wire   [0:0] bcond_fu_5321_p10;
wire   [0:0] bcond_fu_5321_p14;
wire   [0:0] bcond_fu_5321_p15;
wire   [5:0] bcond_fu_5321_p16;
wire   [0:0] and_ln50_fu_5361_p2;
wire   [31:0] result_1_fu_5366_p2;
wire   [31:0] result_2_fu_5370_p2;
wire   [31:0] zext_ln55_fu_5382_p1;
wire   [0:0] result_5_fu_5390_p2;
wire   [0:0] result_6_fu_5398_p2;
wire   [31:0] result_8_fu_5410_p2;
wire   [31:0] result_9_fu_5415_p2;
wire   [31:0] result_13_fu_5450_p2;
wire   [31:0] result_13_fu_5450_p4;
wire   [31:0] result_13_fu_5450_p6;
wire   [31:0] result_13_fu_5450_p8;
wire   [31:0] result_13_fu_5450_p10;
wire   [31:0] result_13_fu_5450_p12;
wire   [31:0] result_13_fu_5450_p14;
wire   [31:0] result_13_fu_5450_p16;
wire   [31:0] result_13_fu_5450_p17;
wire   [6:0] result_13_fu_5450_p18;
wire   [14:0] pc4_fu_5497_p2;
wire   [31:0] imm12_fu_5490_p3;
wire   [31:0] zext_ln108_fu_5513_p1;
wire   [31:0] result_16_fu_5517_p2;
wire   [0:0] sel_tmp26_fu_5561_p2;
wire   [14:0] trunc_ln2_fu_5579_p4;
wire   [0:0] sel_tmp32_fu_5623_p2;
wire   [0:0] sel_tmp24_fu_5615_p2;
wire   [0:0] sel_tmp28_fu_5619_p2;
wire   [0:0] sel_tmp33_fu_5628_p2;
wire   [31:0] zext_ln111_fu_5606_p1;
wire   [31:0] result_19_fu_5647_p14;
wire   [31:0] result_19_fu_5647_p17;
wire   [6:0] result_19_fu_5647_p18;
wire   [15:0] rv2_01_fu_5695_p1;
wire   [0:0] tmp_3_fu_5707_p3;
wire   [1:0] and_ln_fu_5715_p3;
wire   [3:0] zext_ln230_1_fu_5723_p1;
wire   [4:0] shl_ln230_1_fu_5733_p3;
wire   [31:0] zext_ln230_fu_5703_p1;
wire   [31:0] zext_ln230_2_fu_5741_p1;
wire   [7:0] rv2_0_fu_5692_p1;
wire   [1:0] trunc_ln227_fu_5755_p1;
wire   [3:0] zext_ln227_1_fu_5759_p1;
wire   [4:0] shl_ln227_1_fu_5769_p3;
wire   [31:0] zext_ln227_fu_5751_p1;
wire   [31:0] zext_ln227_2_fu_5777_p1;
wire   [14:0] i_target_pc_fu_5787_p4;
wire   [0:0] taken_branch_fu_5602_p2;
wire   [0:0] or_ln40_1_fu_5807_p2;
wire   [0:0] d_imm_inst_31_fu_5823_p3;
wire   [0:0] d_imm_inst_7_fu_5839_p3;
wire   [5:0] tmp_4_fu_5851_p4;
wire   [3:0] d_imm_inst_11_8_fu_5830_p4;
wire   [11:0] f_to_e_d_i_imm_6_fu_5860_p5;
wire   [6:0] tmp_2_fu_5876_p4;
wire   [11:0] f_to_e_d_i_imm_4_fu_5885_p3;
wire   [11:0] f_to_e_d_i_imm_3_fu_5896_p4;
wire   [0:0] tmp_fu_5918_p3;
wire   [9:0] tmp_1_fu_5925_p4;
wire   [1:0] a01_fu_5945_p1;
wire   [0:0] icmp_ln182_fu_6003_p2;
wire   [0:0] icmp_ln182_1_fu_6009_p2;
wire   [0:0] icmp_ln182_2_fu_6015_p2;
wire   [7:0] b_fu_6031_p2;
wire   [7:0] b_fu_6031_p4;
wire   [7:0] b_fu_6031_p6;
wire   [7:0] b_fu_6031_p8;
wire   [7:0] b_fu_6031_p9;
wire   [2:0] b_fu_6031_p10;
wire  signed [7:0] b_fu_6031_p11;
wire   [0:0] a1_1_fu_5948_p3;
wire   [15:0] h1_fu_5993_p4;
wire   [15:0] h0_fu_5969_p1;
wire  signed [15:0] h_fu_6063_p3;
wire   [0:0] or_ln16_fu_6097_p2;
wire   [0:0] icmp_ln16_fu_6092_p2;
wire   [0:0] xor_ln21_fu_6116_p2;
wire   [31:0] zext_ln21_fu_6122_p1;
wire   [0:0] target_pc_fu_6133_p1;
wire   [0:0] or_ln16_2_fu_6137_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_628;
reg    ap_condition_3034;
reg    ap_condition_3038;
reg    ap_condition_3042;
reg    ap_condition_3046;
reg    ap_condition_3050;
wire   [4:0] rv1_fu_4738_p1;
wire   [4:0] rv1_fu_4738_p3;
wire   [4:0] rv1_fu_4738_p5;
wire   [4:0] rv1_fu_4738_p7;
wire   [4:0] rv1_fu_4738_p9;
wire   [4:0] rv1_fu_4738_p11;
wire   [4:0] rv1_fu_4738_p13;
wire   [4:0] rv1_fu_4738_p15;
wire   [4:0] rv1_fu_4738_p17;
wire   [4:0] rv1_fu_4738_p19;
wire   [4:0] rv1_fu_4738_p21;
wire   [4:0] rv1_fu_4738_p23;
wire   [4:0] rv1_fu_4738_p25;
wire   [4:0] rv1_fu_4738_p27;
wire   [4:0] rv1_fu_4738_p29;
wire   [4:0] rv1_fu_4738_p31;
wire  signed [4:0] rv1_fu_4738_p33;
wire  signed [4:0] rv1_fu_4738_p35;
wire  signed [4:0] rv1_fu_4738_p37;
wire  signed [4:0] rv1_fu_4738_p39;
wire  signed [4:0] rv1_fu_4738_p41;
wire  signed [4:0] rv1_fu_4738_p43;
wire  signed [4:0] rv1_fu_4738_p45;
wire  signed [4:0] rv1_fu_4738_p47;
wire  signed [4:0] rv1_fu_4738_p49;
wire  signed [4:0] rv1_fu_4738_p51;
wire  signed [4:0] rv1_fu_4738_p53;
wire  signed [4:0] rv1_fu_4738_p55;
wire  signed [4:0] rv1_fu_4738_p57;
wire  signed [4:0] rv1_fu_4738_p59;
wire  signed [4:0] rv1_fu_4738_p61;
wire  signed [4:0] rv1_fu_4738_p63;
wire   [4:0] rv2_fu_4874_p1;
wire   [4:0] rv2_fu_4874_p3;
wire   [4:0] rv2_fu_4874_p5;
wire   [4:0] rv2_fu_4874_p7;
wire   [4:0] rv2_fu_4874_p9;
wire   [4:0] rv2_fu_4874_p11;
wire   [4:0] rv2_fu_4874_p13;
wire   [4:0] rv2_fu_4874_p15;
wire   [4:0] rv2_fu_4874_p17;
wire   [4:0] rv2_fu_4874_p19;
wire   [4:0] rv2_fu_4874_p21;
wire   [4:0] rv2_fu_4874_p23;
wire   [4:0] rv2_fu_4874_p25;
wire   [4:0] rv2_fu_4874_p27;
wire   [4:0] rv2_fu_4874_p29;
wire   [4:0] rv2_fu_4874_p31;
wire  signed [4:0] rv2_fu_4874_p33;
wire  signed [4:0] rv2_fu_4874_p35;
wire  signed [4:0] rv2_fu_4874_p37;
wire  signed [4:0] rv2_fu_4874_p39;
wire  signed [4:0] rv2_fu_4874_p41;
wire  signed [4:0] rv2_fu_4874_p43;
wire  signed [4:0] rv2_fu_4874_p45;
wire  signed [4:0] rv2_fu_4874_p47;
wire  signed [4:0] rv2_fu_4874_p49;
wire  signed [4:0] rv2_fu_4874_p51;
wire  signed [4:0] rv2_fu_4874_p53;
wire  signed [4:0] rv2_fu_4874_p55;
wire  signed [4:0] rv2_fu_4874_p57;
wire  signed [4:0] rv2_fu_4874_p59;
wire  signed [4:0] rv2_fu_4874_p61;
wire  signed [4:0] rv2_fu_4874_p63;
wire  signed [5:0] bcond_fu_5321_p1;
wire   [5:0] bcond_fu_5321_p3;
wire   [5:0] bcond_fu_5321_p5;
wire   [5:0] bcond_fu_5321_p7;
wire   [5:0] bcond_fu_5321_p9;
wire   [5:0] bcond_fu_5321_p11;
wire   [5:0] bcond_fu_5321_p13;
wire  signed [6:0] result_13_fu_5450_p1;
wire   [6:0] result_13_fu_5450_p3;
wire   [6:0] result_13_fu_5450_p5;
wire   [6:0] result_13_fu_5450_p7;
wire   [6:0] result_13_fu_5450_p9;
wire   [6:0] result_13_fu_5450_p11;
wire   [6:0] result_13_fu_5450_p13;
wire   [6:0] result_13_fu_5450_p15;
wire  signed [6:0] result_19_fu_5647_p1;
wire   [6:0] result_19_fu_5647_p3;
wire   [6:0] result_19_fu_5647_p5;
wire   [6:0] result_19_fu_5647_p7;
wire   [6:0] result_19_fu_5647_p9;
wire   [6:0] result_19_fu_5647_p11;
wire   [6:0] result_19_fu_5647_p13;
wire   [6:0] result_19_fu_5647_p15;
wire  signed [2:0] b_fu_6031_p1;
wire   [2:0] b_fu_6031_p3;
wire   [2:0] b_fu_6031_p5;
wire   [2:0] b_fu_6031_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 d_i_is_r_type_fu_308 = 1'd0;
#0 phi_ln16_fu_312 = 1'd0;
#0 d_i_is_lui_fu_316 = 1'd0;
#0 d_i_is_op_imm_fu_320 = 1'd0;
#0 d_i_is_jal_fu_324 = 1'd0;
#0 d_i_is_jalr_fu_328 = 1'd0;
#0 d_i_is_branch_fu_332 = 1'd0;
#0 d_i_is_store_fu_336 = 1'd0;
#0 d_i_is_load_fu_340 = 1'd0;
#0 nbi_1_fu_344 = 32'd0;
#0 d_i_imm_fu_348 = 20'd0;
#0 d_i_type_fu_352 = 3'd0;
#0 d_i_rs2_fu_356 = 5'd0;
#0 d_i_rs1_fu_360 = 5'd0;
#0 d_i_func3_fu_364 = 3'd0;
#0 d_i_rd_fu_368 = 5'd0;
#0 pc_1_fu_372 = 15'd0;
#0 f_to_f_1_fu_376 = 15'd0;
#0 f_from_e_target_pc_fu_380 = 15'd0;
#0 ap_done_reg = 1'b0;
end

simple_pipeline_ip_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .start_pc(start_pc),
    .nb_instruction(nb_instruction),
    .nb_instruction_ap_vld(nb_instruction_ap_vld),
    .code_ram_address0(code_ram_address0),
    .code_ram_ce0(code_ram_ce0_local),
    .code_ram_q0(code_ram_q0),
    .data_ram_address0(data_ram_address0_local),
    .data_ram_ce0(data_ram_ce0_local),
    .data_ram_we0(data_ram_we0_local),
    .data_ram_d0(data_ram_d0_local),
    .data_ram_q0(data_ram_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

(* dissolve_hierarchy = "yes" *) simple_pipeline_ip_sparsemux_65_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_65_5_32_1_1_U1(
    .din0(ap_phi_mux_reg_file_phi_fu_788_p4),
    .din1(ap_phi_mux_reg_file_1_phi_fu_777_p4),
    .din2(ap_phi_mux_reg_file_2_phi_fu_766_p4),
    .din3(ap_phi_mux_reg_file_3_phi_fu_755_p4),
    .din4(ap_phi_mux_reg_file_4_phi_fu_744_p4),
    .din5(ap_phi_mux_reg_file_5_phi_fu_733_p4),
    .din6(ap_phi_mux_reg_file_6_phi_fu_722_p4),
    .din7(ap_phi_mux_reg_file_7_phi_fu_711_p4),
    .din8(ap_phi_mux_reg_file_8_phi_fu_700_p4),
    .din9(ap_phi_mux_reg_file_9_phi_fu_689_p4),
    .din10(ap_phi_mux_reg_file_10_phi_fu_678_p4),
    .din11(ap_phi_mux_reg_file_11_phi_fu_667_p4),
    .din12(ap_phi_mux_reg_file_12_phi_fu_656_p4),
    .din13(ap_phi_mux_reg_file_13_phi_fu_645_p4),
    .din14(ap_phi_mux_reg_file_14_phi_fu_634_p4),
    .din15(ap_phi_mux_reg_file_15_phi_fu_623_p4),
    .din16(ap_phi_mux_reg_file_16_phi_fu_612_p4),
    .din17(ap_phi_mux_reg_file_17_phi_fu_601_p4),
    .din18(ap_phi_mux_reg_file_18_phi_fu_590_p4),
    .din19(ap_phi_mux_reg_file_19_phi_fu_579_p4),
    .din20(ap_phi_mux_reg_file_20_phi_fu_568_p4),
    .din21(ap_phi_mux_reg_file_21_phi_fu_557_p4),
    .din22(ap_phi_mux_reg_file_22_phi_fu_546_p4),
    .din23(ap_phi_mux_reg_file_23_phi_fu_535_p4),
    .din24(ap_phi_mux_reg_file_24_phi_fu_524_p4),
    .din25(ap_phi_mux_reg_file_25_phi_fu_513_p4),
    .din26(ap_phi_mux_reg_file_26_phi_fu_502_p4),
    .din27(ap_phi_mux_reg_file_27_phi_fu_491_p4),
    .din28(ap_phi_mux_reg_file_28_phi_fu_480_p4),
    .din29(ap_phi_mux_reg_file_29_phi_fu_469_p4),
    .din30(ap_phi_mux_reg_file_30_phi_fu_458_p4),
    .din31(ap_phi_mux_reg_file_31_phi_fu_447_p4),
    .def(rv1_fu_4738_p65),
    .sel(d_i_rs1_fu_360),
    .dout(rv1_fu_4738_p67)
);

(* dissolve_hierarchy = "yes" *) simple_pipeline_ip_sparsemux_65_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_65_5_32_1_1_U2(
    .din0(ap_phi_mux_reg_file_phi_fu_788_p4),
    .din1(ap_phi_mux_reg_file_1_phi_fu_777_p4),
    .din2(ap_phi_mux_reg_file_2_phi_fu_766_p4),
    .din3(ap_phi_mux_reg_file_3_phi_fu_755_p4),
    .din4(ap_phi_mux_reg_file_4_phi_fu_744_p4),
    .din5(ap_phi_mux_reg_file_5_phi_fu_733_p4),
    .din6(ap_phi_mux_reg_file_6_phi_fu_722_p4),
    .din7(ap_phi_mux_reg_file_7_phi_fu_711_p4),
    .din8(ap_phi_mux_reg_file_8_phi_fu_700_p4),
    .din9(ap_phi_mux_reg_file_9_phi_fu_689_p4),
    .din10(ap_phi_mux_reg_file_10_phi_fu_678_p4),
    .din11(ap_phi_mux_reg_file_11_phi_fu_667_p4),
    .din12(ap_phi_mux_reg_file_12_phi_fu_656_p4),
    .din13(ap_phi_mux_reg_file_13_phi_fu_645_p4),
    .din14(ap_phi_mux_reg_file_14_phi_fu_634_p4),
    .din15(ap_phi_mux_reg_file_15_phi_fu_623_p4),
    .din16(ap_phi_mux_reg_file_16_phi_fu_612_p4),
    .din17(ap_phi_mux_reg_file_17_phi_fu_601_p4),
    .din18(ap_phi_mux_reg_file_18_phi_fu_590_p4),
    .din19(ap_phi_mux_reg_file_19_phi_fu_579_p4),
    .din20(ap_phi_mux_reg_file_20_phi_fu_568_p4),
    .din21(ap_phi_mux_reg_file_21_phi_fu_557_p4),
    .din22(ap_phi_mux_reg_file_22_phi_fu_546_p4),
    .din23(ap_phi_mux_reg_file_23_phi_fu_535_p4),
    .din24(ap_phi_mux_reg_file_24_phi_fu_524_p4),
    .din25(ap_phi_mux_reg_file_25_phi_fu_513_p4),
    .din26(ap_phi_mux_reg_file_26_phi_fu_502_p4),
    .din27(ap_phi_mux_reg_file_27_phi_fu_491_p4),
    .din28(ap_phi_mux_reg_file_28_phi_fu_480_p4),
    .din29(ap_phi_mux_reg_file_29_phi_fu_469_p4),
    .din30(ap_phi_mux_reg_file_30_phi_fu_458_p4),
    .din31(ap_phi_mux_reg_file_31_phi_fu_447_p4),
    .def(rv2_fu_4874_p65),
    .sel(d_i_rs2_fu_356),
    .dout(rv2_fu_4874_p67)
);

(* dissolve_hierarchy = "yes" *) simple_pipeline_ip_sparsemux_15_6_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h20 ),
    .din0_WIDTH( 1 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 1 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 1 ),
    .CASE3( 6'h4 ),
    .din3_WIDTH( 1 ),
    .CASE4( 6'h2 ),
    .din4_WIDTH( 1 ),
    .CASE5( 6'h1 ),
    .din5_WIDTH( 1 ),
    .CASE6( 6'h0 ),
    .din6_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 1 ))
sparsemux_15_6_1_1_1_U3(
    .din0(bcond_fu_5321_p2),
    .din1(bcond_fu_5321_p4),
    .din2(bcond_fu_5321_p6),
    .din3(bcond_fu_5321_p8),
    .din4(bcond_fu_5321_p10),
    .din5(1'd0),
    .din6(bcond_fu_5321_p14),
    .def(bcond_fu_5321_p15),
    .sel(bcond_fu_5321_p16),
    .dout(bcond_fu_5321_p17)
);

(* dissolve_hierarchy = "yes" *) simple_pipeline_ip_sparsemux_17_7_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h40 ),
    .din0_WIDTH( 32 ),
    .CASE1( 7'h20 ),
    .din1_WIDTH( 32 ),
    .CASE2( 7'h10 ),
    .din2_WIDTH( 32 ),
    .CASE3( 7'h8 ),
    .din3_WIDTH( 32 ),
    .CASE4( 7'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 7'h2 ),
    .din5_WIDTH( 32 ),
    .CASE6( 7'h1 ),
    .din6_WIDTH( 32 ),
    .CASE7( 7'h0 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
sparsemux_17_7_32_1_1_U4(
    .din0(result_13_fu_5450_p2),
    .din1(result_13_fu_5450_p4),
    .din2(result_13_fu_5450_p6),
    .din3(result_13_fu_5450_p8),
    .din4(result_13_fu_5450_p10),
    .din5(result_13_fu_5450_p12),
    .din6(result_13_fu_5450_p14),
    .din7(result_13_fu_5450_p16),
    .def(result_13_fu_5450_p17),
    .sel(result_13_fu_5450_p18),
    .dout(result_13_fu_5450_p19)
);

(* dissolve_hierarchy = "yes" *) simple_pipeline_ip_sparsemux_17_7_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h40 ),
    .din0_WIDTH( 32 ),
    .CASE1( 7'h20 ),
    .din1_WIDTH( 32 ),
    .CASE2( 7'h10 ),
    .din2_WIDTH( 32 ),
    .CASE3( 7'h8 ),
    .din3_WIDTH( 32 ),
    .CASE4( 7'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 7'h2 ),
    .din5_WIDTH( 32 ),
    .CASE6( 7'h1 ),
    .din6_WIDTH( 32 ),
    .CASE7( 7'h0 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
sparsemux_17_7_32_1_1_U5(
    .din0(zext_ln111_fu_5606_p1),
    .din1(result_17_reg_6515),
    .din2(result_14_reg_6508),
    .din3(result_13_reg_6497),
    .din4(zext_ln111_fu_5606_p1),
    .din5(result_14_reg_6508),
    .din6(result_19_fu_5647_p14),
    .din7(32'd0),
    .def(result_19_fu_5647_p17),
    .sel(result_19_fu_5647_p18),
    .dout(result_19_fu_5647_p19)
);

(* dissolve_hierarchy = "yes" *) simple_pipeline_ip_sparsemux_9_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 8 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 8 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
sparsemux_9_3_8_1_1_U6(
    .din0(b_fu_6031_p2),
    .din1(b_fu_6031_p4),
    .din2(b_fu_6031_p6),
    .din3(b_fu_6031_p8),
    .def(b_fu_6031_p9),
    .sel(b_fu_6031_p10),
    .dout(b_fu_6031_p11)
);

simple_pipeline_ip_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_628)) begin
            ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883 <= 20'd0;
        end else if ((ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd2)) begin
            ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883 <= sext_ln38_fu_5905_p1;
        end else if ((ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd3)) begin
            ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883 <= sext_ln39_fu_5892_p1;
        end else if ((ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd4)) begin
            ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883 <= sext_ln40_fu_5872_p1;
        end else if ((ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd5)) begin
            ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883 <= {{instruction_reg_6442[31:12]}};
        end else if ((ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd6)) begin
            ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883 <= f_to_e_d_i_imm_fu_5934_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((opcl_reg_6487 == 3'd0) & (opch_reg_6483 == 2'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818 <= 3'd3;
    end else if (((opcl_reg_6487 == 3'd4) & (opch_reg_6483 == 2'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818 <= 3'd1;
    end else if ((((opcl_reg_6487 == 3'd5) & (opch_reg_6483 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | ((opcl_reg_6487 == 3'd5) & (opch_reg_6483 == 2'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818 <= 3'd5;
    end else if (((opcl_reg_6487 == 3'd0) & (opch_reg_6483 == 2'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818 <= 3'd4;
    end else if ((((opcl_reg_6487 == 3'd1) & (opch_reg_6483 == 2'd3) & (1'b1 == ap_CS_fsm_state3)) | ((opcl_reg_6487 == 3'd4) & (opch_reg_6483 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | ((opcl_reg_6487 == 3'd0) & (opch_reg_6483 == 2'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818 <= 3'd2;
    end else if (((opcl_reg_6487 == 3'd3) & (opch_reg_6483 == 2'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818 <= 3'd6;
    end else if (((~(opcl_reg_6487 == 3'd3) & ~(opcl_reg_6487 == 3'd1) & ~(opcl_reg_6487 == 3'd0) & (opch_reg_6483 == 2'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(opcl_reg_6487 == 3'd4) & ~(opcl_reg_6487 == 3'd5) & ~(opcl_reg_6487 == 3'd0) & (opch_reg_6483 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(opcl_reg_6487 == 3'd4) & ~(opcl_reg_6487 == 3'd5) & ~(opcl_reg_6487 == 3'd0) & (opch_reg_6483 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | ((opch_reg_6483 == 2'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818 <= 3'd7;
    end
end

always @ (posedge ap_clk) begin
    if ((e_to_e_reg_796 == 1'd0)) begin
        if ((1'b1 == ap_condition_3034)) begin
            ap_phi_reg_pp0_iter0_next_pc_reg_870 <= npc_fu_5573_p2;
        end else if (((f_to_e_d_i_type_2_reg_6433 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_phi_reg_pp0_iter0_next_pc_reg_870 <= select_ln135_fu_5801_p3;
        end else if (((f_to_e_d_i_type_2_reg_6433 == 3'd4) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_phi_reg_pp0_iter0_next_pc_reg_870 <= select_ln141_fu_5796_p3;
        end else if (((f_to_e_d_i_type_2_load_fu_5055_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_phi_reg_pp0_iter0_next_pc_reg_870 <= j_b_target_pc_fu_5588_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((d_i_is_load_load_reg_6427 == 1'd0) & (d_i_is_store_load_reg_6422 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_24_reg_902 <= result_19_fu_5647_p19;
    end else if (((ap_predicate_pred671_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_reg_pp0_iter0_result_24_reg_902 <= zext_ln194_fu_6075_p1;
    end else if (((ap_predicate_pred666_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_reg_pp0_iter0_result_24_reg_902 <= sext_ln189_fu_6055_p1;
    end else if (((ap_predicate_pred661_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_reg_pp0_iter0_result_24_reg_902 <= sext_ln193_fu_6071_p1;
    end else if (((ap_predicate_pred656_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_reg_pp0_iter0_result_24_reg_902 <= data_ram_q0;
    end else if (((ap_predicate_pred645_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_reg_pp0_iter0_result_24_reg_902 <= zext_ln190_fu_6059_p1;
    end else if ((((ap_predicate_pred650_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_pred640_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_reg_pp0_iter0_result_24_reg_902 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        e_to_e_reg_796 <= ap_phi_mux_e_to_e_1_phi_fu_4676_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        e_to_e_reg_796 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        f7_6_reg_807 <= instruction_reg_6442[32'd30];
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        f7_6_reg_807 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        f_from_e_target_pc_fu_380 <= e_to_f_target_pc_fu_4693_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (e_to_e_reg_796 == 1'd0))) begin
        f_from_e_target_pc_fu_380 <= ap_phi_reg_pp0_iter0_next_pc_reg_870;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        nbi_1_fu_344 <= 32'd0;
    end else if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        nbi_1_fu_344 <= nbi_fu_6126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_10_reg_675 <= ap_phi_mux_reg_file_75_phi_fu_4533_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_10_reg_675 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_11_reg_664 <= ap_phi_mux_reg_file_76_phi_fu_4520_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_11_reg_664 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_12_reg_653 <= ap_phi_mux_reg_file_77_phi_fu_4507_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_12_reg_653 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_13_reg_642 <= ap_phi_mux_reg_file_78_phi_fu_4494_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_13_reg_642 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_14_reg_631 <= ap_phi_mux_reg_file_79_phi_fu_4481_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_14_reg_631 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_15_reg_620 <= ap_phi_mux_reg_file_80_phi_fu_4468_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_15_reg_620 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_16_reg_609 <= ap_phi_mux_reg_file_81_phi_fu_4455_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_16_reg_609 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_17_reg_598 <= ap_phi_mux_reg_file_82_phi_fu_4442_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_17_reg_598 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_18_reg_587 <= ap_phi_mux_reg_file_83_phi_fu_4429_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_18_reg_587 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_19_reg_576 <= ap_phi_mux_reg_file_84_phi_fu_4416_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_19_reg_576 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_1_reg_774 <= ap_phi_mux_reg_file_66_phi_fu_4650_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_1_reg_774 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_20_reg_565 <= ap_phi_mux_reg_file_85_phi_fu_4403_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_20_reg_565 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_21_reg_554 <= ap_phi_mux_reg_file_86_phi_fu_4390_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_21_reg_554 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_22_reg_543 <= ap_phi_mux_reg_file_87_phi_fu_4377_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_22_reg_543 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_23_reg_532 <= ap_phi_mux_reg_file_88_phi_fu_4364_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_23_reg_532 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_24_reg_521 <= ap_phi_mux_reg_file_89_phi_fu_4351_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_24_reg_521 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_25_reg_510 <= ap_phi_mux_reg_file_90_phi_fu_4338_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_25_reg_510 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_26_reg_499 <= ap_phi_mux_reg_file_91_phi_fu_4325_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_26_reg_499 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_27_reg_488 <= ap_phi_mux_reg_file_92_phi_fu_4312_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_27_reg_488 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_28_reg_477 <= ap_phi_mux_reg_file_93_phi_fu_4299_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_28_reg_477 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_29_reg_466 <= ap_phi_mux_reg_file_94_phi_fu_4286_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_29_reg_466 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_2_reg_763 <= ap_phi_mux_reg_file_67_phi_fu_4637_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_2_reg_763 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_30_reg_455 <= ap_phi_mux_reg_file_95_phi_fu_4273_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_30_reg_455 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_31_reg_444 <= ap_phi_mux_reg_file_96_phi_fu_4260_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_31_reg_444 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_3_reg_752 <= ap_phi_mux_reg_file_68_phi_fu_4624_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_3_reg_752 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_4_reg_741 <= ap_phi_mux_reg_file_69_phi_fu_4611_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_4_reg_741 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_5_reg_730 <= ap_phi_mux_reg_file_70_phi_fu_4598_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_5_reg_730 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_6_reg_719 <= ap_phi_mux_reg_file_71_phi_fu_4585_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_6_reg_719 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_7_reg_708 <= ap_phi_mux_reg_file_72_phi_fu_4572_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_7_reg_708 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_8_reg_697 <= ap_phi_mux_reg_file_73_phi_fu_4559_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_8_reg_697 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_9_reg_686 <= ap_phi_mux_reg_file_74_phi_fu_4546_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_9_reg_686 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_reg_785 <= ap_phi_mux_reg_file_65_phi_fu_4663_p4;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_reg_785 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        a1_reg_6591 <= {{result_19_fu_5647_p19[16:2]}};
        ap_predicate_pred640_state4 <= (((f_to_e_d_i_func3_2_reg_6437 == 3'd6) & (d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (e_to_e_reg_796 == 1'd0)) | ((f_to_e_d_i_func3_2_reg_6437 == 3'd7) & (d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (e_to_e_reg_796 == 1'd0)));
        ap_predicate_pred645_state4 <= ((f_to_e_d_i_func3_2_reg_6437 == 3'd4) & (d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (e_to_e_reg_796 == 1'd0));
        ap_predicate_pred650_state4 <= ((f_to_e_d_i_func3_2_reg_6437 == 3'd3) & (d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (e_to_e_reg_796 == 1'd0));
        ap_predicate_pred656_state4 <= ((f_to_e_d_i_func3_2_reg_6437 == 3'd2) & (d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (e_to_e_reg_796 == 1'd0));
        ap_predicate_pred661_state4 <= ((f_to_e_d_i_func3_2_reg_6437 == 3'd1) & (d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (e_to_e_reg_796 == 1'd0));
        ap_predicate_pred666_state4 <= ((f_to_e_d_i_func3_2_reg_6437 == 3'd0) & (d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (e_to_e_reg_796 == 1'd0));
        ap_predicate_pred671_state4 <= ((f_to_e_d_i_func3_2_reg_6437 == 3'd5) & (d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (e_to_e_reg_796 == 1'd0));
        f_to_e_d_i_rd_2_reg_6564 <= d_i_rd_fu_368;
        f_to_f_reg_6569 <= f_to_f_fu_5597_p2;
        msize_reg_6587 <= msize_fu_5689_p1;
        or_ln40_reg_6632 <= or_ln40_fu_5812_p2;
        result_19_reg_6574 <= result_19_fu_5647_p19;
        shl_ln227_2_reg_6617 <= shl_ln227_2_fu_5781_p2;
        shl_ln227_reg_6612 <= shl_ln227_fu_5763_p2;
        shl_ln230_2_reg_6607 <= shl_ln230_2_fu_5745_p2;
        shl_ln230_reg_6602 <= shl_ln230_fu_5727_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bcond_reg_6491 <= bcond_fu_5321_p17;
        d_i_is_branch_fu_332 <= f_to_e_d_i_is_branch_fu_5136_p2;
        d_i_is_branch_load_reg_6416 <= d_i_is_branch_fu_332;
        d_i_is_jal_fu_324 <= f_to_e_d_i_is_jal_fu_5148_p2;
        d_i_is_jal_load_reg_6404 <= d_i_is_jal_fu_324;
        d_i_is_jalr_fu_328 <= f_to_e_d_i_is_jalr_fu_5142_p2;
        d_i_is_jalr_load_reg_6409 <= d_i_is_jalr_fu_328;
        d_i_is_load_fu_340 <= f_to_e_d_i_is_load_fu_5124_p2;
        d_i_is_load_load_reg_6427 <= d_i_is_load_fu_340;
        d_i_is_lui_fu_316 <= f_to_e_d_i_is_lui_fu_5154_p2;
        d_i_is_op_imm_fu_320 <= f_to_e_d_i_is_op_imm_fu_5160_p2;
        d_i_is_op_imm_load_reg_6399 <= d_i_is_op_imm_fu_320;
        d_i_is_store_fu_336 <= f_to_e_d_i_is_store_fu_5130_p2;
        d_i_is_store_load_reg_6422 <= d_i_is_store_fu_336;
        d_imm_inst_19_12_reg_6463 <= {{code_ram_q0[19:12]}};
        f_to_e_d_i_func3_2_reg_6437 <= d_i_func3_fu_364;
        f_to_e_d_i_func3_reg_6468 <= {{code_ram_q0[14:12]}};
        f_to_e_d_i_rd_reg_6457 <= {{code_ram_q0[11:7]}};
        f_to_e_d_i_rs1_reg_6473 <= {{code_ram_q0[19:15]}};
        f_to_e_d_i_rs2_reg_6478 <= {{code_ram_q0[24:20]}};
        f_to_e_d_i_type_2_reg_6433 <= d_i_type_fu_352;
        icmp_ln84_1_reg_6525 <= icmp_ln84_1_fu_5537_p2;
        icmp_ln84_2_reg_6530 <= icmp_ln84_2_fu_5543_p2;
        icmp_ln84_3_reg_6535 <= icmp_ln84_3_fu_5549_p2;
        icmp_ln84_4_reg_6540 <= icmp_ln84_4_fu_5555_p2;
        icmp_ln84_reg_6520 <= icmp_ln84_fu_5531_p2;
        instruction_reg_6442 <= code_ram_q0;
        j_b_target_pc_reg_6558 <= j_b_target_pc_fu_5588_p2;
        npc4_reg_6503[14 : 2] <= npc4_fu_5503_p2[14 : 2];
        npc_reg_6551 <= npc_fu_5573_p2;
        opch_reg_6483 <= {{code_ram_q0[6:5]}};
        opcl_reg_6487 <= {{code_ram_q0[4:2]}};
        result_13_reg_6497 <= result_13_fu_5450_p19;
        result_14_reg_6508 <= result_14_fu_5509_p2;
        result_17_reg_6515[31 : 2] <= result_17_fu_5523_p3[31 : 2];
        sel_tmp27_reg_6545 <= sel_tmp27_fu_5567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        d_i_func3_fu_364 <= f_to_e_d_i_func3_reg_6468;
        d_i_imm_fu_348 <= ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883;
        d_i_rd_fu_368 <= f_to_e_d_i_rd_reg_6457;
        d_i_rs1_fu_360 <= f_to_e_d_i_rs1_reg_6473;
        d_i_rs2_fu_356 <= f_to_e_d_i_rs2_reg_6478;
        d_i_type_fu_352 <= f_to_e_d_i_type_reg_818;
        f_to_f_1_fu_376 <= f_to_f_reg_6569;
        pc_1_fu_372 <= pc_reg_6328;
        phi_ln16_fu_312 <= icmp_ln39_fu_6156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_is_r_type_fu_308 <= f_to_e_d_i_is_r_type_fu_5817_p2;
        f_to_e_d_i_type_reg_818 <= ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        d_i_is_r_type_load_reg_6339 <= d_i_is_r_type_fu_308;
        f_to_e_d_i_imm_7_reg_6322 <= d_i_imm_fu_348;
        pc_reg_6328 <= pc_fu_4722_p3;
        rs_reg_6383 <= rs_fu_5014_p3;
        rv1_reg_6344 <= rv1_fu_4738_p67;
        rv2_reg_6365 <= rv2_fu_4874_p67;
        sext_ln30_reg_6378 <= sext_ln30_fu_5010_p1;
        shift_1_reg_6394 <= shift_1_fu_5026_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((or_ln16_3_fu_6143_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_e_to_e_1_phi_fu_4676_p4 = 1'd0;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_e_to_e_1_phi_fu_4676_p4 = or_ln40_reg_6632;
    end else begin
        ap_phi_mux_e_to_e_1_phi_fu_4676_p4 = ap_phi_reg_pp0_iter0_e_to_e_1_reg_4672;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_e_to_e_phi_fu_799_p4 = 1'd1;
    end else begin
        ap_phi_mux_e_to_e_phi_fu_799_p4 = e_to_e_reg_796;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_f7_6_phi_fu_811_p4 = 1'd0;
    end else begin
        ap_phi_mux_f7_6_phi_fu_811_p4 = f7_6_reg_807;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_10_phi_fu_678_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_10_phi_fu_678_p4 = reg_file_10_reg_675;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_11_phi_fu_667_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_11_phi_fu_667_p4 = reg_file_11_reg_664;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_12_phi_fu_656_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_12_phi_fu_656_p4 = reg_file_12_reg_653;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_13_phi_fu_645_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_13_phi_fu_645_p4 = reg_file_13_reg_642;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_14_phi_fu_634_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_14_phi_fu_634_p4 = reg_file_14_reg_631;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_15_phi_fu_623_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_15_phi_fu_623_p4 = reg_file_15_reg_620;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_16_phi_fu_612_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_16_phi_fu_612_p4 = reg_file_16_reg_609;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_17_phi_fu_601_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_17_phi_fu_601_p4 = reg_file_17_reg_598;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_18_phi_fu_590_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_18_phi_fu_590_p4 = reg_file_18_reg_587;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_19_phi_fu_579_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_19_phi_fu_579_p4 = reg_file_19_reg_576;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_1_phi_fu_777_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_1_phi_fu_777_p4 = reg_file_1_reg_774;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_20_phi_fu_568_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_20_phi_fu_568_p4 = reg_file_20_reg_565;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_21_phi_fu_557_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_21_phi_fu_557_p4 = reg_file_21_reg_554;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_22_phi_fu_546_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_22_phi_fu_546_p4 = reg_file_22_reg_543;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_23_phi_fu_535_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_23_phi_fu_535_p4 = reg_file_23_reg_532;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_24_phi_fu_524_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_24_phi_fu_524_p4 = reg_file_24_reg_521;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_25_phi_fu_513_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_25_phi_fu_513_p4 = reg_file_25_reg_510;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_26_phi_fu_502_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_26_phi_fu_502_p4 = reg_file_26_reg_499;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_27_phi_fu_491_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_27_phi_fu_491_p4 = reg_file_27_reg_488;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_28_phi_fu_480_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_28_phi_fu_480_p4 = reg_file_28_reg_477;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_29_phi_fu_469_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_29_phi_fu_469_p4 = reg_file_29_reg_466;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_2_phi_fu_766_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_2_phi_fu_766_p4 = reg_file_2_reg_763;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_30_phi_fu_458_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_30_phi_fu_458_p4 = reg_file_30_reg_455;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_31_phi_fu_447_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_31_phi_fu_447_p4 = reg_file_31_reg_444;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_33_phi_fu_4155_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_33_phi_fu_4155_p66 = reg_file_reg_785;
    end else begin
        ap_phi_mux_reg_file_33_phi_fu_4155_p66 = ap_phi_reg_pp0_iter0_reg_file_33_reg_4152;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_34_phi_fu_4051_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_34_phi_fu_4051_p66 = reg_file_1_reg_774;
    end else begin
        ap_phi_mux_reg_file_34_phi_fu_4051_p66 = ap_phi_reg_pp0_iter0_reg_file_34_reg_4048;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_35_phi_fu_3947_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_35_phi_fu_3947_p66 = reg_file_2_reg_763;
    end else begin
        ap_phi_mux_reg_file_35_phi_fu_3947_p66 = ap_phi_reg_pp0_iter0_reg_file_35_reg_3944;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_36_phi_fu_3843_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_36_phi_fu_3843_p66 = reg_file_3_reg_752;
    end else begin
        ap_phi_mux_reg_file_36_phi_fu_3843_p66 = ap_phi_reg_pp0_iter0_reg_file_36_reg_3840;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_37_phi_fu_3739_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_37_phi_fu_3739_p66 = reg_file_4_reg_741;
    end else begin
        ap_phi_mux_reg_file_37_phi_fu_3739_p66 = ap_phi_reg_pp0_iter0_reg_file_37_reg_3736;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_38_phi_fu_3635_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_38_phi_fu_3635_p66 = reg_file_5_reg_730;
    end else begin
        ap_phi_mux_reg_file_38_phi_fu_3635_p66 = ap_phi_reg_pp0_iter0_reg_file_38_reg_3632;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_39_phi_fu_3531_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_39_phi_fu_3531_p66 = reg_file_6_reg_719;
    end else begin
        ap_phi_mux_reg_file_39_phi_fu_3531_p66 = ap_phi_reg_pp0_iter0_reg_file_39_reg_3528;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_3_phi_fu_755_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_3_phi_fu_755_p4 = reg_file_3_reg_752;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_40_phi_fu_3427_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_40_phi_fu_3427_p66 = reg_file_7_reg_708;
    end else begin
        ap_phi_mux_reg_file_40_phi_fu_3427_p66 = ap_phi_reg_pp0_iter0_reg_file_40_reg_3424;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_41_phi_fu_3323_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_41_phi_fu_3323_p66 = reg_file_8_reg_697;
    end else begin
        ap_phi_mux_reg_file_41_phi_fu_3323_p66 = ap_phi_reg_pp0_iter0_reg_file_41_reg_3320;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_42_phi_fu_3219_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_42_phi_fu_3219_p66 = reg_file_9_reg_686;
    end else begin
        ap_phi_mux_reg_file_42_phi_fu_3219_p66 = ap_phi_reg_pp0_iter0_reg_file_42_reg_3216;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_43_phi_fu_3115_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_43_phi_fu_3115_p66 = reg_file_10_reg_675;
    end else begin
        ap_phi_mux_reg_file_43_phi_fu_3115_p66 = ap_phi_reg_pp0_iter0_reg_file_43_reg_3112;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_44_phi_fu_3011_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_44_phi_fu_3011_p66 = reg_file_11_reg_664;
    end else begin
        ap_phi_mux_reg_file_44_phi_fu_3011_p66 = ap_phi_reg_pp0_iter0_reg_file_44_reg_3008;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_45_phi_fu_2907_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_45_phi_fu_2907_p66 = reg_file_12_reg_653;
    end else begin
        ap_phi_mux_reg_file_45_phi_fu_2907_p66 = ap_phi_reg_pp0_iter0_reg_file_45_reg_2904;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_46_phi_fu_2803_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_46_phi_fu_2803_p66 = reg_file_13_reg_642;
    end else begin
        ap_phi_mux_reg_file_46_phi_fu_2803_p66 = ap_phi_reg_pp0_iter0_reg_file_46_reg_2800;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_47_phi_fu_2699_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_47_phi_fu_2699_p66 = reg_file_14_reg_631;
    end else begin
        ap_phi_mux_reg_file_47_phi_fu_2699_p66 = ap_phi_reg_pp0_iter0_reg_file_47_reg_2696;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_48_phi_fu_2595_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_48_phi_fu_2595_p66 = reg_file_15_reg_620;
    end else begin
        ap_phi_mux_reg_file_48_phi_fu_2595_p66 = ap_phi_reg_pp0_iter0_reg_file_48_reg_2592;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_49_phi_fu_2491_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_49_phi_fu_2491_p66 = reg_file_16_reg_609;
    end else begin
        ap_phi_mux_reg_file_49_phi_fu_2491_p66 = ap_phi_reg_pp0_iter0_reg_file_49_reg_2488;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_4_phi_fu_744_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_4_phi_fu_744_p4 = reg_file_4_reg_741;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_50_phi_fu_2387_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_50_phi_fu_2387_p66 = reg_file_17_reg_598;
    end else begin
        ap_phi_mux_reg_file_50_phi_fu_2387_p66 = ap_phi_reg_pp0_iter0_reg_file_50_reg_2384;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_51_phi_fu_2283_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_51_phi_fu_2283_p66 = reg_file_18_reg_587;
    end else begin
        ap_phi_mux_reg_file_51_phi_fu_2283_p66 = ap_phi_reg_pp0_iter0_reg_file_51_reg_2280;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_52_phi_fu_2179_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_52_phi_fu_2179_p66 = reg_file_19_reg_576;
    end else begin
        ap_phi_mux_reg_file_52_phi_fu_2179_p66 = ap_phi_reg_pp0_iter0_reg_file_52_reg_2176;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_53_phi_fu_2075_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_53_phi_fu_2075_p66 = reg_file_20_reg_565;
    end else begin
        ap_phi_mux_reg_file_53_phi_fu_2075_p66 = ap_phi_reg_pp0_iter0_reg_file_53_reg_2072;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_54_phi_fu_1971_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_54_phi_fu_1971_p66 = reg_file_21_reg_554;
    end else begin
        ap_phi_mux_reg_file_54_phi_fu_1971_p66 = ap_phi_reg_pp0_iter0_reg_file_54_reg_1968;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_55_phi_fu_1867_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_55_phi_fu_1867_p66 = reg_file_22_reg_543;
    end else begin
        ap_phi_mux_reg_file_55_phi_fu_1867_p66 = ap_phi_reg_pp0_iter0_reg_file_55_reg_1864;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_56_phi_fu_1763_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_56_phi_fu_1763_p66 = reg_file_23_reg_532;
    end else begin
        ap_phi_mux_reg_file_56_phi_fu_1763_p66 = ap_phi_reg_pp0_iter0_reg_file_56_reg_1760;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_57_phi_fu_1659_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_57_phi_fu_1659_p66 = reg_file_24_reg_521;
    end else begin
        ap_phi_mux_reg_file_57_phi_fu_1659_p66 = ap_phi_reg_pp0_iter0_reg_file_57_reg_1656;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_58_phi_fu_1555_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_58_phi_fu_1555_p66 = reg_file_25_reg_510;
    end else begin
        ap_phi_mux_reg_file_58_phi_fu_1555_p66 = ap_phi_reg_pp0_iter0_reg_file_58_reg_1552;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_59_phi_fu_1451_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_59_phi_fu_1451_p66 = reg_file_26_reg_499;
    end else begin
        ap_phi_mux_reg_file_59_phi_fu_1451_p66 = ap_phi_reg_pp0_iter0_reg_file_59_reg_1448;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_5_phi_fu_733_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_5_phi_fu_733_p4 = reg_file_5_reg_730;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_60_phi_fu_1347_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_60_phi_fu_1347_p66 = reg_file_27_reg_488;
    end else begin
        ap_phi_mux_reg_file_60_phi_fu_1347_p66 = ap_phi_reg_pp0_iter0_reg_file_60_reg_1344;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_61_phi_fu_1243_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_61_phi_fu_1243_p66 = reg_file_28_reg_477;
    end else begin
        ap_phi_mux_reg_file_61_phi_fu_1243_p66 = ap_phi_reg_pp0_iter0_reg_file_61_reg_1240;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_62_phi_fu_1139_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_62_phi_fu_1139_p66 = reg_file_29_reg_466;
    end else begin
        ap_phi_mux_reg_file_62_phi_fu_1139_p66 = ap_phi_reg_pp0_iter0_reg_file_62_reg_1136;
    end
end

always @ (*) begin
    if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_63_phi_fu_1035_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_63_phi_fu_1035_p66 = reg_file_30_reg_455;
    end else begin
        ap_phi_mux_reg_file_63_phi_fu_1035_p66 = ap_phi_reg_pp0_iter0_reg_file_63_reg_1032;
    end
end

always @ (*) begin
    if ((((or_ln16_1_fu_6101_p2 == 1'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd30) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd0) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd1) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd2) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd3) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd4) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd5) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd6) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd7) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd8) & 
    (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd9) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd10) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd11) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd12) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd13) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd14) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd15) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd16) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd17) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd18) & (e_to_e_reg_796 == 1'd0)) 
    | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd19) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd20) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd21) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd22) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd23) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd24) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd25) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd26) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd27) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd28) & (e_to_e_reg_796 == 1'd0)) | ((or_ln16_1_fu_6101_p2 
    == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd29) & (e_to_e_reg_796 == 1'd0)))) begin
        ap_phi_mux_reg_file_64_phi_fu_931_p66 = reg_file_31_reg_444;
    end else if (((or_ln16_1_fu_6101_p2 == 1'd0) & (f_to_e_d_i_rd_2_reg_6564 == 5'd31) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_reg_file_64_phi_fu_931_p66 = ap_phi_mux_result_24_phi_fu_906_p18;
    end else begin
        ap_phi_mux_reg_file_64_phi_fu_931_p66 = ap_phi_reg_pp0_iter0_reg_file_64_reg_928;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_65_phi_fu_4663_p4 = reg_file_reg_785;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_65_phi_fu_4663_p4 = ap_phi_mux_reg_file_33_phi_fu_4155_p66;
    end else begin
        ap_phi_mux_reg_file_65_phi_fu_4663_p4 = ap_phi_reg_pp0_iter0_reg_file_65_reg_4659;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_66_phi_fu_4650_p4 = reg_file_1_reg_774;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_66_phi_fu_4650_p4 = ap_phi_mux_reg_file_34_phi_fu_4051_p66;
    end else begin
        ap_phi_mux_reg_file_66_phi_fu_4650_p4 = ap_phi_reg_pp0_iter0_reg_file_66_reg_4646;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_67_phi_fu_4637_p4 = reg_file_2_reg_763;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_67_phi_fu_4637_p4 = ap_phi_mux_reg_file_35_phi_fu_3947_p66;
    end else begin
        ap_phi_mux_reg_file_67_phi_fu_4637_p4 = ap_phi_reg_pp0_iter0_reg_file_67_reg_4633;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_68_phi_fu_4624_p4 = reg_file_3_reg_752;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_68_phi_fu_4624_p4 = ap_phi_mux_reg_file_36_phi_fu_3843_p66;
    end else begin
        ap_phi_mux_reg_file_68_phi_fu_4624_p4 = ap_phi_reg_pp0_iter0_reg_file_68_reg_4620;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_69_phi_fu_4611_p4 = reg_file_4_reg_741;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_69_phi_fu_4611_p4 = ap_phi_mux_reg_file_37_phi_fu_3739_p66;
    end else begin
        ap_phi_mux_reg_file_69_phi_fu_4611_p4 = ap_phi_reg_pp0_iter0_reg_file_69_reg_4607;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_6_phi_fu_722_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_6_phi_fu_722_p4 = reg_file_6_reg_719;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_70_phi_fu_4598_p4 = reg_file_5_reg_730;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_70_phi_fu_4598_p4 = ap_phi_mux_reg_file_38_phi_fu_3635_p66;
    end else begin
        ap_phi_mux_reg_file_70_phi_fu_4598_p4 = ap_phi_reg_pp0_iter0_reg_file_70_reg_4594;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_71_phi_fu_4585_p4 = reg_file_6_reg_719;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_71_phi_fu_4585_p4 = ap_phi_mux_reg_file_39_phi_fu_3531_p66;
    end else begin
        ap_phi_mux_reg_file_71_phi_fu_4585_p4 = ap_phi_reg_pp0_iter0_reg_file_71_reg_4581;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_72_phi_fu_4572_p4 = reg_file_7_reg_708;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_72_phi_fu_4572_p4 = ap_phi_mux_reg_file_40_phi_fu_3427_p66;
    end else begin
        ap_phi_mux_reg_file_72_phi_fu_4572_p4 = ap_phi_reg_pp0_iter0_reg_file_72_reg_4568;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_73_phi_fu_4559_p4 = reg_file_8_reg_697;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_73_phi_fu_4559_p4 = ap_phi_mux_reg_file_41_phi_fu_3323_p66;
    end else begin
        ap_phi_mux_reg_file_73_phi_fu_4559_p4 = ap_phi_reg_pp0_iter0_reg_file_73_reg_4555;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_74_phi_fu_4546_p4 = reg_file_9_reg_686;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_74_phi_fu_4546_p4 = ap_phi_mux_reg_file_42_phi_fu_3219_p66;
    end else begin
        ap_phi_mux_reg_file_74_phi_fu_4546_p4 = ap_phi_reg_pp0_iter0_reg_file_74_reg_4542;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_75_phi_fu_4533_p4 = reg_file_10_reg_675;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_75_phi_fu_4533_p4 = ap_phi_mux_reg_file_43_phi_fu_3115_p66;
    end else begin
        ap_phi_mux_reg_file_75_phi_fu_4533_p4 = ap_phi_reg_pp0_iter0_reg_file_75_reg_4529;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_76_phi_fu_4520_p4 = reg_file_11_reg_664;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_76_phi_fu_4520_p4 = ap_phi_mux_reg_file_44_phi_fu_3011_p66;
    end else begin
        ap_phi_mux_reg_file_76_phi_fu_4520_p4 = ap_phi_reg_pp0_iter0_reg_file_76_reg_4516;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_77_phi_fu_4507_p4 = reg_file_12_reg_653;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_77_phi_fu_4507_p4 = ap_phi_mux_reg_file_45_phi_fu_2907_p66;
    end else begin
        ap_phi_mux_reg_file_77_phi_fu_4507_p4 = ap_phi_reg_pp0_iter0_reg_file_77_reg_4503;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_78_phi_fu_4494_p4 = reg_file_13_reg_642;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_78_phi_fu_4494_p4 = ap_phi_mux_reg_file_46_phi_fu_2803_p66;
    end else begin
        ap_phi_mux_reg_file_78_phi_fu_4494_p4 = ap_phi_reg_pp0_iter0_reg_file_78_reg_4490;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_79_phi_fu_4481_p4 = reg_file_14_reg_631;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_79_phi_fu_4481_p4 = ap_phi_mux_reg_file_47_phi_fu_2699_p66;
    end else begin
        ap_phi_mux_reg_file_79_phi_fu_4481_p4 = ap_phi_reg_pp0_iter0_reg_file_79_reg_4477;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_7_phi_fu_711_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_7_phi_fu_711_p4 = reg_file_7_reg_708;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_80_phi_fu_4468_p4 = reg_file_15_reg_620;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_80_phi_fu_4468_p4 = ap_phi_mux_reg_file_48_phi_fu_2595_p66;
    end else begin
        ap_phi_mux_reg_file_80_phi_fu_4468_p4 = ap_phi_reg_pp0_iter0_reg_file_80_reg_4464;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_81_phi_fu_4455_p4 = reg_file_16_reg_609;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_81_phi_fu_4455_p4 = ap_phi_mux_reg_file_49_phi_fu_2491_p66;
    end else begin
        ap_phi_mux_reg_file_81_phi_fu_4455_p4 = ap_phi_reg_pp0_iter0_reg_file_81_reg_4451;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_82_phi_fu_4442_p4 = reg_file_17_reg_598;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_82_phi_fu_4442_p4 = ap_phi_mux_reg_file_50_phi_fu_2387_p66;
    end else begin
        ap_phi_mux_reg_file_82_phi_fu_4442_p4 = ap_phi_reg_pp0_iter0_reg_file_82_reg_4438;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_83_phi_fu_4429_p4 = reg_file_18_reg_587;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_83_phi_fu_4429_p4 = ap_phi_mux_reg_file_51_phi_fu_2283_p66;
    end else begin
        ap_phi_mux_reg_file_83_phi_fu_4429_p4 = ap_phi_reg_pp0_iter0_reg_file_83_reg_4425;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_84_phi_fu_4416_p4 = reg_file_19_reg_576;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_84_phi_fu_4416_p4 = ap_phi_mux_reg_file_52_phi_fu_2179_p66;
    end else begin
        ap_phi_mux_reg_file_84_phi_fu_4416_p4 = ap_phi_reg_pp0_iter0_reg_file_84_reg_4412;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_85_phi_fu_4403_p4 = reg_file_20_reg_565;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_85_phi_fu_4403_p4 = ap_phi_mux_reg_file_53_phi_fu_2075_p66;
    end else begin
        ap_phi_mux_reg_file_85_phi_fu_4403_p4 = ap_phi_reg_pp0_iter0_reg_file_85_reg_4399;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_86_phi_fu_4390_p4 = reg_file_21_reg_554;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_86_phi_fu_4390_p4 = ap_phi_mux_reg_file_54_phi_fu_1971_p66;
    end else begin
        ap_phi_mux_reg_file_86_phi_fu_4390_p4 = ap_phi_reg_pp0_iter0_reg_file_86_reg_4386;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_87_phi_fu_4377_p4 = reg_file_22_reg_543;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_87_phi_fu_4377_p4 = ap_phi_mux_reg_file_55_phi_fu_1867_p66;
    end else begin
        ap_phi_mux_reg_file_87_phi_fu_4377_p4 = ap_phi_reg_pp0_iter0_reg_file_87_reg_4373;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_88_phi_fu_4364_p4 = reg_file_23_reg_532;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_88_phi_fu_4364_p4 = ap_phi_mux_reg_file_56_phi_fu_1763_p66;
    end else begin
        ap_phi_mux_reg_file_88_phi_fu_4364_p4 = ap_phi_reg_pp0_iter0_reg_file_88_reg_4360;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_89_phi_fu_4351_p4 = reg_file_24_reg_521;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_89_phi_fu_4351_p4 = ap_phi_mux_reg_file_57_phi_fu_1659_p66;
    end else begin
        ap_phi_mux_reg_file_89_phi_fu_4351_p4 = ap_phi_reg_pp0_iter0_reg_file_89_reg_4347;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_8_phi_fu_700_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_8_phi_fu_700_p4 = reg_file_8_reg_697;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_90_phi_fu_4338_p4 = reg_file_25_reg_510;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_90_phi_fu_4338_p4 = ap_phi_mux_reg_file_58_phi_fu_1555_p66;
    end else begin
        ap_phi_mux_reg_file_90_phi_fu_4338_p4 = ap_phi_reg_pp0_iter0_reg_file_90_reg_4334;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_91_phi_fu_4325_p4 = reg_file_26_reg_499;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_91_phi_fu_4325_p4 = ap_phi_mux_reg_file_59_phi_fu_1451_p66;
    end else begin
        ap_phi_mux_reg_file_91_phi_fu_4325_p4 = ap_phi_reg_pp0_iter0_reg_file_91_reg_4321;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_92_phi_fu_4312_p4 = reg_file_27_reg_488;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_92_phi_fu_4312_p4 = ap_phi_mux_reg_file_60_phi_fu_1347_p66;
    end else begin
        ap_phi_mux_reg_file_92_phi_fu_4312_p4 = ap_phi_reg_pp0_iter0_reg_file_92_reg_4308;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_93_phi_fu_4299_p4 = reg_file_28_reg_477;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_93_phi_fu_4299_p4 = ap_phi_mux_reg_file_61_phi_fu_1243_p66;
    end else begin
        ap_phi_mux_reg_file_93_phi_fu_4299_p4 = ap_phi_reg_pp0_iter0_reg_file_93_reg_4295;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_94_phi_fu_4286_p4 = reg_file_29_reg_466;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_94_phi_fu_4286_p4 = ap_phi_mux_reg_file_62_phi_fu_1139_p66;
    end else begin
        ap_phi_mux_reg_file_94_phi_fu_4286_p4 = ap_phi_reg_pp0_iter0_reg_file_94_reg_4282;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_95_phi_fu_4273_p4 = reg_file_30_reg_455;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_95_phi_fu_4273_p4 = ap_phi_mux_reg_file_63_phi_fu_1035_p66;
    end else begin
        ap_phi_mux_reg_file_95_phi_fu_4273_p4 = ap_phi_reg_pp0_iter0_reg_file_95_reg_4269;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd1)) begin
        ap_phi_mux_reg_file_96_phi_fu_4260_p4 = reg_file_31_reg_444;
    end else if ((e_to_e_reg_796 == 1'd0)) begin
        ap_phi_mux_reg_file_96_phi_fu_4260_p4 = ap_phi_mux_reg_file_64_phi_fu_931_p66;
    end else begin
        ap_phi_mux_reg_file_96_phi_fu_4260_p4 = ap_phi_reg_pp0_iter0_reg_file_96_reg_4256;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_9_phi_fu_689_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_9_phi_fu_689_p4 = reg_file_9_reg_686;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_reg_file_phi_fu_788_p4 = 32'd0;
    end else begin
        ap_phi_mux_reg_file_phi_fu_788_p4 = reg_file_reg_785;
    end
end

always @ (*) begin
    if (((d_i_is_store_load_reg_6422 == 1'd1) & (e_to_e_reg_796 == 1'd0))) begin
        ap_phi_mux_result_24_phi_fu_906_p18 = result_19_reg_6574;
    end else begin
        ap_phi_mux_result_24_phi_fu_906_p18 = ap_phi_reg_pp0_iter0_result_24_reg_902;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_e_to_f_target_pc_4 = e_to_f_target_pc_fu_4693_p1;
    end else begin
        ap_sig_allocacmp_e_to_f_target_pc_4 = f_from_e_target_pc_fu_380;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        code_ram_ce0_local = 1'b1;
    end else begin
        code_ram_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((e_to_e_reg_796 == 1'd0)) begin
        if ((1'b1 == ap_condition_3050)) begin
            data_ram_address0_local = zext_ln227_3_fu_6083_p1;
        end else if ((1'b1 == ap_condition_3046)) begin
            data_ram_address0_local = zext_ln230_3_fu_6079_p1;
        end else if ((1'b1 == ap_condition_3042)) begin
            data_ram_address0_local = zext_ln233_fu_5698_p1;
        end else if ((1'b1 == ap_condition_3038)) begin
            data_ram_address0_local = zext_ln169_fu_5684_p1;
        end else begin
            data_ram_address0_local = 'bx;
        end
    end else begin
        data_ram_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | ((d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (e_to_e_reg_796 == 1'd0)) | ((msize_reg_6587 == 2'd0) & (d_i_is_store_load_reg_6422 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (e_to_e_reg_796 == 1'd0)) | ((msize_reg_6587 == 2'd1) & (d_i_is_store_load_reg_6422 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (e_to_e_reg_796 == 1'd0)) | ((msize_fu_5689_p1 == 2'd2) & (d_i_is_store_load_reg_6422 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (e_to_e_reg_796 == 1'd0)))) begin
        data_ram_ce0_local = 1'b1;
    end else begin
        data_ram_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((d_i_is_store_load_reg_6422 == 1'd1) & (e_to_e_reg_796 == 1'd0))) begin
        if (((msize_reg_6587 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            data_ram_d0_local = shl_ln227_2_reg_6617;
        end else if (((msize_reg_6587 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            data_ram_d0_local = shl_ln230_2_reg_6607;
        end else if (((msize_fu_5689_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state3))) begin
            data_ram_d0_local = rv2_reg_6365;
        end else begin
            data_ram_d0_local = 'bx;
        end
    end else begin
        data_ram_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((d_i_is_store_load_reg_6422 == 1'd1) & (e_to_e_reg_796 == 1'd0))) begin
        if (((msize_reg_6587 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            data_ram_we0_local = shl_ln227_reg_6612;
        end else if (((msize_reg_6587 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            data_ram_we0_local = shl_ln230_reg_6602;
        end else if (((msize_fu_5689_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state3))) begin
            data_ram_we0_local = 4'd15;
        end else begin
            data_ram_we0_local = 4'd0;
        end
    end else begin
        data_ram_we0_local = 4'd0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (or_ln16_3_fu_6143_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        nb_instruction_ap_vld = 1'b1;
    end else begin
        nb_instruction_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a01_fu_5945_p1 = result_19_reg_6574[1:0];

assign a1_1_fu_5948_p3 = result_19_reg_6574[32'd1];

assign and_ln50_fu_5361_p2 = (d_i_is_r_type_load_reg_6339 & ap_phi_mux_f7_6_phi_fu_811_p4);

assign and_ln_fu_5715_p3 = {{tmp_3_fu_5707_p3}, {1'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

always @ (*) begin
    ap_condition_3034 = (~(f_to_e_d_i_type_2_load_fu_5055_p1 == 3'd4) & ~(f_to_e_d_i_type_2_load_fu_5055_p1 == 3'd2) & ~(f_to_e_d_i_type_2_load_fu_5055_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state2));
end

always @ (*) begin
    ap_condition_3038 = ((d_i_is_load_load_reg_6427 == 1'd1) & (d_i_is_store_load_reg_6422 == 1'd0) & (1'b1 == ap_CS_fsm_state3));
end

always @ (*) begin
    ap_condition_3042 = ((msize_fu_5689_p1 == 2'd2) & (d_i_is_store_load_reg_6422 == 1'd1) & (1'b1 == ap_CS_fsm_state3));
end

always @ (*) begin
    ap_condition_3046 = ((msize_reg_6587 == 2'd1) & (d_i_is_store_load_reg_6422 == 1'd1) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_3050 = ((msize_reg_6587 == 2'd0) & (d_i_is_store_load_reg_6422 == 1'd1) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_628 = (~(ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd2) & ~(ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd3) & ~(ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd4) & ~(ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd5) & ~(ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 == 3'd6));
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign ap_phi_mux_f_to_e_d_i_type_phi_fu_828_p26 = ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818;

assign ap_phi_reg_pp0_iter0_e_to_e_1_reg_4672 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_33_reg_4152 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_34_reg_4048 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_35_reg_3944 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_36_reg_3840 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_37_reg_3736 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_38_reg_3632 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_39_reg_3528 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_40_reg_3424 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_41_reg_3320 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_42_reg_3216 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_43_reg_3112 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_44_reg_3008 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_45_reg_2904 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_46_reg_2800 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_47_reg_2696 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_48_reg_2592 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_49_reg_2488 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_50_reg_2384 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_51_reg_2280 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_52_reg_2176 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_53_reg_2072 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_54_reg_1968 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_55_reg_1864 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_56_reg_1760 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_57_reg_1656 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_58_reg_1552 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_59_reg_1448 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_60_reg_1344 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_61_reg_1240 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_62_reg_1136 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_63_reg_1032 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_64_reg_928 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_65_reg_4659 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_66_reg_4646 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_67_reg_4633 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_68_reg_4620 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_69_reg_4607 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_70_reg_4594 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_71_reg_4581 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_72_reg_4568 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_73_reg_4555 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_74_reg_4542 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_75_reg_4529 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_76_reg_4516 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_77_reg_4503 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_78_reg_4490 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_79_reg_4477 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_80_reg_4464 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_81_reg_4451 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_82_reg_4438 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_83_reg_4425 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_84_reg_4412 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_85_reg_4399 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_86_reg_4386 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_87_reg_4373 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_88_reg_4360 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_89_reg_4347 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_90_reg_4334 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_91_reg_4321 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_92_reg_4308 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_93_reg_4295 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_94_reg_4282 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_95_reg_4269 = 'bx;

assign ap_phi_reg_pp0_iter0_reg_file_96_reg_4256 = 'bx;

assign ap_ready = ap_ready_sig;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign b_fu_6031_p10 = {{{icmp_ln182_fu_6003_p2}, {icmp_ln182_1_fu_6009_p2}}, {icmp_ln182_2_fu_6015_p2}};

assign b_fu_6031_p2 = {{data_ram_q0[23:16]}};

assign b_fu_6031_p4 = {{data_ram_q0[15:8]}};

assign b_fu_6031_p6 = data_ram_q0[7:0];

assign b_fu_6031_p8 = {{data_ram_q0[31:24]}};

assign b_fu_6031_p9 = 'bx;

assign bcond_fu_5321_p10 = ((rv1_reg_6344 == rv2_reg_6365) ? 1'b1 : 1'b0);

assign bcond_fu_5321_p14 = (icmp_ln34_fu_5221_p2 ^ 1'd1);

assign bcond_fu_5321_p15 = 'bx;

assign bcond_fu_5321_p16 = {{{{{{icmp_ln26_fu_5257_p2}, {icmp_ln26_1_fu_5263_p2}}, {icmp_ln26_2_fu_5269_p2}}, {icmp_ln26_3_fu_5275_p2}}, {icmp_ln26_4_fu_5281_p2}}, {or_ln26_fu_5299_p2}};

assign bcond_fu_5321_p2 = ((rv1_reg_6344 < rv2_reg_6365) ? 1'b1 : 1'b0);

assign bcond_fu_5321_p4 = (icmp_ln32_fu_5243_p2 ^ 1'd1);

assign bcond_fu_5321_p6 = (($signed(rv1_reg_6344) < $signed(rv2_reg_6365)) ? 1'b1 : 1'b0);

assign bcond_fu_5321_p8 = ((rv1_reg_6344 != rv2_reg_6365) ? 1'b1 : 1'b0);

assign code_ram_address0 = zext_ln8_fu_4730_p1;

assign d_imm_inst_11_8_fu_5830_p4 = {{instruction_reg_6442[11:8]}};

assign d_imm_inst_31_fu_5823_p3 = instruction_reg_6442[32'd31];

assign d_imm_inst_7_fu_5839_p3 = instruction_reg_6442[32'd7];

assign e_to_f_target_pc_fu_4693_p1 = start_pc[14:0];

assign f_to_e_d_i_imm_3_fu_5896_p4 = {{instruction_reg_6442[31:20]}};

assign f_to_e_d_i_imm_4_fu_5885_p3 = {{tmp_2_fu_5876_p4}, {f_to_e_d_i_rd_reg_6457}};

assign f_to_e_d_i_imm_6_fu_5860_p5 = {{{{d_imm_inst_31_fu_5823_p3}, {d_imm_inst_7_fu_5839_p3}}, {tmp_4_fu_5851_p4}}, {d_imm_inst_11_8_fu_5830_p4}};

assign f_to_e_d_i_imm_fu_5934_p5 = {{{{d_imm_inst_31_fu_5823_p3}, {d_imm_inst_19_12_reg_6463}}, {tmp_fu_5918_p3}}, {tmp_1_fu_5925_p4}};

assign f_to_e_d_i_is_branch_fu_5136_p2 = ((f_to_e_d_i_opcode_fu_5064_p4 == 5'd24) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_jal_fu_5148_p2 = ((f_to_e_d_i_opcode_fu_5064_p4 == 5'd27) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_jalr_fu_5142_p2 = ((f_to_e_d_i_opcode_fu_5064_p4 == 5'd25) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_load_fu_5124_p2 = ((f_to_e_d_i_opcode_fu_5064_p4 == 5'd0) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_lui_fu_5154_p2 = ((f_to_e_d_i_opcode_fu_5064_p4 == 5'd13) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_op_imm_fu_5160_p2 = ((f_to_e_d_i_opcode_fu_5064_p4 == 5'd4) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_r_type_fu_5817_p2 = ((ap_phi_reg_pp0_iter0_f_to_e_d_i_type_reg_818 == 3'd1) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_store_fu_5130_p2 = ((f_to_e_d_i_opcode_fu_5064_p4 == 5'd8) ? 1'b1 : 1'b0);

assign f_to_e_d_i_opcode_fu_5064_p4 = {{code_ram_q0[6:2]}};

assign f_to_e_d_i_type_2_load_fu_5055_p1 = d_i_type_fu_352;

assign f_to_f_fu_5597_p2 = (pc_reg_6328 + 15'd1);

assign grp_fu_4684_p4 = {{result_19_fu_5647_p19[16:2]}};

assign h0_fu_5969_p1 = data_ram_q0[15:0];

assign h1_fu_5993_p4 = {{data_ram_q0[31:16]}};

assign h_fu_6063_p3 = ((a1_1_fu_5948_p3[0:0] == 1'b1) ? h1_fu_5993_p4 : h0_fu_5969_p1);

assign i_target_pc_fu_5787_p4 = {{result_14_reg_6508[16:2]}};

assign icmp_ln16_fu_6092_p2 = ((f_to_e_d_i_rd_2_reg_6564 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln182_1_fu_6009_p2 = ((a01_fu_5945_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln182_2_fu_6015_p2 = ((a01_fu_5945_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_6003_p2 = ((a01_fu_5945_p1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln26_1_fu_5263_p2 = ((d_i_func3_fu_364 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln26_2_fu_5269_p2 = ((d_i_func3_fu_364 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln26_3_fu_5275_p2 = ((d_i_func3_fu_364 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln26_4_fu_5281_p2 = ((d_i_func3_fu_364 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln26_5_fu_5287_p2 = ((d_i_func3_fu_364 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln26_6_fu_5293_p2 = ((d_i_func3_fu_364 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_5257_p2 = ((d_i_func3_fu_364 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_5243_p2 = (($signed(rv1_reg_6344) < $signed(rv2_reg_6365)) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_5221_p2 = ((rv1_reg_6344 < rv2_reg_6365) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_6156_p2 = ((instruction_reg_6442 != 32'd32871) ? 1'b1 : 1'b0);

assign icmp_ln84_1_fu_5537_p2 = ((d_i_type_fu_352 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln84_2_fu_5543_p2 = ((d_i_type_fu_352 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln84_3_fu_5549_p2 = ((d_i_type_fu_352 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln84_4_fu_5555_p2 = ((d_i_type_fu_352 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_5531_p2 = ((d_i_type_fu_352 == 3'd6) ? 1'b1 : 1'b0);

assign imm12_fu_5490_p3 = {{f_to_e_d_i_imm_7_reg_6322}, {12'd0}};

assign j_b_target_pc_fu_5588_p2 = (trunc_ln2_fu_5579_p4 + pc_1_fu_372);

assign msize_fu_5689_p1 = f_to_e_d_i_func3_2_reg_6437[1:0];

assign nb_instruction = (zext_ln21_fu_6122_p1 + nbi_1_fu_344);

assign nbi_fu_6126_p2 = (zext_ln21_fu_6122_p1 + nbi_1_fu_344);

assign npc4_fu_5503_p2 = (pc4_fu_5497_p2 + 15'd4);

assign npc_fu_5573_p2 = (pc_1_fu_372 + 15'd1);

assign or_ln16_1_fu_6101_p2 = (or_ln16_fu_6097_p2 | icmp_ln16_fu_6092_p2);

assign or_ln16_2_fu_6137_p2 = (target_pc_fu_6133_p1 | phi_ln16_fu_312);

assign or_ln16_3_fu_6143_p2 = (or_ln16_2_fu_6137_p2 | e_to_e_reg_796);

assign or_ln16_fu_6097_p2 = (d_i_is_store_load_reg_6422 | d_i_is_branch_load_reg_6416);

assign or_ln26_fu_5299_p2 = (icmp_ln26_6_fu_5293_p2 | icmp_ln26_5_fu_5287_p2);

assign or_ln40_1_fu_5807_p2 = (taken_branch_fu_5602_p2 | d_i_is_jalr_load_reg_6409);

assign or_ln40_fu_5812_p2 = (or_ln40_1_fu_5807_p2 | d_i_is_jal_load_reg_6404);

assign pc4_fu_5497_p2 = pc_1_fu_372 << 15'd2;

assign pc_fu_4722_p3 = ((ap_phi_mux_e_to_e_phi_fu_799_p4[0:0] == 1'b1) ? ap_sig_allocacmp_e_to_f_target_pc_4 : f_to_f_1_fu_376);

assign result_13_fu_5450_p10 = result_5_fu_5390_p2;

assign result_13_fu_5450_p12 = rv1_reg_6344 << zext_ln55_fu_5382_p1;

assign result_13_fu_5450_p14 = ((and_ln50_fu_5361_p2[0:0] == 1'b1) ? result_1_fu_5366_p2 : result_2_fu_5370_p2);

assign result_13_fu_5450_p16 = (rv1_reg_6344 & rs_reg_6383);

assign result_13_fu_5450_p17 = 'bx;

assign result_13_fu_5450_p18 = {{{{{{{icmp_ln26_fu_5257_p2}, {icmp_ln26_1_fu_5263_p2}}, {icmp_ln26_2_fu_5269_p2}}, {icmp_ln26_6_fu_5293_p2}}, {icmp_ln26_5_fu_5287_p2}}, {icmp_ln26_3_fu_5275_p2}}, {icmp_ln26_4_fu_5281_p2}};

assign result_13_fu_5450_p2 = (rv1_reg_6344 | rs_reg_6383);

assign result_13_fu_5450_p4 = ((ap_phi_mux_f7_6_phi_fu_811_p4[0:0] == 1'b1) ? result_8_fu_5410_p2 : result_9_fu_5415_p2);

assign result_13_fu_5450_p6 = (rv1_reg_6344 ^ rs_reg_6383);

assign result_13_fu_5450_p8 = result_6_fu_5398_p2;

assign result_14_fu_5509_p2 = ($signed(rv1_reg_6344) + $signed(sext_ln30_reg_6378));

assign result_16_fu_5517_p2 = (imm12_fu_5490_p3 + zext_ln108_fu_5513_p1);

assign result_17_fu_5523_p3 = ((d_i_is_lui_fu_316[0:0] == 1'b1) ? imm12_fu_5490_p3 : result_16_fu_5517_p2);

assign result_19_fu_5647_p14 = ((d_i_is_op_imm_load_reg_6399[0:0] == 1'b1) ? result_13_reg_6497 : 32'd0);

assign result_19_fu_5647_p17 = 'bx;

assign result_19_fu_5647_p18 = {{{{{{{icmp_ln84_reg_6520}, {icmp_ln84_1_reg_6525}}, {icmp_ln84_2_reg_6530}}, {icmp_ln84_3_reg_6535}}, {sel_tmp24_fu_5615_p2}}, {sel_tmp28_fu_5619_p2}}, {sel_tmp33_fu_5628_p2}};

assign result_1_fu_5366_p2 = (rv1_reg_6344 - rs_reg_6383);

assign result_2_fu_5370_p2 = (rs_reg_6383 + rv1_reg_6344);

assign result_5_fu_5390_p2 = (($signed(rv1_reg_6344) < $signed(rs_reg_6383)) ? 1'b1 : 1'b0);

assign result_6_fu_5398_p2 = ((rv1_reg_6344 < rs_reg_6383) ? 1'b1 : 1'b0);

assign result_8_fu_5410_p2 = $signed(rv1_reg_6344) >>> zext_ln55_fu_5382_p1;

assign result_9_fu_5415_p2 = rv1_reg_6344 >> zext_ln55_fu_5382_p1;

assign rs_fu_5014_p3 = ((d_i_is_r_type_fu_308[0:0] == 1'b1) ? rv2_fu_4874_p67 : sext_ln30_fu_5010_p1);

assign rv1_fu_4738_p65 = 'bx;

assign rv2_01_fu_5695_p1 = rv2_reg_6365[15:0];

assign rv2_0_fu_5692_p1 = rv2_reg_6365[7:0];

assign rv2_fu_4874_p65 = 'bx;

assign sel_tmp24_fu_5615_p2 = (icmp_ln84_4_reg_6540 & d_i_is_jalr_load_reg_6409);

assign sel_tmp26_fu_5561_p2 = (d_i_is_jalr_fu_328 ^ 1'd1);

assign sel_tmp27_fu_5567_p2 = (sel_tmp26_fu_5561_p2 & icmp_ln84_4_fu_5555_p2);

assign sel_tmp28_fu_5619_p2 = (sel_tmp27_reg_6545 & d_i_is_load_load_reg_6427);

assign sel_tmp32_fu_5623_p2 = (d_i_is_load_load_reg_6427 ^ 1'd1);

assign sel_tmp33_fu_5628_p2 = (sel_tmp32_fu_5623_p2 & sel_tmp27_reg_6545);

assign select_ln135_fu_5801_p3 = ((d_i_is_jalr_load_reg_6409[0:0] == 1'b1) ? i_target_pc_fu_5787_p4 : npc_reg_6551);

assign select_ln141_fu_5796_p3 = ((bcond_reg_6491[0:0] == 1'b1) ? j_b_target_pc_reg_6558 : npc_reg_6551);

assign sext_ln189_fu_6055_p1 = b_fu_6031_p11;

assign sext_ln193_fu_6071_p1 = h_fu_6063_p3;

assign sext_ln30_fu_5010_p0 = d_i_imm_fu_348;

assign sext_ln30_fu_5010_p1 = sext_ln30_fu_5010_p0;

assign sext_ln38_fu_5905_p1 = $signed(f_to_e_d_i_imm_3_fu_5896_p4);

assign sext_ln39_fu_5892_p1 = $signed(f_to_e_d_i_imm_4_fu_5885_p3);

assign sext_ln40_fu_5872_p1 = $signed(f_to_e_d_i_imm_6_fu_5860_p5);

assign shift_1_fu_5026_p3 = ((d_i_is_r_type_fu_308[0:0] == 1'b1) ? shift_fu_5022_p1 : d_i_rs2_fu_356);

assign shift_fu_5022_p1 = rs_fu_5014_p3[4:0];

assign shl_ln227_1_fu_5769_p3 = {{trunc_ln227_fu_5755_p1}, {3'd0}};

assign shl_ln227_2_fu_5781_p2 = zext_ln227_fu_5751_p1 << zext_ln227_2_fu_5777_p1;

assign shl_ln227_fu_5763_p2 = 4'd1 << zext_ln227_1_fu_5759_p1;

assign shl_ln230_1_fu_5733_p3 = {{tmp_3_fu_5707_p3}, {4'd0}};

assign shl_ln230_2_fu_5745_p2 = zext_ln230_fu_5703_p1 << zext_ln230_2_fu_5741_p1;

assign shl_ln230_fu_5727_p2 = 4'd3 << zext_ln230_1_fu_5723_p1;

assign taken_branch_fu_5602_p2 = (d_i_is_branch_load_reg_6416 & bcond_reg_6491);

assign target_pc_fu_6133_p1 = f_from_e_target_pc_fu_380[0:0];

assign tmp_1_fu_5925_p4 = {{instruction_reg_6442[30:21]}};

assign tmp_2_fu_5876_p4 = {{instruction_reg_6442[31:25]}};

assign tmp_3_fu_5707_p3 = result_19_fu_5647_p19[32'd1];

assign tmp_4_fu_5851_p4 = {{instruction_reg_6442[30:25]}};

assign tmp_fu_5918_p3 = instruction_reg_6442[32'd20];

assign trunc_ln227_fu_5755_p1 = result_19_fu_5647_p19[1:0];

assign trunc_ln2_fu_5579_p4 = {{f_to_e_d_i_imm_7_reg_6322[15:1]}};

assign xor_ln21_fu_6116_p2 = (e_to_e_reg_796 ^ 1'd1);

assign zext_ln108_fu_5513_p1 = pc4_fu_5497_p2;

assign zext_ln111_fu_5606_p1 = npc4_reg_6503;

assign zext_ln169_fu_5684_p1 = grp_fu_4684_p4;

assign zext_ln190_fu_6059_p1 = $unsigned(b_fu_6031_p11);

assign zext_ln194_fu_6075_p1 = $unsigned(h_fu_6063_p3);

assign zext_ln21_fu_6122_p1 = xor_ln21_fu_6116_p2;

assign zext_ln227_1_fu_5759_p1 = trunc_ln227_fu_5755_p1;

assign zext_ln227_2_fu_5777_p1 = shl_ln227_1_fu_5769_p3;

assign zext_ln227_3_fu_6083_p1 = a1_reg_6591;

assign zext_ln227_fu_5751_p1 = rv2_0_fu_5692_p1;

assign zext_ln230_1_fu_5723_p1 = and_ln_fu_5715_p3;

assign zext_ln230_2_fu_5741_p1 = shl_ln230_1_fu_5733_p3;

assign zext_ln230_3_fu_6079_p1 = a1_reg_6591;

assign zext_ln230_fu_5703_p1 = rv2_01_fu_5695_p1;

assign zext_ln233_fu_5698_p1 = grp_fu_4684_p4;

assign zext_ln55_fu_5382_p1 = shift_1_reg_6394;

assign zext_ln8_fu_4730_p1 = pc_fu_4722_p3;

always @ (posedge ap_clk) begin
    npc4_reg_6503[1:0] <= 2'b00;
    result_17_reg_6515[1:0] <= 2'b00;
end

endmodule //simple_pipeline_ip
