Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xa6slx9-3-ftg256

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cmp_1bit.vhf" into library work
Parsing entity <cmp_1bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/stepper.vhf" into library work
Parsing entity <CB4CE_HXILINX_stepper>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_stepper>.
Parsing entity <D3_8E_HXILINX_stepper>.
Parsing architecture <D3_8E_HXILINX_stepper_V> of entity <d3_8e_hxilinx_stepper>.
Parsing entity <stepper>.
Parsing architecture <BEHAVIORAL> of entity <stepper>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/one_8bit.vhf" into library work
Parsing entity <one_8bit>.
Parsing architecture <BEHAVIORAL> of entity <one_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/lzero.vhf" into library work
Parsing entity <NOR8_HXILINX_lzero>.
Parsing architecture <NOR8_HXILINX_lzero_V> of entity <nor8_hxilinx_lzero>.
Parsing entity <lzero>.
Parsing architecture <BEHAVIORAL> of entity <lzero>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cmp_8bit.vhf" into library work
Parsing entity <cmp_1bit_MUSER_cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cmp_8bit>.
Parsing entity <cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/buffer_8bit.vhf" into library work
Parsing entity <OBUFT8_HXILINX_buffer_8bit>.
Parsing architecture <OBUFT8_HXILINX_buffer_8bit_V> of entity <obuft8_hxilinx_buffer_8bit>.
Parsing entity <buffer_8bit>.
Parsing architecture <BEHAVIORAL> of entity <buffer_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/reg_8bit.vhf" into library work
Parsing entity <LD8_HXILINX_reg_8bit>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_reg_8bit>.
Parsing entity <buffer_8bit_MUSER_reg_8bit>.
Parsing architecture <BEHAVIORAL> of entity <buffer_8bit_muser_reg_8bit>.
Parsing entity <reg_8bit>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/ram_256bytes.vhf" into library work
Parsing entity <LD8_HXILINX_ram_256bytes>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_ram_256bytes>.
Parsing entity <OBUFT8_HXILINX_ram_256bytes>.
Parsing architecture <OBUFT8_HXILINX_ram_256bytes_V> of entity <obuft8_hxilinx_ram_256bytes>.
Parsing entity <ram_256bytes>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/pass_through_or_one.vhf" into library work
Parsing entity <one_8bit_MUSER_pass_through_or_one>.
Parsing architecture <BEHAVIORAL> of entity <one_8bit_muser_pass_through_or_one>.
Parsing entity <buffer_8bit_MUSER_pass_through_or_one>.
Parsing architecture <BEHAVIORAL> of entity <buffer_8bit_muser_pass_through_or_one>.
Parsing entity <pass_through_or_one>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu_control.vhf" into library work
Parsing entity <CB4CE_HXILINX_cpu_control>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu_control>.
Parsing entity <D3_8E_HXILINX_cpu_control>.
Parsing architecture <D3_8E_HXILINX_cpu_control_V> of entity <d3_8e_hxilinx_cpu_control>.
Parsing entity <stepper_MUSER_cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu_control>.
Parsing entity <cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/clk_generator.vhf" into library work
Parsing entity <FJKC_HXILINX_clk_generator>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_clk_generator>.
Parsing entity <clk_generator>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/alu.vhf" into library work
Parsing entity <ADD8_HXILINX_alu>.
Parsing architecture <ADD8_HXILINX_alu_V> of entity <add8_hxilinx_alu>.
Parsing entity <NOR8_HXILINX_alu>.
Parsing architecture <NOR8_HXILINX_alu_V> of entity <nor8_hxilinx_alu>.
Parsing entity <INV8_HXILINX_alu>.
Parsing architecture <INV8_HXILINX_alu_V> of entity <inv8_hxilinx_alu>.
Parsing entity <D3_8E_HXILINX_alu>.
Parsing architecture <D3_8E_HXILINX_alu_V> of entity <d3_8e_hxilinx_alu>.
Parsing entity <OBUFT8_HXILINX_alu>.
Parsing architecture <OBUFT8_HXILINX_alu_V> of entity <obuft8_hxilinx_alu>.
Parsing entity <lzero_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_alu>.
Parsing entity <cmp_1bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_alu>.
Parsing entity <cmp_8bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_alu>.
Parsing entity <alu>.
Parsing architecture <BEHAVIORAL> of entity <alu>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" into library work
Parsing entity <CB4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu>.
Parsing entity <LD8_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_cpu>.
Parsing entity <ADD8_HXILINX_cpu>.
Parsing architecture <ADD8_HXILINX_cpu_V> of entity <add8_hxilinx_cpu>.
Parsing entity <NOR8_HXILINX_cpu>.
Parsing architecture <NOR8_HXILINX_cpu_V> of entity <nor8_hxilinx_cpu>.
Parsing entity <INV8_HXILINX_cpu>.
Parsing architecture <INV8_HXILINX_cpu_V> of entity <inv8_hxilinx_cpu>.
Parsing entity <D3_8E_HXILINX_cpu>.
Parsing architecture <D3_8E_HXILINX_cpu_V> of entity <d3_8e_hxilinx_cpu>.
Parsing entity <FJKC_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu>.
Parsing entity <OBUFT8_HXILINX_cpu>.
Parsing architecture <OBUFT8_HXILINX_cpu_V> of entity <obuft8_hxilinx_cpu>.
Parsing entity <ram_256bytes_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes_muser_cpu>.
Parsing entity <stepper_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu>.
Parsing entity <cpu_control_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control_muser_cpu>.
Parsing entity <clk_generator_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator_muser_cpu>.
Parsing entity <buffer_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <buffer_8bit_muser_cpu>.
Parsing entity <reg_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit_muser_cpu>.
Parsing entity <one_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <one_8bit_muser_cpu>.
Parsing entity <pass_through_or_one_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one_muser_cpu>.
Parsing entity <lzero_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_cpu>.
Parsing entity <cmp_1bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cpu>.
Parsing entity <cmp_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_cpu>.
Parsing entity <alu_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_cpu>.
Parsing entity <cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <reg_8bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LD8_HXILINX_cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <buffer_8bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OBUFT8_HXILINX_cpu> (architecture <OBUFT8_HXILINX_cpu_V>) from library <work>.

Elaborating entity <alu_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D3_8E_HXILINX_cpu> (architecture <D3_8E_HXILINX_cpu_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" Line 211. Case statement is complete. others clause is never selected

Elaborating entity <ADD8_HXILINX_cpu> (architecture <ADD8_HXILINX_cpu_V>) from library <work>.

Elaborating entity <INV8_HXILINX_cpu> (architecture <INV8_HXILINX_cpu_V>) from library <work>.

Elaborating entity <cmp_8bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cmp_1bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <lzero_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <NOR8_HXILINX_cpu> (architecture <NOR8_HXILINX_cpu_V>) from library <work>.

Elaborating entity <clk_generator_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_cpu> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <cpu_control_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <stepper_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <pass_through_or_one_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <one_8bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ram_256bytes_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" Line 1824: Net <ram_w> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
WARNING:Xst:653 - Signal <ram_w> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu> synthesized.

Synthesizing Unit <reg_8bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Set property "HU_SET = XLXI_2_6" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <reg_8bit_MUSER_cpu> synthesized.

Synthesizing Unit <LD8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8_HXILINX_cpu> synthesized.

Synthesizing Unit <buffer_8bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Set property "HU_SET = XLXI_54_5" for instance <XLXI_54>.
    Summary:
	no macro.
Unit <buffer_8bit_MUSER_cpu> synthesized.

Synthesizing Unit <OBUFT8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Found 1-bit tristate buffer for signal <O<7>> created at line 290
    Found 1-bit tristate buffer for signal <O<6>> created at line 290
    Found 1-bit tristate buffer for signal <O<5>> created at line 290
    Found 1-bit tristate buffer for signal <O<4>> created at line 290
    Found 1-bit tristate buffer for signal <O<3>> created at line 290
    Found 1-bit tristate buffer for signal <O<2>> created at line 290
    Found 1-bit tristate buffer for signal <O<1>> created at line 290
    Found 1-bit tristate buffer for signal <O<0>> created at line 290
    Summary:
	inferred   8 Tristate(s).
Unit <OBUFT8_HXILINX_cpu> synthesized.

Synthesizing Unit <alu_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Set property "HU_SET = XLXI_1_8" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_9" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_4_10" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_7_11" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_97_12" for instance <XLXI_97>.
    Set property "HU_SET = XLXI_102_13" for instance <XLXI_102>.
    Set property "HU_SET = XLXI_111_14" for instance <XLXI_111>.
    Set property "HU_SET = XLXI_112_15" for instance <XLXI_112>.
    Set property "HU_SET = XLXI_113_16" for instance <XLXI_113>.
    Set property "HU_SET = XLXI_136_17" for instance <XLXI_136>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 1506: Output port <OFL> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 1715: Output port <O> of the instance <XLXI_126> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <alu_MUSER_cpu> synthesized.

Synthesizing Unit <D3_8E_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_cpu> synthesized.

Synthesizing Unit <ADD8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Found 9-bit adder for signal <n0022> created at line 121.
    Found 9-bit adder for signal <adder_tmp> created at line 121.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_cpu> synthesized.

Synthesizing Unit <INV8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Summary:
	no macro.
Unit <INV8_HXILINX_cpu> synthesized.

Synthesizing Unit <cmp_8bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Summary:
	no macro.
Unit <cmp_8bit_MUSER_cpu> synthesized.

Synthesizing Unit <cmp_1bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Summary:
	no macro.
Unit <cmp_1bit_MUSER_cpu> synthesized.

Synthesizing Unit <lzero_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Set property "HU_SET = XLXI_1_7" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <lzero_MUSER_cpu> synthesized.

Synthesizing Unit <NOR8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Summary:
	no macro.
Unit <NOR8_HXILINX_cpu> synthesized.

Synthesizing Unit <clk_generator_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Set property "HU_SET = XLXI_4_4" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <clk_generator_MUSER_cpu> synthesized.

Synthesizing Unit <FJKC_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_cpu> synthesized.

Synthesizing Unit <cpu_control_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
WARNING:Xst:647 - Input <ir<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ir<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 625: Output port <s4> of the instance <stp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 625: Output port <s5> of the instance <stp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 625: Output port <s6> of the instance <stp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_control_MUSER_cpu> synthesized.

Synthesizing Unit <stepper_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Set property "HU_SET = XLXI_24_2" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_3" for instance <XLXI_25>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 504: Output port <CEO> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 504: Output port <Q3> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 504: Output port <TC> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf" line 515: Output port <D7> of the instance <XLXI_25> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stepper_MUSER_cpu> synthesized.

Synthesizing Unit <CB4CE_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_40_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_cpu> synthesized.

Synthesizing Unit <pass_through_or_one_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Summary:
	no macro.
Unit <pass_through_or_one_MUSER_cpu> synthesized.

Synthesizing Unit <one_8bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Summary:
	no macro.
Unit <one_8bit_MUSER_cpu> synthesized.

Synthesizing Unit <ram_256bytes_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx/led_control/led_control/cpu.vhf".
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_15_0" for instance <XLXI_15>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_17>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_18>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_19>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_20>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_21>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_22>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_23>.
    Set property "HU_SET = XLXI_41_1" for instance <XLXI_41>.
    Summary:
	no macro.
Unit <ram_256bytes_MUSER_cpu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 2
 1-bit register                                        : 1
 4-bit register                                        : 1
# Latches                                              : 80
 1-bit latch                                           : 80
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 152
 1-bit tristate buffer                                 : 152

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB4CE_HXILINX_cpu>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_cpu> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder carry in                                  : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu> ...

Optimizing unit <LD8_HXILINX_cpu> ...

Optimizing unit <OBUFT8_HXILINX_cpu> ...

Optimizing unit <alu_MUSER_cpu> ...

Optimizing unit <cmp_8bit_MUSER_cpu> ...

Optimizing unit <cpu_control_MUSER_cpu> ...

Optimizing unit <one_8bit_MUSER_cpu> ...

Optimizing unit <ADD8_HXILINX_cpu> ...

Optimizing unit <INV8_HXILINX_cpu> ...

Optimizing unit <D3_8E_HXILINX_cpu> ...

Optimizing unit <NOR8_HXILINX_cpu> ...

Optimizing unit <FJKC_HXILINX_cpu> ...

Optimizing unit <CB4CE_HXILINX_cpu> ...
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <cpu_ctl/stp/XLXI_24>.

Mapping all equations...
WARNING:Xst:1849 - Inserting OBUF on port <ir_o<3>> driven by tristate(s), possible simulation mismatch.
WARNING:Xst:1849 - Inserting OBUF on port <ir_o<2>> driven by tristate(s), possible simulation mismatch.
WARNING:Xst:1849 - Inserting OBUF on port <ir_o<1>> driven by tristate(s), possible simulation mismatch.
WARNING:Xst:1492 - Inserting OBUF on port <sysbus<7>> driven by tristates located in different units having KEEP_HIERARCHY constraints. Possible simulation mismatch.
WARNING:Xst:1492 - Inserting OBUF on port <sysbus<6>> driven by tristates located in different units having KEEP_HIERARCHY constraints. Possible simulation mismatch.
WARNING:Xst:1492 - Inserting OBUF on port <sysbus<5>> driven by tristates located in different units having KEEP_HIERARCHY constraints. Possible simulation mismatch.
WARNING:Xst:1492 - Inserting OBUF on port <sysbus<4>> driven by tristates located in different units having KEEP_HIERARCHY constraints. Possible simulation mismatch.
WARNING:Xst:1492 - Inserting OBUF on port <sysbus<3>> driven by tristates located in different units having KEEP_HIERARCHY constraints. Possible simulation mismatch.
WARNING:Xst:1492 - Inserting OBUF on port <sysbus<2>> driven by tristates located in different units having KEEP_HIERARCHY constraints. Possible simulation mismatch.
WARNING:Xst:1492 - Inserting OBUF on port <sysbus<1>> driven by tristates located in different units having KEEP_HIERARCHY constraints. Possible simulation mismatch.
WARNING:Xst:1492 - Inserting OBUF on port <sysbus<0>> driven by tristates located in different units having KEEP_HIERARCHY constraints. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 194
#      AND2                        : 35
#      AND2B1                      : 4
#      BUF                         : 26
#      GND                         : 1
#      INV                         : 48
#      LUT2                        : 10
#      LUT3                        : 15
#      LUT6                        : 1
#      MUXCY                       : 8
#      OR2                         : 20
#      OR3                         : 1
#      OR4                         : 8
#      VCC                         : 1
#      XNOR2                       : 8
#      XORCY                       : 8
# FlipFlops/Latches                : 84
#      FDCE                        : 4
#      LD                          : 80
# RAMS                             : 8
#      RAM256X1S                   : 8
# Tri-States                       : 147
#      BUFT                        : 147
# Clock Buffers                    : 7
#      BUFG                        : 1
#      BUFGP                       : 6
# IO Buffers                       : 49
#      IBUF                        : 15
#      OBUF                        : 29
#      OBUFT                       : 5
# Others                           : 7
#      PULLDOWN                    : 2
#      PULLUP                      : 5

Device utilization summary:
---------------------------

Selected Device : xa6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  11440     0%  
 Number of Slice LUTs:                  106  out of   5720     1%  
    Number used as Logic:                74  out of   5720     1%  
    Number used as Memory:               32  out of   1440     2%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    190
   Number with an unused Flip Flop:     106  out of    190    55%  
   Number with an unused LUT:            84  out of    190    44%  
   Number of fully used LUT-FF pairs:     0  out of    190     0%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    186    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clkw_OBUF(clck_gen/XLXI_10:O)      | NONE(*)(XLXI_9/XLXI_23)          | 8     |
ram_a_w_OBUF(cpu_ctl/XLXI_7:O)     | NONE(*)(XLXI_9/XLXI_15/Q_6)      | 8     |
rinw                               | BUFGP                            | 8     |
r0_w                               | BUFGP                            | 8     |
r1_w                               | BUFGP                            | 8     |
r2_w                               | BUFGP                            | 8     |
r3_w                               | BUFGP                            | 8     |
temp_w                             | BUFGP                            | 8     |
iar_w_OBUF(cpu_ctl/XLXI_5:O)       | NONE(*)(iar/XLXI_2/Q_6)          | 8     |
ir_w_OBUF(cpu_ctl/XLXI_6:O)        | NONE(*)(ir/XLXI_2/Q_6)           | 8     |
acc_w_OBUF(cpu_ctl/XLXI_17:O)      | NONE(*)(acc/XLXI_2/Q_6)          | 8     |
clk                                | IBUF+BUFG                        | 1     |
clck_gen/XLXI_4/q_tmp              | NONE(cpu_ctl/stp/XLXI_24/COUNT_0)| 3     |
-----------------------------------+----------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.578ns (Maximum Frequency: 218.436MHz)
   Minimum input arrival time before clock: 9.937ns
   Maximum output required time after clock: 22.061ns
   Maximum combinational path delay: 21.608ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'r0_w'
  Clock period: 1.114ns (frequency: 897.787MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.114ns (Levels of Logic = 3)
  Source:            r0/XLXI_2/Q_6 (LATCH)
  Destination:       r0/XLXI_2/Q_6 (LATCH)
  Source Clock:      r0_w falling
  Destination Clock: r0_w falling

  Data Path: r0/XLXI_2/Q_6 to r0/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_6 (Q_6)
     end scope: 'r0/XLXI_2:Q<6>'
     begin scope: 'r0/XLXI_4/XLXI_54:I<6>'
     BUFT:I->O            14   0.000   0.000  O<6>_I<6> (O<6>)
     end scope: 'r0/XLXI_4/XLXI_54:O<6>'
     begin scope: 'r0/XLXI_2:D<6>'
     LD:D                      0.037          Q_6
    ----------------------------------------
    Total                      1.114ns (0.535ns logic, 0.579ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r1_w'
  Clock period: 1.114ns (frequency: 897.787MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.114ns (Levels of Logic = 3)
  Source:            r1/XLXI_2/Q_6 (LATCH)
  Destination:       r1/XLXI_2/Q_6 (LATCH)
  Source Clock:      r1_w falling
  Destination Clock: r1_w falling

  Data Path: r1/XLXI_2/Q_6 to r1/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_6 (Q_6)
     end scope: 'r1/XLXI_2:Q<6>'
     begin scope: 'r1/XLXI_4/XLXI_54:I<6>'
     BUFT:I->O            14   0.000   0.000  O<6>_I<6> (O<6>)
     end scope: 'r1/XLXI_4/XLXI_54:O<6>'
     begin scope: 'r1/XLXI_2:D<6>'
     LD:D                      0.037          Q_6
    ----------------------------------------
    Total                      1.114ns (0.535ns logic, 0.579ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r2_w'
  Clock period: 1.114ns (frequency: 897.787MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.114ns (Levels of Logic = 3)
  Source:            r2/XLXI_2/Q_6 (LATCH)
  Destination:       r2/XLXI_2/Q_6 (LATCH)
  Source Clock:      r2_w falling
  Destination Clock: r2_w falling

  Data Path: r2/XLXI_2/Q_6 to r2/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_6 (Q_6)
     end scope: 'r2/XLXI_2:Q<6>'
     begin scope: 'r2/XLXI_4/XLXI_54:I<6>'
     BUFT:I->O            14   0.000   0.000  O<6>_I<6> (O<6>)
     end scope: 'r2/XLXI_4/XLXI_54:O<6>'
     begin scope: 'r2/XLXI_2:D<6>'
     LD:D                      0.037          Q_6
    ----------------------------------------
    Total                      1.114ns (0.535ns logic, 0.579ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r3_w'
  Clock period: 1.114ns (frequency: 897.787MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.114ns (Levels of Logic = 3)
  Source:            r3/XLXI_2/Q_6 (LATCH)
  Destination:       r3/XLXI_2/Q_6 (LATCH)
  Source Clock:      r3_w falling
  Destination Clock: r3_w falling

  Data Path: r3/XLXI_2/Q_6 to r3/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_6 (Q_6)
     end scope: 'r3/XLXI_2:Q<6>'
     begin scope: 'r3/XLXI_4/XLXI_54:I<6>'
     BUFT:I->O            14   0.000   0.000  O<6>_I<6> (O<6>)
     end scope: 'r3/XLXI_4/XLXI_54:O<6>'
     begin scope: 'r3/XLXI_2:D<6>'
     LD:D                      0.037          Q_6
    ----------------------------------------
    Total                      1.114ns (0.535ns logic, 0.579ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iar_w_OBUF'
  Clock period: 1.114ns (frequency: 897.787MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.114ns (Levels of Logic = 3)
  Source:            iar/XLXI_2/Q_6 (LATCH)
  Destination:       iar/XLXI_2/Q_6 (LATCH)
  Source Clock:      iar_w_OBUF falling
  Destination Clock: iar_w_OBUF falling

  Data Path: iar/XLXI_2/Q_6 to iar/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_6 (Q_6)
     end scope: 'iar/XLXI_2:Q<6>'
     begin scope: 'iar/XLXI_4/XLXI_54:I<6>'
     BUFT:I->O            14   0.000   0.000  O<6>_I<6> (O<6>)
     end scope: 'iar/XLXI_4/XLXI_54:O<6>'
     begin scope: 'iar/XLXI_2:D<6>'
     LD:D                      0.037          Q_6
    ----------------------------------------
    Total                      1.114ns (0.535ns logic, 0.579ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'acc_w_OBUF'
  Clock period: 4.578ns (frequency: 218.436MHz)
  Total number of paths / destination ports: 110 / 8
-------------------------------------------------------------------------
Delay:               4.578ns (Levels of Logic = 7)
  Source:            acc/XLXI_2/Q_3 (LATCH)
  Destination:       acc/XLXI_2/Q_3 (LATCH)
  Source Clock:      acc_w_OBUF falling
  Destination Clock: acc_w_OBUF falling

  Data Path: acc/XLXI_2/Q_3 to acc/XLXI_2/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_3 (Q_3)
     end scope: 'acc/XLXI_2:Q<3>'
     begin scope: 'acc/XLXI_4/XLXI_54:I<3>'
     BUFT:I->O            22   0.000   1.478  O<3>_I<3> (O<3>)
     end scope: 'acc/XLXI_4/XLXI_54:O<3>'
     XNOR2:I1->O           2   0.223   0.616  alu_inst/XLXI_135/XLXI_6/XLXI_1 (alu_inst/XLXI_135/XLXI_6/XLXN_3)
     INV:I->O              1   0.568   0.579  alu_inst/XLXI_135/XLXI_6/XLXI_6 (alu_inst/XLXN_270<3>)
     begin scope: 'alu_inst/XLXI_136:I<3>'
     BUFT:I->O             2   0.000   0.000  O<3>_I<3> (O<3>)
     end scope: 'alu_inst/XLXI_136:O<3>'
     begin scope: 'acc/XLXI_2:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                      4.578ns (1.326ns logic, 3.252ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.469ns (frequency: 680.735MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.469ns (Levels of Logic = 1)
  Source:            clck_gen/XLXI_4/q_tmp (FF)
  Destination:       clck_gen/XLXI_4/q_tmp (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: clck_gen/XLXI_4/q_tmp to clck_gen/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.715  q_tmp (q_tmp)
     LUT3:I2->O            1   0.205   0.000  Mmux_q_tmp_q_tmp_MUX_34_o11 (q_tmp_q_tmp_MUX_34_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.469ns (0.754ns logic, 0.715ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clck_gen/XLXI_4/q_tmp'
  Clock period: 2.705ns (frequency: 369.686MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.705ns (Levels of Logic = 3)
  Source:            cpu_ctl/stp/XLXI_24/COUNT_1 (FF)
  Destination:       cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Source Clock:      clck_gen/XLXI_4/q_tmp falling
  Destination Clock: clck_gen/XLXI_4/q_tmp falling

  Data Path: cpu_ctl/stp/XLXI_24/COUNT_1 to cpu_ctl/stp/XLXI_24/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.973  COUNT_1 (COUNT_1)
     end scope: 'cpu_ctl/stp/XLXI_24:Q1'
     begin scope: 'cpu_ctl/stp/XLXI_25:A1'
     LUT3:I0->O            3   0.205   0.650  Mmux_d_tmp71 (D6)
     end scope: 'cpu_ctl/stp/XLXI_25:D6'
     begin scope: 'cpu_ctl/stp/XLXI_24:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      2.705ns (1.082ns logic, 1.623ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkw_OBUF'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              6.807ns (Levels of Logic = 6)
  Source:            clk (PAD)
  Destination:       XLXI_9/XLXI_19 (RAM)
  Destination Clock: clkw_OBUF rising

  Data Path: clk to XLXI_9/XLXI_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            22   0.000   1.133  O<3>_I<3> (O<3>)
     end scope: 'iar/XLXI_4/XLXI_54:O<3>'
     RAM256X1S:D               0.000          XLXI_9/XLXI_19
    ----------------------------------------
    Total                      6.807ns (2.216ns logic, 4.591ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ram_a_w_OBUF'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 7)
  Source:            clk (PAD)
  Destination:       XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination Clock: ram_a_w_OBUF falling

  Data Path: clk to XLXI_9/XLXI_15/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            14   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'iar/XLXI_4/XLXI_54:O<7>'
     begin scope: 'XLXI_9/XLXI_15:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      5.711ns (2.253ns logic, 3.458ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rinw'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 2)
  Source:            rind<6> (PAD)
  Destination:       rin/XLXI_2/Q_6 (LATCH)
  Destination Clock: rinw falling

  Data Path: rind<6> to rin/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rind_6_IBUF (rind_6_IBUF)
     begin scope: 'rin/XLXI_2:D<6>'
     LD:D                      0.037          Q_6
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r0_w'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 7)
  Source:            clk (PAD)
  Destination:       r0/XLXI_2/Q_6 (LATCH)
  Destination Clock: r0_w falling

  Data Path: clk to r0/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            14   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'iar/XLXI_4/XLXI_54:O<7>'
     begin scope: 'r0/XLXI_2:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      5.711ns (2.253ns logic, 3.458ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r1_w'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 7)
  Source:            clk (PAD)
  Destination:       r1/XLXI_2/Q_6 (LATCH)
  Destination Clock: r1_w falling

  Data Path: clk to r1/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            14   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'iar/XLXI_4/XLXI_54:O<7>'
     begin scope: 'r1/XLXI_2:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      5.711ns (2.253ns logic, 3.458ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r2_w'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 7)
  Source:            clk (PAD)
  Destination:       r2/XLXI_2/Q_6 (LATCH)
  Destination Clock: r2_w falling

  Data Path: clk to r2/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            14   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'iar/XLXI_4/XLXI_54:O<7>'
     begin scope: 'r2/XLXI_2:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      5.711ns (2.253ns logic, 3.458ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r3_w'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 7)
  Source:            clk (PAD)
  Destination:       r3/XLXI_2/Q_6 (LATCH)
  Destination Clock: r3_w falling

  Data Path: clk to r3/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            14   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'iar/XLXI_4/XLXI_54:O<7>'
     begin scope: 'r3/XLXI_2:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      5.711ns (2.253ns logic, 3.458ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'temp_w'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 7)
  Source:            clk (PAD)
  Destination:       temp/XLXI_2/Q_6 (LATCH)
  Destination Clock: temp_w falling

  Data Path: clk to temp/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            14   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'iar/XLXI_4/XLXI_54:O<7>'
     begin scope: 'temp/XLXI_2:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      5.711ns (2.253ns logic, 3.458ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iar_w_OBUF'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 7)
  Source:            clk (PAD)
  Destination:       iar/XLXI_2/Q_6 (LATCH)
  Destination Clock: iar_w_OBUF falling

  Data Path: clk to iar/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            14   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'iar/XLXI_4/XLXI_54:O<7>'
     begin scope: 'iar/XLXI_2:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      5.711ns (2.253ns logic, 3.458ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ir_w_OBUF'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 7)
  Source:            clk (PAD)
  Destination:       ir/XLXI_2/Q_6 (LATCH)
  Destination Clock: ir_w_OBUF falling

  Data Path: clk to ir/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            2   0.203   0.616  cpu_ctl/XLXI_2 (iar_r_OBUF)
     INV:I->O              8   0.568   0.802  iar/XLXI_4/XLXI_55 (iar/XLXI_4/XLXN_2)
     begin scope: 'iar/XLXI_4/XLXI_54:T'
     BUFT:T->O            14   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'iar/XLXI_4/XLXI_54:O<7>'
     begin scope: 'ir/XLXI_2:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      5.711ns (2.253ns logic, 3.458ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'acc_w_OBUF'
  Total number of paths / destination ports: 1008 / 8
-------------------------------------------------------------------------
Offset:              9.937ns (Levels of Logic = 12)
  Source:            clk (PAD)
  Destination:       acc/XLXI_2/Q_6 (LATCH)
  Destination Clock: acc_w_OBUF falling

  Data Path: clk to acc/XLXI_2/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            3   0.203   0.650  cpu_ctl/XLXI_3 (bus1_OBUF)
     INV:I->O              1   0.568   0.579  pass_th/inv_one (pass_th/XLXN_32)
     INV:I->O              8   0.568   0.802  pass_th/buff_origin/XLXI_55 (pass_th/buff_origin/XLXN_2)
     begin scope: 'pass_th/buff_origin/XLXI_54:T'
     BUFT:T->O             5   0.000   1.079  O<7>_I<7> (O<7>)
     end scope: 'pass_th/buff_origin/XLXI_54:O<7>'
     XNOR2:I0->O           2   0.203   0.616  alu_inst/XLXI_135/XLXI_2/XLXI_1 (alu_inst/XLXI_135/XLXI_2/XLXN_3)
     INV:I->O              1   0.568   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_6 (alu_inst/XLXN_270<7>)
     begin scope: 'alu_inst/XLXI_136:I<7>'
     BUFT:I->O             2   0.000   0.000  O<7>_I<7> (O<7>)
     end scope: 'alu_inst/XLXI_136:O<7>'
     begin scope: 'acc/XLXI_2:D<7>'
     LD:D                      0.037          Q_7
    ----------------------------------------
    Total                      9.937ns (3.592ns logic, 6.345ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clck_gen/XLXI_4/q_tmp'
  Total number of paths / destination ports: 2436 / 23
-------------------------------------------------------------------------
Offset:              22.061ns (Levels of Logic = 20)
  Source:            cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Destination:       alu_gt (PAD)
  Source Clock:      clck_gen/XLXI_4/q_tmp falling

  Data Path: cpu_ctl/stp/XLXI_24/COUNT_0 to alu_gt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.002  COUNT_0 (COUNT_0)
     end scope: 'cpu_ctl/stp/XLXI_24:Q0'
     begin scope: 'cpu_ctl/stp/XLXI_25:A0'
     LUT3:I0->O            7   0.205   1.138  Mmux_d_tmp21 (D1)
     end scope: 'cpu_ctl/stp/XLXI_25:D1'
     OR4:I0->O             1   0.203   0.924  cpu_ctl/XLXI_11 (cpu_ctl/XLXN_5)
     AND2:I1->O            3   0.223   0.650  cpu_ctl/XLXI_3 (bus1_OBUF)
     INV:I->O              1   0.568   0.579  pass_th/inv_one (pass_th/XLXN_32)
     INV:I->O              8   0.568   0.802  pass_th/buff_origin/XLXI_55 (pass_th/buff_origin/XLXN_2)
     begin scope: 'pass_th/buff_origin/XLXI_54:T'
     BUFT:T->O             5   0.000   0.714  O<0>_I<0> (O<0>)
     end scope: 'pass_th/buff_origin/XLXI_54:O<0>'
     INV:I->O              1   0.568   0.944  alu_inst/XLXI_135/XLXI_9/XLXI_5 (alu_inst/XLXI_135/XLXI_9/XLXN_9)
     AND2:I0->O            1   0.203   0.944  alu_inst/XLXI_135/XLXI_9/XLXI_4 (alu_inst/XLXI_135/XLXI_9/XLXN_8)
     OR2:I0->O             1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_3 (alu_inst/XLXI_135/XLXN_57)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_3 (alu_inst/XLXI_135/XLXN_55)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_3 (alu_inst/XLXI_135/XLXN_51)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_3 (alu_inst/XLXI_135/XLXN_53)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_3 (alu_inst/XLXI_135/XLXN_47)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_3 (alu_inst/XLXI_135/XLXN_45)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_3 (alu_inst/XLXI_135/XLXN_43)
     OR2:I1->O             1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_3 (alu_gt_OBUF)
     OBUF:I->O                 2.571          alu_gt_OBUF (alu_gt)
    ----------------------------------------
    Total                     22.061ns (7.320ns logic, 14.741ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ir_w_OBUF'
  Total number of paths / destination ports: 188 / 13
-------------------------------------------------------------------------
Offset:              11.025ns (Levels of Logic = 14)
  Source:            ir/XLXI_2/Q_2 (LATCH)
  Destination:       alu_z (PAD)
  Source Clock:      ir_w_OBUF falling

  Data Path: ir/XLXI_2/Q_2 to alu_z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_2 (Q_2)
     end scope: 'ir/XLXI_2:Q<2>'
     begin scope: 'ir/XLXI_4/XLXI_54:I<2>'
     BUFT:I->O             2   0.000   0.961  O<2>_I<2> (O<2>)
     end scope: 'ir/XLXI_4/XLXI_54:O<2>'
     AND2B1:I1->O          1   0.223   0.944  cpu_ctl/XLXI_28 (cpu_ctl/XLXN_31)
     OR2:I0->O             9   0.203   1.058  cpu_ctl/XLXI_22 (alu_op_1_OBUF)
     begin scope: 'alu_inst/XLXI_1:A1'
     LUT3:I0->O            2   0.205   0.616  Mmux_d_tmp31 (D2)
     end scope: 'alu_inst/XLXI_1:D2'
     INV:I->O              8   0.568   0.802  alu_inst/XLXI_100 (alu_inst/XLXN_193)
     begin scope: 'alu_inst/XLXI_97:T'
     BUFT:T->O             2   0.000   0.229  O<5>_I<5> (O<5>)
     end scope: 'alu_inst/XLXI_97:O<5>'
     begin scope: 'alu_inst/XLXI_137/XLXI_1:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'alu_inst/XLXI_137/XLXI_1:O'
     OBUF:I->O                 2.571          alu_z_OBUF (alu_z)
    ----------------------------------------
    Total                     11.025ns (4.678ns logic, 6.347ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rinw'
  Total number of paths / destination ports: 152 / 12
-------------------------------------------------------------------------
Offset:              15.140ns (Levels of Logic = 13)
  Source:            rin/XLXI_2/Q_0 (LATCH)
  Destination:       alu_eq (PAD)
  Source Clock:      rinw falling

  Data Path: rin/XLXI_2/Q_0 to alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_0 (Q_0)
     end scope: 'rin/XLXI_2:Q<0>'
     begin scope: 'rin/XLXI_4/XLXI_54:I<0>'
     BUFT:I->O            22   0.000   1.478  O<0>_I<0> (O<0>)
     end scope: 'rin/XLXI_4/XLXI_54:O<0>'
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq_OBUF)
     OBUF:I->O                 2.571          alu_eq_OBUF (alu_eq)
    ----------------------------------------
    Total                     15.140ns (5.056ns logic, 10.084ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r0_w'
  Total number of paths / destination ports: 152 / 12
-------------------------------------------------------------------------
Offset:              15.140ns (Levels of Logic = 13)
  Source:            r0/XLXI_2/Q_0 (LATCH)
  Destination:       alu_eq (PAD)
  Source Clock:      r0_w falling

  Data Path: r0/XLXI_2/Q_0 to alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_0 (Q_0)
     end scope: 'r0/XLXI_2:Q<0>'
     begin scope: 'r0/XLXI_4/XLXI_54:I<0>'
     BUFT:I->O            22   0.000   1.478  O<0>_I<0> (O<0>)
     end scope: 'r0/XLXI_4/XLXI_54:O<0>'
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq_OBUF)
     OBUF:I->O                 2.571          alu_eq_OBUF (alu_eq)
    ----------------------------------------
    Total                     15.140ns (5.056ns logic, 10.084ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r1_w'
  Total number of paths / destination ports: 152 / 12
-------------------------------------------------------------------------
Offset:              15.140ns (Levels of Logic = 13)
  Source:            r1/XLXI_2/Q_0 (LATCH)
  Destination:       alu_eq (PAD)
  Source Clock:      r1_w falling

  Data Path: r1/XLXI_2/Q_0 to alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_0 (Q_0)
     end scope: 'r1/XLXI_2:Q<0>'
     begin scope: 'r1/XLXI_4/XLXI_54:I<0>'
     BUFT:I->O            22   0.000   1.478  O<0>_I<0> (O<0>)
     end scope: 'r1/XLXI_4/XLXI_54:O<0>'
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq_OBUF)
     OBUF:I->O                 2.571          alu_eq_OBUF (alu_eq)
    ----------------------------------------
    Total                     15.140ns (5.056ns logic, 10.084ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r2_w'
  Total number of paths / destination ports: 152 / 12
-------------------------------------------------------------------------
Offset:              15.140ns (Levels of Logic = 13)
  Source:            r2/XLXI_2/Q_0 (LATCH)
  Destination:       alu_eq (PAD)
  Source Clock:      r2_w falling

  Data Path: r2/XLXI_2/Q_0 to alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_0 (Q_0)
     end scope: 'r2/XLXI_2:Q<0>'
     begin scope: 'r2/XLXI_4/XLXI_54:I<0>'
     BUFT:I->O            22   0.000   1.478  O<0>_I<0> (O<0>)
     end scope: 'r2/XLXI_4/XLXI_54:O<0>'
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq_OBUF)
     OBUF:I->O                 2.571          alu_eq_OBUF (alu_eq)
    ----------------------------------------
    Total                     15.140ns (5.056ns logic, 10.084ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r3_w'
  Total number of paths / destination ports: 152 / 12
-------------------------------------------------------------------------
Offset:              15.140ns (Levels of Logic = 13)
  Source:            r3/XLXI_2/Q_0 (LATCH)
  Destination:       alu_eq (PAD)
  Source Clock:      r3_w falling

  Data Path: r3/XLXI_2/Q_0 to alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_0 (Q_0)
     end scope: 'r3/XLXI_2:Q<0>'
     begin scope: 'r3/XLXI_4/XLXI_54:I<0>'
     BUFT:I->O            22   0.000   1.478  O<0>_I<0> (O<0>)
     end scope: 'r3/XLXI_4/XLXI_54:O<0>'
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq_OBUF)
     OBUF:I->O                 2.571          alu_eq_OBUF (alu_eq)
    ----------------------------------------
    Total                     15.140ns (5.056ns logic, 10.084ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iar_w_OBUF'
  Total number of paths / destination ports: 152 / 12
-------------------------------------------------------------------------
Offset:              15.140ns (Levels of Logic = 13)
  Source:            iar/XLXI_2/Q_0 (LATCH)
  Destination:       alu_eq (PAD)
  Source Clock:      iar_w_OBUF falling

  Data Path: iar/XLXI_2/Q_0 to alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_0 (Q_0)
     end scope: 'iar/XLXI_2:Q<0>'
     begin scope: 'iar/XLXI_4/XLXI_54:I<0>'
     BUFT:I->O            22   0.000   1.478  O<0>_I<0> (O<0>)
     end scope: 'iar/XLXI_4/XLXI_54:O<0>'
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq_OBUF)
     OBUF:I->O                 2.571          alu_eq_OBUF (alu_eq)
    ----------------------------------------
    Total                     15.140ns (5.056ns logic, 10.084ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'acc_w_OBUF'
  Total number of paths / destination ports: 152 / 12
-------------------------------------------------------------------------
Offset:              15.140ns (Levels of Logic = 13)
  Source:            acc/XLXI_2/Q_0 (LATCH)
  Destination:       alu_eq (PAD)
  Source Clock:      acc_w_OBUF falling

  Data Path: acc/XLXI_2/Q_0 to alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_0 (Q_0)
     end scope: 'acc/XLXI_2:Q<0>'
     begin scope: 'acc/XLXI_4/XLXI_54:I<0>'
     BUFT:I->O            22   0.000   1.478  O<0>_I<0> (O<0>)
     end scope: 'acc/XLXI_4/XLXI_54:O<0>'
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq_OBUF)
     OBUF:I->O                 2.571          alu_eq_OBUF (alu_eq)
    ----------------------------------------
    Total                     15.140ns (5.056ns logic, 10.084ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 635 / 23
-------------------------------------------------------------------------
Offset:              20.931ns (Levels of Logic = 18)
  Source:            clck_gen/XLXI_4/q_tmp (FF)
  Destination:       alu_gt (PAD)
  Source Clock:      clk falling

  Data Path: clck_gen/XLXI_4/q_tmp to alu_gt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.079  q_tmp (q_tmp)
     end scope: 'clck_gen/XLXI_4:Q'
     OR2:I0->O             5   0.203   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            3   0.203   0.650  cpu_ctl/XLXI_3 (bus1_OBUF)
     INV:I->O              1   0.568   0.579  pass_th/inv_one (pass_th/XLXN_32)
     INV:I->O              8   0.568   0.802  pass_th/buff_origin/XLXI_55 (pass_th/buff_origin/XLXN_2)
     begin scope: 'pass_th/buff_origin/XLXI_54:T'
     BUFT:T->O             5   0.000   0.714  O<0>_I<0> (O<0>)
     end scope: 'pass_th/buff_origin/XLXI_54:O<0>'
     INV:I->O              1   0.568   0.944  alu_inst/XLXI_135/XLXI_9/XLXI_5 (alu_inst/XLXI_135/XLXI_9/XLXN_9)
     AND2:I0->O            1   0.203   0.944  alu_inst/XLXI_135/XLXI_9/XLXI_4 (alu_inst/XLXI_135/XLXI_9/XLXN_8)
     OR2:I0->O             1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_3 (alu_inst/XLXI_135/XLXN_57)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_3 (alu_inst/XLXI_135/XLXN_55)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_3 (alu_inst/XLXI_135/XLXN_51)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_3 (alu_inst/XLXI_135/XLXN_53)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_3 (alu_inst/XLXI_135/XLXN_47)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_3 (alu_inst/XLXI_135/XLXN_45)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_3 (alu_inst/XLXI_135/XLXN_43)
     OR2:I1->O             1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_3 (alu_gt_OBUF)
     OBUF:I->O                 2.571          alu_gt_OBUF (alu_gt)
    ----------------------------------------
    Total                     20.931ns (7.095ns logic, 13.836ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_w'
  Total number of paths / destination ports: 84 / 4
-------------------------------------------------------------------------
Offset:              16.409ns (Levels of Logic = 16)
  Source:            temp/XLXI_2/Q_0 (LATCH)
  Destination:       alu_gt (PAD)
  Source Clock:      temp_w falling

  Data Path: temp/XLXI_2/Q_0 to alu_gt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_0 (Q_0)
     end scope: 'temp/XLXI_2:Q<0>'
     begin scope: 'temp/XLXI_4/XLXI_54:I<0>'
     BUFT:I->O             1   0.000   0.579  O<0>_I<0> (O<0>)
     end scope: 'temp/XLXI_4/XLXI_54:O<0>'
     begin scope: 'pass_th/buff_origin/XLXI_54:I<0>'
     BUFT:I->O             5   0.000   0.714  O<0>_I<0> (O<0>)
     end scope: 'pass_th/buff_origin/XLXI_54:O<0>'
     INV:I->O              1   0.568   0.944  alu_inst/XLXI_135/XLXI_9/XLXI_5 (alu_inst/XLXI_135/XLXI_9/XLXN_9)
     AND2:I0->O            1   0.203   0.944  alu_inst/XLXI_135/XLXI_9/XLXI_4 (alu_inst/XLXI_135/XLXI_9/XLXN_8)
     OR2:I0->O             1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_3 (alu_inst/XLXI_135/XLXN_57)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_3 (alu_inst/XLXI_135/XLXN_55)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_3 (alu_inst/XLXI_135/XLXN_51)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_3 (alu_inst/XLXI_135/XLXN_53)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_3 (alu_inst/XLXI_135/XLXN_47)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_3 (alu_inst/XLXI_135/XLXN_45)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_3 (alu_inst/XLXI_135/XLXN_43)
     OR2:I1->O             1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_3 (alu_gt_OBUF)
     OBUF:I->O                 2.571          alu_gt_OBUF (alu_gt)
    ----------------------------------------
    Total                     16.409ns (5.604ns logic, 10.805ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1403 / 22
-------------------------------------------------------------------------
Delay:               21.608ns (Levels of Logic = 18)
  Source:            clk (PAD)
  Destination:       alu_gt (PAD)

  Data Path: clk to alu_gt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  clk_IBUF (clk_IBUF)
     OR2:I1->O             5   0.223   1.079  clck_gen/XLXI_9 (clkr_OBUF)
     AND2:I0->O            3   0.203   0.650  cpu_ctl/XLXI_3 (bus1_OBUF)
     INV:I->O              1   0.568   0.579  pass_th/inv_one (pass_th/XLXN_32)
     INV:I->O              8   0.568   0.802  pass_th/buff_origin/XLXI_55 (pass_th/buff_origin/XLXN_2)
     begin scope: 'pass_th/buff_origin/XLXI_54:T'
     BUFT:T->O             5   0.000   0.714  O<0>_I<0> (O<0>)
     end scope: 'pass_th/buff_origin/XLXI_54:O<0>'
     INV:I->O              1   0.568   0.944  alu_inst/XLXI_135/XLXI_9/XLXI_5 (alu_inst/XLXI_135/XLXI_9/XLXN_9)
     AND2:I0->O            1   0.203   0.944  alu_inst/XLXI_135/XLXI_9/XLXI_4 (alu_inst/XLXI_135/XLXI_9/XLXN_8)
     OR2:I0->O             1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_3 (alu_inst/XLXI_135/XLXN_57)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_3 (alu_inst/XLXI_135/XLXN_55)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_3 (alu_inst/XLXI_135/XLXN_51)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_3 (alu_inst/XLXI_135/XLXN_53)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_3 (alu_inst/XLXI_135/XLXN_47)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_3 (alu_inst/XLXI_135/XLXN_45)
     OR2:I1->O             1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_3 (alu_inst/XLXI_135/XLXN_43)
     OR2:I1->O             1   0.223   0.579  alu_inst/XLXI_135/XLXI_2/XLXI_3 (alu_gt_OBUF)
     OBUF:I->O                 2.571          alu_gt_OBUF (alu_gt)
    ----------------------------------------
    Total                     21.608ns (7.890ns logic, 13.718ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock acc_w_OBUF
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    4.578|         |
clck_gen/XLXI_4/q_tmp|         |         |   10.390|         |
clk                  |         |         |    9.260|         |
iar_w_OBUF           |         |         |    4.578|         |
ir_w_OBUF            |         |         |    6.694|         |
r0_w                 |         |         |    4.578|         |
r1_w                 |         |         |    4.578|         |
r2_w                 |         |         |    4.578|         |
r3_w                 |         |         |    4.578|         |
rinw                 |         |         |    4.578|         |
temp_w               |         |         |    4.738|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clck_gen/XLXI_4/q_tmp
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clck_gen/XLXI_4/q_tmp|         |         |    2.705|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.469|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkw_OBUF
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |    2.210|         |         |
clck_gen/XLXI_4/q_tmp|         |    7.260|         |         |
clk                  |         |    6.130|         |         |
iar_w_OBUF           |         |    2.210|         |         |
r0_w                 |         |    2.210|         |         |
r1_w                 |         |    2.210|         |         |
r2_w                 |         |    2.210|         |         |
r3_w                 |         |    2.210|         |         |
ram_a_w_OBUF         |         |    1.300|         |         |
rinw                 |         |    2.210|         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock iar_w_OBUF
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    1.114|         |
clck_gen/XLXI_4/q_tmp|         |         |    6.164|         |
clk                  |         |         |    5.034|         |
iar_w_OBUF           |         |         |    1.114|         |
r0_w                 |         |         |    1.114|         |
r1_w                 |         |         |    1.114|         |
r2_w                 |         |         |    1.114|         |
r3_w                 |         |         |    1.114|         |
rinw                 |         |         |    1.114|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ir_w_OBUF
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    1.114|         |
clck_gen/XLXI_4/q_tmp|         |         |    6.164|         |
clk                  |         |         |    5.034|         |
iar_w_OBUF           |         |         |    1.114|         |
r0_w                 |         |         |    1.114|         |
r1_w                 |         |         |    1.114|         |
r2_w                 |         |         |    1.114|         |
r3_w                 |         |         |    1.114|         |
rinw                 |         |         |    1.114|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r0_w
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    1.114|         |
clck_gen/XLXI_4/q_tmp|         |         |    6.164|         |
clk                  |         |         |    5.034|         |
iar_w_OBUF           |         |         |    1.114|         |
r0_w                 |         |         |    1.114|         |
r1_w                 |         |         |    1.114|         |
r2_w                 |         |         |    1.114|         |
r3_w                 |         |         |    1.114|         |
rinw                 |         |         |    1.114|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r1_w
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    1.114|         |
clck_gen/XLXI_4/q_tmp|         |         |    6.164|         |
clk                  |         |         |    5.034|         |
iar_w_OBUF           |         |         |    1.114|         |
r0_w                 |         |         |    1.114|         |
r1_w                 |         |         |    1.114|         |
r2_w                 |         |         |    1.114|         |
r3_w                 |         |         |    1.114|         |
rinw                 |         |         |    1.114|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r2_w
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    1.114|         |
clck_gen/XLXI_4/q_tmp|         |         |    6.164|         |
clk                  |         |         |    5.034|         |
iar_w_OBUF           |         |         |    1.114|         |
r0_w                 |         |         |    1.114|         |
r1_w                 |         |         |    1.114|         |
r2_w                 |         |         |    1.114|         |
r3_w                 |         |         |    1.114|         |
rinw                 |         |         |    1.114|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r3_w
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    1.114|         |
clck_gen/XLXI_4/q_tmp|         |         |    6.164|         |
clk                  |         |         |    5.034|         |
iar_w_OBUF           |         |         |    1.114|         |
r0_w                 |         |         |    1.114|         |
r1_w                 |         |         |    1.114|         |
r2_w                 |         |         |    1.114|         |
r3_w                 |         |         |    1.114|         |
rinw                 |         |         |    1.114|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ram_a_w_OBUF
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    1.114|         |
clck_gen/XLXI_4/q_tmp|         |         |    6.164|         |
clk                  |         |         |    5.034|         |
iar_w_OBUF           |         |         |    1.114|         |
r0_w                 |         |         |    1.114|         |
r1_w                 |         |         |    1.114|         |
r2_w                 |         |         |    1.114|         |
r3_w                 |         |         |    1.114|         |
rinw                 |         |         |    1.114|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock temp_w
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
acc_w_OBUF           |         |         |    1.114|         |
clck_gen/XLXI_4/q_tmp|         |         |    6.164|         |
clk                  |         |         |    5.034|         |
iar_w_OBUF           |         |         |    1.114|         |
r0_w                 |         |         |    1.114|         |
r1_w                 |         |         |    1.114|         |
r2_w                 |         |         |    1.114|         |
r3_w                 |         |         |    1.114|         |
rinw                 |         |         |    1.114|         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.18 secs
 
--> 


Total memory usage is 607252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :   10 (   0 filtered)

