<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - rtl/riscv.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">rtl</a> - riscv.v<span style="font-size: 80%;"> (source / <a href="riscv.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">576</td>
            <td class="headerCovTableEntry">617</td>
            <td class="headerCovTableEntryHi">93.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-05-30 23:41:37</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // Copyright © 2020 Kuoping Hsu</a>
<a name="2"><span class="lineNum">       2 </span>            : // Three pipeline stage RV32IM RISCV processor</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Permission is hereby granted, free of charge, to any person obtaining a copy</a>
<a name="5"><span class="lineNum">       5 </span>            : // of this software and associated documentation files (the “Software”), to deal</a>
<a name="6"><span class="lineNum">       6 </span>            : // in the Software without restriction, including without limitation the rights </a>
<a name="7"><span class="lineNum">       7 </span>            : // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</a>
<a name="8"><span class="lineNum">       8 </span>            : // copies of the Software, and to permit persons to whom the Software is</a>
<a name="9"><span class="lineNum">       9 </span>            : // furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            : //</a>
<a name="11"><span class="lineNum">      11 </span>            : // The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            : // all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            : //</a>
<a name="14"><span class="lineNum">      14 </span>            : // THE SOFTWARE IS PROVIDED “AS IS”, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            : // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            : // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE</a>
<a name="17"><span class="lineNum">      17 </span>            : // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</a>
<a name="18"><span class="lineNum">      18 </span>            : // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</a>
<a name="19"><span class="lineNum">      19 </span>            : // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</a>
<a name="20"><span class="lineNum">      20 </span>            : // SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : // Define it to enable RV32M multiply extension</a>
<a name="23"><span class="lineNum">      23 </span>            : `define RV32M_ENABLED       1</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : // ============================================================</a>
<a name="26"><span class="lineNum">      26 </span>            : // RISCV for imem and dmem separate port</a>
<a name="27"><span class="lineNum">      27 </span>            : // ============================================================</a>
<a name="28"><span class="lineNum">      28 </span>            : module riscv (</a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">   29487139 :     input                   clk,</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">         55 :     input                   resetb,</span></a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">        110 :     input                   stall,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">          1 :     output reg              exception,</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">         55 :     output                  timer_en,</span></a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            :     // interrupt</a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">       1650 :     input                   timer_irq,</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">          2 :     input                   sw_irq,</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">          2 :     input                   interrupt,</span></a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            :     // interface of instruction RAM</a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">        165 :     output                  imem_ready,</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">         55 :     input                   imem_valid,</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">   32464084 :     output          [31: 0] imem_addr,</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">         55 :     input                   imem_rresp,</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">  164047716 :     input           [31: 0] imem_rdata,</span></a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            :     // interface of data RAM</a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">    1676684 :     output                  dmem_wready,</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">         55 :     input                   dmem_wvalid,</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">    2173696 :     output          [31: 0] dmem_waddr,</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">    6066370 :     output          [31: 0] dmem_wdata,</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">     435226 :     output          [ 3: 0] dmem_wstrb,</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">    3633092 :     output                  dmem_rready,</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">         55 :     input                   dmem_rvalid,</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">  147217606 :     output          [31: 0] dmem_raddr,</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">         55 :     input                   dmem_rresp,</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">   11400130 :     input           [31: 0] dmem_rdata</span></a>
<a name="60"><span class="lineNum">      60 </span>            : );</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : `include &quot;opcode.vh&quot;</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : `define IF_NEXT_PC (4)</a>
<a name="65"><span class="lineNum">      65 </span>            : `define EX_NEXT_PC (4)</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">        110 :     reg                     stall_r;</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">  164047716 :     wire            [31: 0] inst;</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">        110 :     reg                     flush;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">        165 :     reg             [ 1: 0] pipefill;</span></a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">        110 :     wire                    if_stall;</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">        110 :     wire                    ex_stall;</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">        110 :     wire                    wb_stall;</span></a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">   32464084 :     reg             [31: 0] fetch_pc;</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">   32464016 :     reg             [31: 0] if_pc;</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">   32463655 :     reg             [31: 0] ex_pc;</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">   32463598 :     reg             [31: 0] wb_pc;</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">  164047716 :     reg             [31: 0] if_insn;</span></a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            :     // register files</a>
<a name="83"><span class="lineNum">      83 </span>            :     reg             [31: 0] regs [31: 1];</a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">  107922908 :     wire            [31: 0] reg_rdata1, reg_rdata2;</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">  110388364 :     wire            [31: 0] alu_op1;</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">  122231776 :     wire            [31: 0] alu_op2;</span></a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">  164046955 :     reg             [31: 0] ex_insn;</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineCov">  142667858 :     reg             [31: 0] ex_imm;</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">    8119975 :     reg                     ex_imm_sel;</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">   29947144 :     reg             [ 4: 0] ex_src1_sel;</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">   27733372 :     reg             [ 4: 0] ex_src2_sel;</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">   30249778 :     reg             [ 4: 0] ex_dst_sel;</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">   15300544 :     reg             [ 2: 0] ex_alu_op;</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">    4931894 :     reg                     ex_subtype;</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">    1825522 :     reg                     ex_memwr;</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">    3633092 :     reg                     ex_mem2reg;</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">  147217606 :     wire            [31: 0] ex_memaddr;</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">   39999630 :     wire            [31: 1] ex_ret_pc;</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">    5415889 :     reg                     ex_alu;</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">    1212070 :     reg                     ex_csr;</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">     351158 :     reg                     ex_csr_wr;</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">     286390 :     reg                     ex_lui;</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">     142188 :     reg                     ex_auipc;</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">    1960778 :     reg                     ex_jal;</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">     855230 :     reg                     ex_jalr;</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">    3580506 :     reg                     ex_branch;</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">     461726 :     reg                     ex_system;</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">    1673704 :     reg                     ex_system_op;</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">       5338 :     wire                    ex_systemcall;</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">    4031171 :     wire                    ex_flush;</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">    5449480 :     reg             [31: 0] ex_csr_read;</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">       6948 :     wire                    ex_trap;</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">      23911 :     wire            [31: 0] ex_trap_pc;</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">   93822510 :     wire            [31: 0] ex_csr_data;</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">      23968 :     reg             [31: 0] ex_mcause;</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">        388 :     reg                     ex_illegal;</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">          6 :     reg                     ex_ill_branch;</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :     wire                    ex_ld_align_excp;</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :     wire                    ex_st_align_excp;</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">         14 :     wire                    ex_inst_ill_excp;</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :     wire                    ex_inst_align_excp;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">       1592 :     wire                    ex_timer_irq;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">          2 :     wire                    ex_sw_irq;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">          2 :     wire                    ex_interrupt;</span></a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span>            : `ifdef RV32M_ENABLED</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">    2414476 :     reg                     ex_mul;</span></a>
<a name="129"><span class="lineNum">     129 </span>            : `endif // RV32M_ENABLED</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">    5142751 :     reg                     wb_alu2reg;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">   98291427 :     reg             [31: 0] wb_result;</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">   15300526 :     reg             [ 2: 0] wb_alu_op;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">    1676684 :     reg                     wb_memwr;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">    3633092 :     reg                     wb_mem2reg;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">   30249760 :     reg             [ 4: 0] wb_dst_sel;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">    4031217 :     reg                     wb_branch;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">    4031162 :     reg                     wb_branch_nxt;</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">    4031162 :     reg                     wb_nop;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">    4031116 :     reg                     wb_nop_more;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">    2173696 :     reg             [31: 0] wb_waddr;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">    8356318 :     reg             [ 1: 0] wb_raddr;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">     435226 :     reg             [ 3: 0] wb_wstrb;</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">    6066370 :     reg             [31: 0] wb_wdata;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">   68954351 :     reg             [31: 0] wb_rdata;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">    4031162 :     wire                    wb_flush;</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">          4 :     reg                     ex_ill_csr;</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">   29485618 :     reg             [63: 0] csr_cycle;</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">   21423306 :     reg             [63: 0] csr_instret;</span></a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :     reg             [31: 0] csr_mscratch;</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">      11094 :     reg             [31: 0] csr_mstatus;</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">          1 :     reg             [31: 0] csr_misa;</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">         12 :     reg             [31: 0] csr_mie;</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">          7 :     reg             [31: 0] csr_mip;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">        113 :     reg             [31: 0] csr_mtvec;</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">      33711 :     reg             [31: 0] csr_mepc;</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">       1278 :     reg             [31: 0] csr_mcause;</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">        192 :     reg             [31: 0] csr_mtval;</span></a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            :     integer                 i;</a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            : assign if_insn              = imem_rdata;</a>
<a name="166"><span class="lineNum">     166 </span>            : assign inst                 = flush ? NOP : if_insn;</a>
<a name="167"><span class="lineNum">     167 </span>            : assign if_stall             = stall_r || !imem_valid;</a>
<a name="168"><span class="lineNum">     168 </span>            : assign dmem_waddr           = wb_waddr;</a>
<a name="169"><span class="lineNum">     169 </span>            : assign dmem_raddr           = ex_memaddr;</a>
<a name="170"><span class="lineNum">     170 </span>            : assign dmem_rready          = ex_mem2reg;</a>
<a name="171"><span class="lineNum">     171 </span>            : assign dmem_wready          = wb_memwr;</a>
<a name="172"><span class="lineNum">     172 </span>            : assign dmem_wdata           = wb_wdata;</a>
<a name="173"><span class="lineNum">     173 </span>            : assign dmem_wstrb           = wb_wstrb;</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">        110 :     if (!resetb)</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">         55 :         exception           &lt;= 1'b0;</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">         14 :     else if (ex_inst_ill_excp || ex_inst_align_excp ||</span></a>
<a name="179"><span class="lineNum">     179 </span>            :              ex_ld_align_excp || ex_st_align_excp)</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">          7 :         exception           &lt;= 1'b1;</span></a>
<a name="181"><span class="lineNum">     181 </span>            : end</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">         55 :         stall_r             &lt;= 1'b1;</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">         55 :         flush               &lt;= 1'b1;</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">   14743542 :     end else begin</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">   14743542 :         stall_r             &lt;= stall;</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">   14743542 :         flush               &lt;= stall_r;</span></a>
<a name="190"><span class="lineNum">     190 </span>            :     end</a>
<a name="191"><span class="lineNum">     191 </span>            : end</a>
<a name="192"><span class="lineNum">     192 </span>            : /////////////////To Do/////////////////////////</a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">         55 :         if_pc               &lt;= RESETVEC;</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">        440 :     end else if (!wb_stall) begin</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">   14743102 :         if_pc               &lt;= fetch_pc;</span></a>
<a name="198"><span class="lineNum">     198 </span>            :     end</a>
<a name="199"><span class="lineNum">     199 </span>            : end</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="202"><span class="lineNum">     202 </span>            : //      F/D  E   W</a>
<a name="203"><span class="lineNum">     203 </span>            : //          F/D  E   W</a>
<a name="204"><span class="lineNum">     204 </span>            : //              F/D  E  W</a>
<a name="205"><span class="lineNum">     205 </span>            : //                  F/D E  w</a>
<a name="206"><span class="lineNum">     206 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="207"><span class="lineNum">     207 </span>            : // stage 1: fetch/decode</a>
<a name="208"><span class="lineNum">     208 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">  142668060 :     reg             [31: 0] imm;</span></a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">        110 : always @* begin</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">         55 :     case(inst[`OPCODE])</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">     143410 :         OP_AUIPC : imm      = {inst[31:12], 12'd0}; // U-type</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">     296800 :         OP_LUI   : imm      = {inst[31:12], 12'd0}; // U-type</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">    2660910 :         OP_JAL   : imm      = {{12{inst[31]}}, inst[19:12], inst[20], inst[30:21], 1'b0}; // J-type</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">     857402 :         OP_JALR  : imm      = {{20{inst[31]}}, inst[31:20]}; // I-Type</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">    3849026 :         OP_BRANCH: imm      = {{20{inst[31]}}, inst[7], inst[30:25], inst[11:8], 1'b0}; // B-type</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">    4564452 :         OP_LOAD  : imm      = {{20{inst[31]}}, inst[31:20]}; // I-type</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">    2215874 :         OP_STORE : imm      = {{20{inst[31]}}, inst[31:25], inst[11:7]}; // S-type</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">    7737316 :         OP_ARITHI: imm      = (inst[`FUNC3] == OP_SLL || inst[`FUNC3] == OP_SR) ?</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">    3868658 :                               {27'h0, inst[24:20]} : {{20{inst[31]}}, inst[31:20]}; // I-type</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">    5482444 :         OP_ARITHR: imm      = 'd0; // R-type</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">          8 :         OP_FENCE : imm      = 'd0;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">    1679020 :         OP_SYSTEM: imm      = {20'h0, inst[31:20]};</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">        642 :         default  : imm      = 'd0;</span></a>
<a name="226"><span class="lineNum">     226 </span>            :     endcase</a>
<a name="227"><span class="lineNum">     227 </span>            : end</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">         55 :         ex_imm              &lt;= 32'h0;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">         55 :         ex_imm_sel          &lt;= 1'b0;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">         55 :         ex_src1_sel         &lt;= 5'h0;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">         55 :         ex_src2_sel         &lt;= 5'h0;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">         55 :         ex_dst_sel          &lt;= 5'h0;</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">         55 :         ex_alu_op           &lt;= 3'h0;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">         55 :         ex_subtype          &lt;= 1'b0;</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">         55 :         ex_memwr            &lt;= 1'b0;</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">         55 :         ex_alu              &lt;= 1'b0;</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">         55 :         ex_csr              &lt;= 1'b0;</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineCov">         55 :         ex_csr_wr           &lt;= 1'b0;</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">         55 :         ex_lui              &lt;= 1'b0;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">         55 :         ex_auipc            &lt;= 1'b0;</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">         55 :         ex_jal              &lt;= 1'b0;</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">         55 :         ex_jalr             &lt;= 1'b0;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">         55 :         ex_branch           &lt;= 1'b0;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">         55 :         ex_system           &lt;= 1'b0;</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">         55 :         ex_system_op        &lt;= 1'b0;</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineCov">         55 :         ex_pc               &lt;= RESETVEC;</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineCov">         55 :         ex_illegal          &lt;= 1'b0;</span></a>
<a name="251"><span class="lineNum">     251 </span>            :         `ifdef RV32M_ENABLED</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">         55 :         ex_mul              &lt;= 1'b0;</span></a>
<a name="253"><span class="lineNum">     253 </span>            :         `endif // RV32M_ENABLED</a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">        440 :     end else if (!if_stall) begin</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">   14743102 :         ex_imm              &lt;= imm;</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">   14743102 :         ex_imm_sel          &lt;= (inst[`OPCODE] == OP_JALR  ) ||</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">   14743102 :                                (inst[`OPCODE] == OP_LOAD  ) ||</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">   14743102 :                                (inst[`OPCODE] == OP_ARITHI);</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">   14743102 :         ex_src1_sel         &lt;= inst[`RS1];</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">   14743102 :         ex_src2_sel         &lt;= inst[`RS2];</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">   14743102 :         ex_dst_sel          &lt;= inst[`RD];</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">   14743102 :         ex_alu_op           &lt;= inst[`FUNC3];</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">   14743102 :         ex_subtype          &lt;= inst[`SUBTYPE] &amp;&amp;</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">   14743102 :                                !(inst[`OPCODE] == OP_ARITHI &amp;&amp; inst[`FUNC3] == OP_ADD);</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">   14743102 :         ex_memwr            &lt;= inst[`OPCODE] == OP_STORE;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">   14743102 :         ex_alu              &lt;= (inst[`OPCODE] == OP_ARITHI) ||</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">   14743102 :                                ((inst[`OPCODE] == OP_ARITHR) &amp;&amp;</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">   14743102 :                                 (inst[`FUNC7] == 'h00 || inst[`FUNC7] == 'h20));</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">   14743102 :         ex_csr              &lt;= (inst[`OPCODE] == OP_SYSTEM) &amp;&amp;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">   14743102 :                                (inst[`FUNC3] != OP_ECALL);</span></a>
<a name="271"><span class="lineNum">     271 </span>            :                                // CSRRS and CSRRC, if rs1==0, then the instruction</a>
<a name="272"><span class="lineNum">     272 </span>            :                                // will not write to the CSR at all</a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">   14743102 :         ex_csr_wr           &lt;= (inst[`OPCODE] == OP_SYSTEM) &amp;&amp;</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">   14743102 :                                (inst[`FUNC3] != OP_ECALL) &amp;&amp;</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">   14743102 :                                !(inst[`FUNC3] != OP_CSRRW &amp;&amp; inst[`FUNC3] != OP_CSRRWI &amp;&amp;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">   14743102 :                                  inst[`RS1] == 5'h0);</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">   14743102 :         ex_lui              &lt;= inst[`OPCODE] == OP_LUI;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">   14743102 :         ex_auipc            &lt;= inst[`OPCODE] == OP_AUIPC;</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">   14743102 :         ex_jal              &lt;= inst[`OPCODE] == OP_JAL;</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">   14743102 :         ex_jalr             &lt;= inst[`OPCODE] == OP_JALR;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">   14743102 :         ex_branch           &lt;= inst[`OPCODE] == OP_BRANCH;</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineCov">   14743102 :         ex_system           &lt;= (inst[`OPCODE] == OP_SYSTEM) &amp;&amp;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">   14743102 :                                (inst[`FUNC3] == 3'b000);</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">   14743102 :         ex_system_op        &lt;= inst[`OPCODE] == OP_SYSTEM;</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineCov">   14743102 :         ex_pc               &lt;= if_pc;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">   14743102 :         ex_illegal          &lt;= !((inst[`OPCODE] == OP_AUIPC )||</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">   14743102 :                                  (inst[`OPCODE] == OP_LUI   )||</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">   14743102 :                                  (inst[`OPCODE] == OP_JAL   )||</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">   14743102 :                                  (inst[`OPCODE] == OP_JALR  )||</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">   14743102 :                                  (inst[`OPCODE] == OP_BRANCH)||</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineCov">   14743102 :                                  ((inst[`OPCODE] == OP_LOAD ) &amp;&amp;</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineCov">   14743102 :                                   ((inst[`FUNC3] == OP_LB) ||</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineCov">   14743102 :                                    (inst[`FUNC3] == OP_LH) ||</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineCov">   14743102 :                                    (inst[`FUNC3] == OP_LW) ||</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">   14743102 :                                    (inst[`FUNC3] == OP_LBU) ||</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">   14743102 :                                    (inst[`FUNC3] == OP_LHU))) ||</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineCov">   14743102 :                                  ((inst[`OPCODE] == OP_STORE) &amp;&amp;</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">   14743102 :                                   ((inst[`FUNC3] == OP_SB) ||</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">   14743102 :                                    (inst[`FUNC3] == OP_SH) ||</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineCov">   14743102 :                                    (inst[`FUNC3] == OP_SW))) ||</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">   14743102 :                                  (inst[`OPCODE] == OP_ARITHI)||</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineCov">   14743102 :                                  ((inst[`OPCODE] == OP_ARITHR) &amp;&amp;</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineCov">   14743102 :                                   (inst[`FUNC7] == 'h00 || inst[`FUNC7] == 'h20)) ||</span></a>
<a name="304"><span class="lineNum">     304 </span>            :                                  `ifdef RV32M_ENABLED</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">   14743102 :                                  ((inst[`OPCODE] == OP_ARITHR) &amp;&amp; (inst[`FUNC7] == 'h01)) ||</span></a>
<a name="306"><span class="lineNum">     306 </span>            :                                  `endif // RV32M_ENABLED</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineCov">   14743102 :                                  (inst[`OPCODE] == OP_FENCE )||</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineCov">   14743102 :                                  (inst[`OPCODE] == OP_SYSTEM));</span></a>
<a name="309"><span class="lineNum">     309 </span>            :         `ifdef RV32M_ENABLED</a>
<a name="310"><span class="lineNum">     310 </span><span class="lineCov">   14743102 :         ex_mul              &lt;= (inst[`OPCODE] == OP_ARITHR) &amp;&amp; (inst[`FUNC7] == 'h1);</span></a>
<a name="311"><span class="lineNum">     311 </span>            :         `endif // RV32M_ENABLED</a>
<a name="312"><span class="lineNum">     312 </span>            :     end</a>
<a name="313"><span class="lineNum">     313 </span>            : end</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            : `ifndef SYNTHESIS</a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">        110 : always @* begin</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineCov">          8 :     if (ex_illegal &amp;&amp; !ex_flush)</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">          4 :         $display(&quot;Illegal instruction at PC 0x%08x&quot;, ex_pc[31: 0]);</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineCov">          2 :     if (ex_ill_branch &amp;&amp; !ex_flush)</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineCov">          1 :         $display(&quot;Illegal branch instruction at PC 0x%08x&quot;, ex_pc[31: 0]);</span></a>
<a name="321"><span class="lineNum">     321 </span>            : end</a>
<a name="322"><span class="lineNum">     322 </span>            : `endif</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">        110 :     if (!resetb)</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">         55 :         ex_mem2reg          &lt;= 1'b0;</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">    4564452 :     else if (inst[`OPCODE] == OP_LOAD)</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">    2282226 :         ex_mem2reg          &lt;= 1'b1;</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">    3633092 :     else if (ex_mem2reg &amp;&amp; dmem_rvalid)</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineCov">    1816546 :         ex_mem2reg          &lt;= 1'b0;</span></a>
<a name="331"><span class="lineNum">     331 </span>            : end</a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineCov">         55 :         ex_insn             &lt;= NOP;</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">        440 :     end else if (!if_stall) begin</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineCov">   14743102 :         ex_insn             &lt;= inst;</span></a>
<a name="338"><span class="lineNum">     338 </span>            :     end</a>
<a name="339"><span class="lineNum">     339 </span>            : end</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="342"><span class="lineNum">     342 </span>            : // stage 2: execute</a>
<a name="343"><span class="lineNum">     343 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">  179338310 :     wire            [32: 0] result_subs;</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineCov">  180735224 :     wire            [32: 0] result_subu;</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineCov">   98291823 :     reg             [31: 0] ex_result;</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">   36572285 :     reg             [31: 0] next_pc;</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineCov">    4024774 :     reg                     branch_taken;</span></a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            : // Trap Exception</a>
<a name="351"><span class="lineNum">     351 </span>            : assign ex_ld_align_excp     = ex_mem2reg &amp;&amp; !ex_flush &amp;&amp; (</a>
<a name="352"><span class="lineNum">     352 </span>            :                                 (ex_alu_op == OP_LH &amp;&amp; ex_memaddr[0]) ||</a>
<a name="353"><span class="lineNum">     353 </span>            :                                 (ex_alu_op == OP_LW &amp;&amp; |ex_memaddr[1:0]) ||</a>
<a name="354"><span class="lineNum">     354 </span>            :                                 (ex_alu_op == OP_LHU &amp;&amp; ex_memaddr[0])</a>
<a name="355"><span class="lineNum">     355 </span>            :                               );</a>
<a name="356"><span class="lineNum">     356 </span>            : assign ex_st_align_excp     = ex_memwr &amp;&amp; !ex_flush &amp;&amp; (</a>
<a name="357"><span class="lineNum">     357 </span>            :                                 (ex_alu_op == OP_SH &amp;&amp; ex_memaddr[0]) ||</a>
<a name="358"><span class="lineNum">     358 </span>            :                                 (ex_alu_op == OP_SW &amp;&amp; |ex_memaddr[1:0])</a>
<a name="359"><span class="lineNum">     359 </span>            :                               );</a>
<a name="360"><span class="lineNum">     360 </span>            : assign ex_inst_ill_excp     = !ex_flush &amp;&amp; (ex_ill_branch || ex_ill_csr || ex_illegal);</a>
<a name="361"><span class="lineNum">     361 </span>            : assign ex_inst_align_excp   = !ex_flush &amp;&amp; next_pc[1];</a>
<a name="362"><span class="lineNum">     362 </span>            : assign ex_timer_irq         = timer_irq &amp;&amp; csr_mstatus[MIE] &amp;&amp; csr_mie[MTIE] &amp;&amp; !ex_system_op &amp;&amp; !ex_flush;</a>
<a name="363"><span class="lineNum">     363 </span>            : assign ex_sw_irq            = sw_irq &amp;&amp; csr_mstatus[MIE] &amp;&amp; csr_mie[MSIE] &amp;&amp; !ex_system_op &amp;&amp; !ex_flush;</a>
<a name="364"><span class="lineNum">     364 </span>            : assign ex_interrupt         = interrupt &amp;&amp; csr_mstatus[MIE] &amp;&amp; csr_mie[MEIE] &amp;&amp; !ex_system_op &amp;&amp; !ex_flush;</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            : assign ex_stall             = stall_r || if_stall ||</a>
<a name="367"><span class="lineNum">     367 </span>            :                               (ex_mem2reg &amp;&amp; !dmem_rvalid);</a>
<a name="368"><span class="lineNum">     368 </span>            : assign alu_op1[31: 0]       = reg_rdata1;</a>
<a name="369"><span class="lineNum">     369 </span>            : assign alu_op2[31: 0]       = (ex_imm_sel) ? ex_imm : reg_rdata2;</a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span>            : assign result_subs[32: 0]   = {alu_op1[31], alu_op1} - {alu_op2[31], alu_op2};</a>
<a name="372"><span class="lineNum">     372 </span>            : assign result_subu[32: 0]   = {1'b0, alu_op1} - {1'b0, alu_op2};</a>
<a name="373"><span class="lineNum">     373 </span>            : assign ex_memaddr           = alu_op1 + ex_imm;</a>
<a name="374"><span class="lineNum">     374 </span>            : assign ex_flush             = wb_branch || wb_branch_nxt;</a>
<a name="375"><span class="lineNum">     375 </span>            : assign ex_systemcall        = ex_system &amp;&amp; !ex_flush;</a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span><span class="lineCov">        110 : always @* begin</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineCov">         55 :     branch_taken  = !ex_flush;</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineCov">         55 :     next_pc       = fetch_pc + `IF_NEXT_PC;</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineCov">         55 :     ex_ill_branch = 1'b0;</span></a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span><span class="lineCov">         55 :     case(1'b1)</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineCov">    2660910 :         ex_jal   : next_pc = ex_pc + ex_imm;</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">     857384 :         ex_jalr  : next_pc = alu_op1 + ex_imm;</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">    3849026 :         ex_branch: begin</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">    1924513 :             case(ex_alu_op)</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineCov">    1621218 :                 OP_BEQ : begin</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">     810609 :                             next_pc = (result_subs[32: 0] == 'd0) ?</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">     810609 :                                       ex_pc + ex_imm : fetch_pc + `IF_NEXT_PC;</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineCov">     525912 :                             if (result_subs[32: 0] != 'd0) branch_taken = 1'b0;</span></a>
<a name="391"><span class="lineNum">     391 </span>            :                          end</a>
<a name="392"><span class="lineNum">     392 </span><span class="lineCov">    1308216 :                 OP_BNE : begin</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineCov">     654108 :                             next_pc = (result_subs[32: 0] != 'd0) ?</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineCov">     654108 :                                       ex_pc + ex_imm : fetch_pc + `IF_NEXT_PC;</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineCov">     241872 :                             if (result_subs[32: 0] == 'd0) branch_taken = 1'b0;</span></a>
<a name="396"><span class="lineNum">     396 </span>            :                          end</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineCov">     139514 :                 OP_BLT : begin</span></a>
<a name="398"><span class="lineNum">     398 </span><span class="lineCov">      69757 :                             next_pc = result_subs[32] ?</span></a>
<a name="399"><span class="lineNum">     399 </span><span class="lineCov">      69757 :                                       ex_pc + ex_imm : fetch_pc + `IF_NEXT_PC;</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineCov">      26037 :                             if (!result_subs[32]) branch_taken = 1'b0;</span></a>
<a name="401"><span class="lineNum">     401 </span>            :                          end</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineCov">     146848 :                 OP_BGE : begin</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineCov">      73424 :                             next_pc = !result_subs[32] ?</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineCov">      73424 :                                       ex_pc + ex_imm : fetch_pc + `IF_NEXT_PC;</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">      38034 :                             if (result_subs[32]) branch_taken = 1'b0;</span></a>
<a name="406"><span class="lineNum">     406 </span>            :                          end</a>
<a name="407"><span class="lineNum">     407 </span><span class="lineCov">     107760 :                 OP_BLTU: begin</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineCov">      53880 :                             next_pc = result_subu[32] ?</span></a>
<a name="409"><span class="lineNum">     409 </span><span class="lineCov">      53880 :                                       ex_pc + ex_imm : fetch_pc + `IF_NEXT_PC;</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">      30522 :                             if (!result_subu[32]) branch_taken = 1'b0;</span></a>
<a name="411"><span class="lineNum">     411 </span>            :                          end</a>
<a name="412"><span class="lineNum">     412 </span><span class="lineCov">     525464 :                 OP_BGEU: begin</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineCov">     262732 :                             next_pc = !result_subu[32] ?</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">     262732 :                                       ex_pc + ex_imm : fetch_pc + `IF_NEXT_PC;</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">      20432 :                             if (result_subu[32]) branch_taken = 1'b0;</span></a>
<a name="416"><span class="lineNum">     416 </span>            :                          end</a>
<a name="417"><span class="lineNum">     417 </span><span class="lineCov">          6 :                 default: begin</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineCov">          3 :                          next_pc    = fetch_pc;</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineCov">          3 :                          ex_ill_branch = 1'b1;</span></a>
<a name="420"><span class="lineNum">     420 </span>            :                          end</a>
<a name="421"><span class="lineNum">     421 </span>            :             endcase</a>
<a name="422"><span class="lineNum">     422 </span>            :         end</a>
<a name="423"><span class="lineNum">     423 </span><span class="lineCov">   22119984 :         default  : begin</span></a>
<a name="424"><span class="lineNum">     424 </span><span class="lineCov">   11059992 :                    next_pc          = fetch_pc + `IF_NEXT_PC;</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">   11059992 :                    branch_taken     = 1'b0;</span></a>
<a name="426"><span class="lineNum">     426 </span>            :                    end</a>
<a name="427"><span class="lineNum">     427 </span>            :     endcase</a>
<a name="428"><span class="lineNum">     428 </span>            : end</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span>            : `ifdef RV32M_ENABLED</a>
<a name="431"><span class="lineNum">     431 </span><span class="lineCov">  239590836 :     wire            [63: 0] result_mul;</span></a>
<a name="432"><span class="lineNum">     432 </span><span class="lineCov">  200489652 :     wire            [63: 0] result_mulsu;</span></a>
<a name="433"><span class="lineNum">     433 </span><span class="lineCov">  179854108 :     wire            [63: 0] result_mulu;</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineCov">  222608480 :     wire            [31: 0] result_div;</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineCov">  209172774 :     wire            [31: 0] result_divu;</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineCov">   92188082 :     wire            [31: 0] result_rem;</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineCov">   82705310 :     wire            [31: 0] result_remu;</span></a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            : assign result_mul[63: 0]    = $signed  ({{32{alu_op1[31]}}, alu_op1[31: 0]}) *</a>
<a name="440"><span class="lineNum">     440 </span>            :                               $signed  ({{32{alu_op2[31]}}, alu_op2[31: 0]});</a>
<a name="441"><span class="lineNum">     441 </span>            : assign result_mulu[63: 0]   = $unsigned({{32{1'b0}},        alu_op1[31: 0]}) *</a>
<a name="442"><span class="lineNum">     442 </span>            :                               $unsigned({{32{1'b0}},        alu_op2[31: 0]});</a>
<a name="443"><span class="lineNum">     443 </span>            : assign result_mulsu[63: 0]  = $signed  ({{32{alu_op1[31]}}, alu_op1[31: 0]}) *</a>
<a name="444"><span class="lineNum">     444 </span>            :                               $unsigned({{32{1'b0}},        alu_op2[31: 0]});</a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            : // The result of divided by zero and (-MAX / -1) cannot be represented in twos complement.</a>
<a name="447"><span class="lineNum">     447 </span>            : // Assign the value to pass RISC-V compliance test.</a>
<a name="448"><span class="lineNum">     448 </span>            : assign result_div[31: 0]    = (alu_op2 == 32'h00000000) ? 32'hffffffff :</a>
<a name="449"><span class="lineNum">     449 </span>            :                               ((alu_op1 == 32'h80000000) &amp;&amp; (alu_op2 == 32'hffffffff)) ? 32'h80000000 :</a>
<a name="450"><span class="lineNum">     450 </span>            :                               $signed  ($signed  (alu_op1) / $signed  (alu_op2));</a>
<a name="451"><span class="lineNum">     451 </span>            : assign result_divu[31: 0]   = (alu_op2 == 32'h00000000) ? 32'hffffffff :</a>
<a name="452"><span class="lineNum">     452 </span>            :                               $unsigned($unsigned(alu_op1) / $unsigned(alu_op2));</a>
<a name="453"><span class="lineNum">     453 </span>            : assign result_rem[31: 0]    = (alu_op2 == 32'h00000000) ? alu_op1 :</a>
<a name="454"><span class="lineNum">     454 </span>            :                               ((alu_op1 == 32'h80000000) &amp;&amp; (alu_op2 == 32'hffffffff)) ? 32'h00000000 :</a>
<a name="455"><span class="lineNum">     455 </span>            :                               $signed  ($signed  (alu_op1) % $signed  (alu_op2));</a>
<a name="456"><span class="lineNum">     456 </span>            : assign result_remu[31: 0]   = (alu_op2 == 32'h00000000) ? alu_op1 :</a>
<a name="457"><span class="lineNum">     457 </span>            :                               $unsigned($unsigned(alu_op1) % $unsigned(alu_op2));</a>
<a name="458"><span class="lineNum">     458 </span>            : `endif // RV32M_ENABLED</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineCov">        110 : always @* begin</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineCov">         55 :     case(1'b1)</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineCov">    2215874 :         ex_memwr:   ex_result           = alu_op2;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineCov">    2660910 :         ex_jal:     ex_result           = ex_pc + `EX_NEXT_PC;</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineCov">     857384 :         ex_jalr:    ex_result           = ex_pc + `EX_NEXT_PC;</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineCov">     296800 :         ex_lui:     ex_result           = ex_imm;</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineCov">     143410 :         ex_auipc:   ex_result           = ex_pc + ex_imm;</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineCov">    1217202 :         ex_csr:     ex_result           = ex_csr_read;</span></a>
<a name="468"><span class="lineNum">     468 </span>            :         `ifdef RV32M_ENABLED</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineCov">    2470114 :         ex_mul:</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineCov">    1235057 :             case(ex_alu_op)</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineCov">    1325068 :                 OP_MUL   : ex_result    = result_mul  [31: 0];</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineCov">       1170 :                 OP_MULH  : ex_result    = result_mul  [63:32];</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineCov">       1296 :                 OP_MULSU : ex_result    = result_mulsu[63:32];</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineCov">       4808 :                 OP_MULU  : ex_result    = result_mulu [63:32];</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineCov">     564606 :                 OP_DIV   : ex_result    = result_div  [31: 0];</span></a>
<a name="476"><span class="lineNum">     476 </span><span class="lineCov">       3674 :                 OP_DIVU  : ex_result    = result_divu [31: 0];</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineCov">     564388 :                 OP_REM   : ex_result    = result_rem  [31: 0];</span></a>
<a name="478"><span class="lineNum">     478 </span>            :                 // OP_REMU</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineCov">       5104 :                 default  : ex_result    = result_remu [31: 0];</span></a>
<a name="480"><span class="lineNum">     480 </span>            :             endcase</a>
<a name="481"><span class="lineNum">     481 </span>            :         `endif // RV32M_ENABLED</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineCov">   10748766 :         ex_alu:</span></a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">    5374383 :             case(ex_alu_op)</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">     450727 :                 OP_ADD : if (ex_subtype == 1'b0)</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">    3215625 :                             ex_result   = alu_op1 + alu_op2;</span></a>
<a name="486"><span class="lineNum">     486 </span>            :                          else</a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">     450727 :                             ex_result   = alu_op1 - alu_op2;</span></a>
<a name="488"><span class="lineNum">     488 </span>            :                                           // In RISC-V ISA spec, only shift amount</a>
<a name="489"><span class="lineNum">     489 </span>            :                                           // held in lower 5 bits of register</a>
<a name="490"><span class="lineNum">     490 </span><span class="lineCov">    1363120 :                 OP_SLL : ex_result      = alu_op1 &lt;&lt; alu_op2[4:0];</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">       9168 :                 OP_SLT : ex_result      = result_subs[32] ? 'd1 : 'd0;</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineCov">     137678 :                 OP_SLTU: ex_result      = result_subu[32] ? 'd1 : 'd0;</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineCov">      93116 :                 OP_XOR : ex_result      = alu_op1 ^ alu_op2;</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineCov">      53576 :                 OP_SR  : if (ex_subtype == 1'b0)</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">     405328 :                             ex_result   = alu_op1 &gt;&gt;&gt; alu_op2[4:0]; // shift more than 32 is undefined</span></a>
<a name="496"><span class="lineNum">     496 </span>            :                          else</a>
<a name="497"><span class="lineNum">     497 </span><span class="lineCov">      53576 :                             ex_result   = $signed(alu_op1) &gt;&gt;&gt; alu_op2[4:0]; // shift more than 32 is undefined</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineCov">     352084 :                 OP_OR  : ex_result      = alu_op1 | alu_op2;</span></a>
<a name="499"><span class="lineNum">     499 </span>            :                 // OP_AND</a>
<a name="500"><span class="lineNum">     500 </span><span class="lineCov">     543088 :                 default: ex_result      = alu_op1 &amp; alu_op2;</span></a>
<a name="501"><span class="lineNum">     501 </span>            :             endcase</a>
<a name="502"><span class="lineNum">     502 </span><span class="lineCov">    8876844 :         default: begin</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineCov">    4438422 :             ex_result                   = 32'h0;</span></a>
<a name="504"><span class="lineNum">     504 </span>            :         end</a>
<a name="505"><span class="lineNum">     505 </span>            :     endcase</a>
<a name="506"><span class="lineNum">     506 </span>            : end</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineCov">         55 :         fetch_pc            &lt;= RESETVEC;</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineCov">        440 :     end else if (!ex_stall) begin</span></a>
<a name="512"><span class="lineNum">     512 </span><span class="lineCov">   14743102 :         fetch_pc            &lt;= (ex_flush) ? (fetch_pc + `EX_NEXT_PC) :</span></a>
<a name="513"><span class="lineNum">     513 </span><span class="lineCov">   14743102 :                                (ex_trap)  ? (ex_trap_pc)   :</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineCov">   14743102 :                                {next_pc[31:1], 1'b0};</span></a>
<a name="515"><span class="lineNum">     515 </span>            :     end</a>
<a name="516"><span class="lineNum">     516 </span>            : end</a>
<a name="517"><span class="lineNum">     517 </span>            : </a>
<a name="518"><span class="lineNum">     518 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="519"><span class="lineNum">     519 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineCov">         55 :         wb_result           &lt;= 32'h0;</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineCov">         55 :         wb_alu2reg          &lt;= 1'b0;</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineCov">         55 :         wb_dst_sel          &lt;= 5'h0;</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineCov">         55 :         wb_branch           &lt;= 1'b0;</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">         55 :         wb_branch_nxt       &lt;= 1'b0;</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineCov">         55 :         wb_mem2reg          &lt;= 1'b0;</span></a>
<a name="526"><span class="lineNum">     526 </span><span class="lineCov">         55 :         wb_raddr            &lt;= 2'h0;</span></a>
<a name="527"><span class="lineNum">     527 </span><span class="lineCov">         55 :         wb_alu_op           &lt;= 3'h0;</span></a>
<a name="528"><span class="lineNum">     528 </span><span class="lineCov">        440 :     end else if (!ex_stall) begin</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineCov">   14743102 :         wb_result           &lt;= ex_result;</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineCov">   14743102 :         wb_alu2reg          &lt;= ex_alu || ex_lui || ex_auipc || ex_jal || ex_jalr ||</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineCov">   14743102 :                                ex_csr ||</span></a>
<a name="532"><span class="lineNum">     532 </span>            :                                `ifdef RV32M_ENABLED</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineCov">   14743102 :                                ex_mul ||</span></a>
<a name="534"><span class="lineNum">     534 </span>            :                                `endif</a>
<a name="535"><span class="lineNum">     535 </span><span class="lineCov">   14743102 :                                (ex_mem2reg &amp;&amp; !ex_ld_align_excp);</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineCov">   14743102 :         wb_dst_sel          &lt;= ex_dst_sel;</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">   14743102 :         wb_branch           &lt;= branch_taken || ex_trap;</span></a>
<a name="538"><span class="lineNum">     538 </span><span class="lineCov">   14743102 :         wb_branch_nxt       &lt;= wb_branch;</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineCov">   14743102 :         wb_mem2reg          &lt;= ex_mem2reg;</span></a>
<a name="540"><span class="lineNum">     540 </span><span class="lineCov">   14743102 :         wb_raddr            &lt;= dmem_raddr[1:0];</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineCov">   14743102 :         wb_alu_op           &lt;= ex_alu_op;</span></a>
<a name="542"><span class="lineNum">     542 </span>            :     end</a>
<a name="543"><span class="lineNum">     543 </span>            : end</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineCov">        110 :     if (!resetb)</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineCov">         55 :         wb_memwr            &lt;= 1'b0;</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineCov">    2062190 :     else if (ex_memwr &amp;&amp; !ex_flush &amp;&amp; !ex_st_align_excp)</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineCov">    1031095 :         wb_memwr            &lt;= 1'b1;</span></a>
<a name="550"><span class="lineNum">     550 </span><span class="lineCov">    1676684 :     else if (wb_memwr &amp;&amp; dmem_wvalid)</span></a>
<a name="551"><span class="lineNum">     551 </span><span class="lineCov">     838342 :         wb_memwr            &lt;= 1'b0;</span></a>
<a name="552"><span class="lineNum">     552 </span>            : end</a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="555"><span class="lineNum">     555 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineCov">         55 :         wb_waddr            &lt;= 32'h0;</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineCov">         55 :         wb_wstrb            &lt;= 4'h0;</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineCov">         55 :         wb_wdata            &lt;= 32'h0;</span></a>
<a name="559"><span class="lineNum">     559 </span><span class="lineCov">    2215874 :     end else if (!ex_stall &amp;&amp; ex_memwr) begin</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineCov">    1107937 :         wb_waddr            &lt;= ex_memaddr;</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineCov">    1107937 :         case(ex_alu_op)</span></a>
<a name="562"><span class="lineNum">     562 </span><span class="lineCov">      38834 :             OP_SB: begin</span></a>
<a name="563"><span class="lineNum">     563 </span><span class="lineCov">      19417 :                 wb_wdata    &lt;= {4{alu_op2[7:0]}};</span></a>
<a name="564"><span class="lineNum">     564 </span><span class="lineCov">      19417 :                 case(ex_memaddr[1:0])</span></a>
<a name="565"><span class="lineNum">     565 </span><span class="lineCov">      19188 :                     2'b00:  wb_wstrb &lt;= 4'b0001;</span></a>
<a name="566"><span class="lineNum">     566 </span><span class="lineCov">       6934 :                     2'b01:  wb_wstrb &lt;= 4'b0010;</span></a>
<a name="567"><span class="lineNum">     567 </span><span class="lineCov">       5930 :                     2'b10:  wb_wstrb &lt;= 4'b0100;</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineCov">       6782 :                     default:wb_wstrb &lt;= 4'b1000;</span></a>
<a name="569"><span class="lineNum">     569 </span>            :                 endcase</a>
<a name="570"><span class="lineNum">     570 </span>            :             end</a>
<a name="571"><span class="lineNum">     571 </span><span class="lineCov">     315920 :             OP_SH: begin</span></a>
<a name="572"><span class="lineNum">     572 </span><span class="lineCov">     157960 :                 wb_wdata    &lt;= {2{alu_op2[15:0]}};</span></a>
<a name="573"><span class="lineNum">     573 </span><span class="lineCov">     157960 :                 wb_wstrb    &lt;= ex_memaddr[1] ? 4'b1100 : 4'b0011;</span></a>
<a name="574"><span class="lineNum">     574 </span>            :             end</a>
<a name="575"><span class="lineNum">     575 </span><span class="lineCov">    1861114 :             OP_SW: begin</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineCov">     930557 :                 wb_wdata    &lt;= alu_op2;</span></a>
<a name="577"><span class="lineNum">     577 </span><span class="lineCov">     930557 :                 wb_wstrb    &lt;= 4'hf;</span></a>
<a name="578"><span class="lineNum">     578 </span>            :             end</a>
<a name="579"><span class="lineNum">     579 </span><span class="lineCov">          6 :             default: begin</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineCov">          3 :                 wb_wdata    &lt;= 32'h0;</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineCov">          3 :                 wb_wstrb    &lt;= 4'hf;</span></a>
<a name="582"><span class="lineNum">     582 </span>            :             end</a>
<a name="583"><span class="lineNum">     583 </span>            :         endcase</a>
<a name="584"><span class="lineNum">     584 </span>            :     end</a>
<a name="585"><span class="lineNum">     585 </span>            : end</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="588"><span class="lineNum">     588 </span>            : // stage 3: write back</a>
<a name="589"><span class="lineNum">     589 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="590"><span class="lineNum">     590 </span>            : assign imem_addr            = fetch_pc;</a>
<a name="591"><span class="lineNum">     591 </span>            : assign imem_ready           = !stall_r &amp;&amp; !wb_stall;</a>
<a name="592"><span class="lineNum">     592 </span>            : assign wb_stall             = stall_r ||</a>
<a name="593"><span class="lineNum">     593 </span>            :                               (wb_memwr &amp;&amp; !dmem_wvalid) ||</a>
<a name="594"><span class="lineNum">     594 </span>            :                               (wb_mem2reg &amp;&amp; !dmem_rresp);</a>
<a name="595"><span class="lineNum">     595 </span>            : assign wb_flush             = wb_nop || wb_nop_more;</a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineCov">         55 :         wb_nop              &lt;= 1'b0;</span></a>
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">         55 :         wb_nop_more         &lt;= 1'b0;</span></a>
<a name="601"><span class="lineNum">     601 </span><span class="lineCov">        440 :     end else if (!ex_stall &amp;&amp; !(wb_memwr &amp;&amp; !dmem_wvalid)) begin</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineCov">   14743102 :         wb_nop              &lt;= wb_branch;</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineCov">   14743102 :         wb_nop_more         &lt;= wb_nop;</span></a>
<a name="604"><span class="lineNum">     604 </span>            :     end</a>
<a name="605"><span class="lineNum">     605 </span>            : end</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span><span class="lineCov">        110 : always @* begin</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineCov">         55 :     case(wb_alu_op)</span></a>
<a name="609"><span class="lineNum">     609 </span><span class="lineCov">   11980778 :         OP_LB  : begin</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineCov">    5990389 :                     case(wb_raddr[1:0])</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineCov">    8305340 :                         2'b00: wb_rdata[31: 0] = {{24{dmem_rdata[7]}},</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineCov">    4152670 :                                                   dmem_rdata[ 7: 0]};</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineCov">    1339890 :                         2'b01: wb_rdata[31: 0] = {{24{dmem_rdata[15]}},</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineCov">     669945 :                                                   dmem_rdata[15: 8]};</span></a>
<a name="615"><span class="lineNum">     615 </span><span class="lineCov">    1097168 :                         2'b10: wb_rdata[31: 0] = {{24{dmem_rdata[23]}},</span></a>
<a name="616"><span class="lineNum">     616 </span><span class="lineCov">     548584 :                                                   dmem_rdata[23:16]};</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineCov">    1238380 :                         2'b11: wb_rdata[31: 0] = {{24{dmem_rdata[31]}},</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">     619190 :                                                   dmem_rdata[31:24]};</span></a>
<a name="619"><span class="lineNum">     619 </span>            :                     endcase</a>
<a name="620"><span class="lineNum">     620 </span>            :                  end</a>
<a name="621"><span class="lineNum">     621 </span><span class="lineCov">    3164592 :         OP_LH  : begin</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineCov">    1582296 :                      wb_rdata = (wb_raddr[1]) ?</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineCov">    1582296 :                                {{16{dmem_rdata[31]}}, dmem_rdata[31:16]} :</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">    1582296 :                                {{16{dmem_rdata[15]}}, dmem_rdata[15: 0]};</span></a>
<a name="625"><span class="lineNum">     625 </span>            :                  end</a>
<a name="626"><span class="lineNum">     626 </span><span class="lineCov">    7133998 :         OP_LW  : begin</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineCov">    3566999 :                     wb_rdata = dmem_rdata;</span></a>
<a name="628"><span class="lineNum">     628 </span>            :                  end</a>
<a name="629"><span class="lineNum">     629 </span><span class="lineCov">    1634144 :         OP_LBU : begin</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineCov">     817072 :                     case(wb_raddr[1:0])</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">     492256 :                         2'b00: wb_rdata[31: 0] = {24'h0, dmem_rdata[7:0]};</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineCov">     794204 :                         2'b01: wb_rdata[31: 0] = {24'h0, dmem_rdata[15:8]};</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineCov">     201552 :                         2'b10: wb_rdata[31: 0] = {24'h0, dmem_rdata[23:16]};</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineCov">     146132 :                         2'b11: wb_rdata[31: 0] = {24'h0, dmem_rdata[31:24]};</span></a>
<a name="635"><span class="lineNum">     635 </span>            :                     endcase</a>
<a name="636"><span class="lineNum">     636 </span>            :                  end</a>
<a name="637"><span class="lineNum">     637 </span><span class="lineCov">    1411818 :         OP_LHU : begin</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineCov">     705909 :                     wb_rdata = (wb_raddr[1]) ?</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineCov">     705909 :                                {16'h0, dmem_rdata[31:16]} :</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">     705909 :                                {16'h0, dmem_rdata[15: 0]};</span></a>
<a name="641"><span class="lineNum">     641 </span>            :                  end</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">    4161974 :         default: begin</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">    2080987 :                     wb_rdata = 32'h0;</span></a>
<a name="644"><span class="lineNum">     644 </span>            :                  end</a>
<a name="645"><span class="lineNum">     645 </span>            :     endcase</a>
<a name="646"><span class="lineNum">     646 </span>            : end</a>
<a name="647"><span class="lineNum">     647 </span>            : </a>
<a name="648"><span class="lineNum">     648 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="649"><span class="lineNum">     649 </span>            : // Trap CSR</a>
<a name="650"><span class="lineNum">     650 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="651"><span class="lineNum">     651 </span>            : // Trap CSR @ execution stage</a>
<a name="652"><span class="lineNum">     652 </span>            : assign ex_trap      = (ex_inst_ill_excp || ex_inst_align_excp ||</a>
<a name="653"><span class="lineNum">     653 </span>            :                        ex_ld_align_excp || ex_st_align_excp ||</a>
<a name="654"><span class="lineNum">     654 </span>            :                        ex_timer_irq || ex_sw_irq || ex_interrupt ||</a>
<a name="655"><span class="lineNum">     655 </span>            :                        ex_systemcall) &amp;&amp; !ex_flush;</a>
<a name="656"><span class="lineNum">     656 </span>            : assign ex_trap_pc   = (ex_systemcall &amp;&amp; ex_imm[1:0] == 2'b10) ? // mret</a>
<a name="657"><span class="lineNum">     657 </span>            :                       csr_mepc :</a>
<a name="658"><span class="lineNum">     658 </span>            :                       csr_mtvec[0] ?</a>
<a name="659"><span class="lineNum">     659 </span>            :                       {csr_mtvec[31:2], 2'b00} + {26'h0, ex_mcause[3:0], 2'b00} :</a>
<a name="660"><span class="lineNum">     660 </span>            :                       {csr_mtvec[31:2], 2'b00};</a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span>            : assign ex_csr_data  = ex_alu_op[2] ? {27'h0, ex_src1_sel[4:0]} : reg_rdata1;</a>
<a name="663"><span class="lineNum">     663 </span>            : </a>
<a name="664"><span class="lineNum">     664 </span><span class="lineCov">        110 : always @* begin</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineCov">         55 :     ex_mcause     = 32'h0;</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineCov">         55 :     case(1'b1)</span></a>
<a name="667"><span class="lineNum">     667 </span><span class="lineCov">         14 :         ex_inst_ill_excp   : ex_mcause = TRAP_INST_ILL;</span></a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :         ex_inst_align_excp : ex_mcause = TRAP_INST_ALIGN;</span></a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :         ex_ld_align_excp   : ex_mcause = TRAP_LD_ALIGN;</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         ex_st_align_excp   : ex_mcause = TRAP_ST_ALIGN;</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineCov">       1592 :         ex_timer_irq       : ex_mcause = INT_MTIME;</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineCov">          2 :         ex_sw_irq          : ex_mcause = INT_MSI;</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineCov">          2 :         ex_interrupt       : ex_mcause = INT_MEI;</span></a>
<a name="674"><span class="lineNum">     674 </span><span class="lineCov">       5338 :         ex_systemcall      : begin</span></a>
<a name="675"><span class="lineNum">     675 </span><span class="lineCov">       2669 :             case (ex_imm[1:0])</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineCov">       1908 :                 2'b00: ex_mcause   = TRAP_ECALL;</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 2'b01: ex_mcause   = TRAP_BREAK;</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineCov">       3428 :                 2'b10: ex_mcause   = csr_mcause; // uret, sret, mret</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineCov">          2 :                 default: begin</span></a>
<a name="680"><span class="lineNum">     680 </span>            :                     `ifndef SYNTHESIS</a>
<a name="681"><span class="lineNum">     681 </span><span class="lineCov">          1 :                     $display(&quot;Illegal system call at PC 0x%08x\n&quot;, ex_pc);</span></a>
<a name="682"><span class="lineNum">     682 </span>            :                     `endif</a>
<a name="683"><span class="lineNum">     683 </span><span class="lineCov">          1 :                     ex_mcause = TRAP_INST_ILL;</span></a>
<a name="684"><span class="lineNum">     684 </span>            :                 end</a>
<a name="685"><span class="lineNum">     685 </span>            :             endcase</a>
<a name="686"><span class="lineNum">     686 </span>            :         end</a>
<a name="687"><span class="lineNum">     687 </span>            :     endcase</a>
<a name="688"><span class="lineNum">     688 </span>            : end</a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span>            : assign ex_ret_pc = (ex_jal || ex_jalr || (ex_branch &amp;&amp; branch_taken)) ? next_pc[31: 1] : ex_pc[31: 1] + 31'd2;</a>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<a name="692"><span class="lineNum">     692 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineCov">         55 :         csr_mcause                  &lt;= 32'h0;</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineCov">         55 :         csr_mepc                    &lt;= 32'h0;</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineCov">         55 :         csr_mtval                   &lt;= 32'h0;</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineCov">         55 :         csr_mstatus                 &lt;= 32'h0;</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineCov">         55 :         csr_mip                     &lt;= 32'h0;</span></a>
<a name="699"><span class="lineNum">     699 </span><span class="lineCov">    4031602 :     end else if (!ex_stall &amp;&amp; !ex_flush) begin</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineCov">   10711940 :         case(1'b1)</span></a>
<a name="701"><span class="lineNum">     701 </span><span class="lineCov">         14 :             ex_inst_ill_excp : begin</span></a>
<a name="702"><span class="lineNum">     702 </span><span class="lineCov">          7 :                 csr_mcause          &lt;= TRAP_INST_ILL;</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineCov">          7 :                 csr_mepc            &lt;= {ex_pc[31: 1], 1'b0};</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineCov">          7 :                 csr_mtval           &lt;= ex_insn;</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineCov">          7 :                 csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineCov">          7 :                 csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineCov">          7 :                 csr_mip             &lt;= csr_mip;</span></a>
<a name="708"><span class="lineNum">     708 </span>            :             end</a>
<a name="709"><span class="lineNum">     709 </span><span class="lineCov">      22466 :             ex_csr_wr : begin</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineCov">      11233 :                 case (ex_imm[11: 0])</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineCov">       3422 :                     CSR_MEPC   : begin</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineCov">       1711 :                         csr_mepc    &lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineCov">       1711 :                                        !ex_alu_op[0] ? (csr_mepc | ex_csr_data) : // CSRRS</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineCov">       1711 :                                        (csr_mepc &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="715"><span class="lineNum">     715 </span>            :                     end</a>
<a name="716"><span class="lineNum">     716 </span><span class="lineCov">          2 :                     CSR_MCAUSE : begin</span></a>
<a name="717"><span class="lineNum">     717 </span><span class="lineCov">          1 :                         csr_mcause  &lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineCov">          1 :                                        !ex_alu_op[0] ? (csr_mcause | ex_csr_data) : // CSRRS</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineCov">          1 :                                        (csr_mcause &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="720"><span class="lineNum">     720 </span>            :                     end</a>
<a name="721"><span class="lineNum">     721 </span><span class="lineCov">          2 :                     CSR_MTVAL  : begin</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineCov">          1 :                         csr_mtval   &lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineCov">          1 :                                        !ex_alu_op[0] ? (csr_mtval | ex_csr_data) : // CSRRS</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineCov">          1 :                                        (csr_mtval &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="725"><span class="lineNum">     725 </span>            :                     end</a>
<a name="726"><span class="lineNum">     726 </span><span class="lineCov">      18878 :                     CSR_MSTATUS: begin</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineCov">       9439 :                         csr_mstatus &lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="728"><span class="lineNum">     728 </span><span class="lineCov">       9439 :                                        !ex_alu_op[0] ? (csr_mstatus | ex_csr_data) : // CSRRS</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineCov">       9439 :                                        (csr_mstatus &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="730"><span class="lineNum">     730 </span>            :                     end</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineCov">          2 :                     CSR_MIP    : begin</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineCov">          1 :                         csr_mip     &lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineCov">          1 :                                        !ex_alu_op[0] ? (csr_mip | ex_csr_data) : // CSRRS</span></a>
<a name="734"><span class="lineNum">     734 </span><span class="lineCov">          1 :                                        (csr_mip &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="735"><span class="lineNum">     735 </span>            :                     end</a>
<a name="736"><span class="lineNum">     736 </span><span class="lineCov">        160 :                     default    : ;</span></a>
<a name="737"><span class="lineNum">     737 </span>            :                 endcase</a>
<a name="738"><span class="lineNum">     738 </span>            :             end</a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :             ex_inst_align_excp : begin</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 csr_mcause          &lt;= TRAP_INST_ALIGN;</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 csr_mepc            &lt;= {ex_pc[31: 1], 1'b0};</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :                 csr_mtval           &lt;= {next_pc[31: 1], 1'b0};</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :                 csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :                 csr_mip             &lt;= csr_mip;</span></a>
<a name="746"><span class="lineNum">     746 </span>            :             end</a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :             ex_ld_align_excp : begin</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 csr_mcause          &lt;= TRAP_LD_ALIGN;</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 csr_mepc            &lt;= {ex_pc[31: 1], 1'b0};</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 csr_mtval           &lt;= ex_memaddr;</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :                 csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :                 csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 csr_mip             &lt;= csr_mip;</span></a>
<a name="754"><span class="lineNum">     754 </span>            :             end</a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :             ex_st_align_excp : begin</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 csr_mcause          &lt;= TRAP_ST_ALIGN;</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 csr_mepc            &lt;= {ex_pc[31: 1], 1'b0};</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :                 csr_mtval           &lt;= ex_memaddr;</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :                 csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :                 csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :                 csr_mip             &lt;= csr_mip;</span></a>
<a name="762"><span class="lineNum">     762 </span>            :             end</a>
<a name="763"><span class="lineNum">     763 </span><span class="lineCov">       1592 :             ex_timer_irq : begin</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">        796 :                 csr_mcause          &lt;= INT_MTIME;</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">        796 :                 csr_mepc            &lt;= {ex_ret_pc[31: 1], 1'b0};</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineCov">        796 :                 csr_mtval           &lt;= 32'd0; // FIXME</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineCov">        796 :                 csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineCov">        796 :                 csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineCov">        796 :                 csr_mip[MTIP]       &lt;= 1'b1;</span></a>
<a name="770"><span class="lineNum">     770 </span>            :             end</a>
<a name="771"><span class="lineNum">     771 </span><span class="lineCov">          2 :             ex_sw_irq : begin</span></a>
<a name="772"><span class="lineNum">     772 </span><span class="lineCov">          1 :                 csr_mcause          &lt;= INT_MSI;</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineCov">          1 :                 csr_mepc            &lt;= {ex_ret_pc[31: 1], 1'b0};</span></a>
<a name="774"><span class="lineNum">     774 </span><span class="lineCov">          1 :                 csr_mtval           &lt;= 32'd0; // FIXME</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineCov">          1 :                 csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineCov">          1 :                 csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="777"><span class="lineNum">     777 </span><span class="lineCov">          1 :                 csr_mip[MSIP]       &lt;= 1'b1;</span></a>
<a name="778"><span class="lineNum">     778 </span>            :             end</a>
<a name="779"><span class="lineNum">     779 </span><span class="lineCov">          2 :             ex_interrupt : begin</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineCov">          1 :                 csr_mcause          &lt;= INT_MEI;</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineCov">          1 :                 csr_mepc            &lt;= {ex_ret_pc[31: 1], 1'b0};</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineCov">          1 :                 csr_mtval           &lt;= 32'd0; // FIXME</span></a>
<a name="783"><span class="lineNum">     783 </span><span class="lineCov">          1 :                 csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="784"><span class="lineNum">     784 </span><span class="lineCov">          1 :                 csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="785"><span class="lineNum">     785 </span><span class="lineCov">          1 :                 csr_mip[MEIP]       &lt;= 1'b1;</span></a>
<a name="786"><span class="lineNum">     786 </span>            :             end</a>
<a name="787"><span class="lineNum">     787 </span><span class="lineCov">       5338 :             ex_systemcall : begin</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineCov">       2669 :                 case (ex_imm[1:0])</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineCov">       1908 :                     2'b00: begin // ECALL</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineCov">        954 :                         csr_mcause          &lt;= TRAP_ECALL;</span></a>
<a name="791"><span class="lineNum">     791 </span><span class="lineCov">        954 :                         csr_mepc            &lt;= {ex_pc[31: 1], 1'b0};</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineCov">        954 :                         csr_mtval           &lt;= 32'd0; // FIXME</span></a>
<a name="793"><span class="lineNum">     793 </span><span class="lineCov">        954 :                         csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineCov">        954 :                         csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineCov">        954 :                         csr_mip             &lt;= csr_mip;</span></a>
<a name="796"><span class="lineNum">     796 </span>            :                     end</a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 :                     2'b01: begin // EBREAK</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :                         csr_mcause          &lt;= TRAP_BREAK;</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 :                         csr_mepc            &lt;= {ex_pc[31: 1], 1'b0};</span></a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :                         csr_mtval           &lt;= 32'd0; // FIXME</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :                         csr_mstatus[MPIE]   &lt;= csr_mstatus[MIE];</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :                         csr_mstatus[MIE]    &lt;= 1'b0;</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :                         csr_mip             &lt;= csr_mip;</span></a>
<a name="804"><span class="lineNum">     804 </span>            :                     end</a>
<a name="805"><span class="lineNum">     805 </span><span class="lineCov">       3428 :                     2'b10: begin // URET, SRET, MRET</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineCov">       1714 :                         csr_mcause          &lt;= csr_mcause;  // FIXME</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineCov">       1714 :                         csr_mepc            &lt;= {ex_pc[31: 1], 1'b0}; // FIXME</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineCov">       1714 :                         csr_mtval           &lt;= 32'd0; // FIXME</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineCov">       1714 :                         csr_mstatus[MIE]    &lt;= csr_mstatus[MPIE];</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineCov">       1714 :                         csr_mip             &lt;= csr_mip;</span></a>
<a name="811"><span class="lineNum">     811 </span>            :                     end</a>
<a name="812"><span class="lineNum">     812 </span><span class="lineCov">          2 :                     default: begin</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineCov">          1 :                         csr_mcause          &lt;= TRAP_INST_ILL;</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineCov">          1 :                         csr_mepc            &lt;= {ex_pc[31: 1], 1'b0};</span></a>
<a name="815"><span class="lineNum">     815 </span><span class="lineCov">          1 :                         csr_mtval           &lt;= ex_insn;</span></a>
<a name="816"><span class="lineNum">     816 </span><span class="lineCov">          1 :                         csr_mstatus         &lt;= csr_mstatus;</span></a>
<a name="817"><span class="lineNum">     817 </span><span class="lineCov">          1 :                         csr_mip             &lt;= csr_mip;</span></a>
<a name="818"><span class="lineNum">     818 </span>            :                     end</a>
<a name="819"><span class="lineNum">     819 </span>            :                 endcase</a>
<a name="820"><span class="lineNum">     820 </span>            :             end</a>
<a name="821"><span class="lineNum">     821 </span>            :         endcase</a>
<a name="822"><span class="lineNum">     822 </span>            :     end</a>
<a name="823"><span class="lineNum">     823 </span>            : end</a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="826"><span class="lineNum">     826 </span>            : // CSR file</a>
<a name="827"><span class="lineNum">     827 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="828"><span class="lineNum">     828 </span>            : // CSR read @ execution stage</a>
<a name="829"><span class="lineNum">     829 </span><span class="lineCov">        110 : always @* begin</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineCov">         55 :     ex_ill_csr  = 1'b0;</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineCov">         55 :     ex_csr_read = 32'h0;</span></a>
<a name="832"><span class="lineNum">     832 </span><span class="lineCov">     552816 :     if (ex_csr &amp;&amp; !ex_flush) begin</span></a>
<a name="833"><span class="lineNum">     833 </span><span class="lineCov">     276408 :         case (ex_imm[11:0])</span></a>
<a name="834"><span class="lineNum">     834 </span><span class="lineCov">          4 :             CSR_MVENDORID  : ex_csr_read = MVENDORID;</span></a>
<a name="835"><span class="lineNum">     835 </span><span class="lineCov">          4 :             CSR_MARCHID    : ex_csr_read = MARCHID;</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineCov">          4 :             CSR_MIMPID     : ex_csr_read = MIMPID;</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineCov">         10 :             CSR_MHARTID    : ex_csr_read = MHARTID;</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :             CSR_MSCRATCH   : ex_csr_read = csr_mscratch;</span></a>
<a name="839"><span class="lineNum">     839 </span><span class="lineCov">      22292 :             CSR_MSTATUS    : ex_csr_read = csr_mstatus;</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineCov">          4 :             CSR_MISA       : ex_csr_read = csr_misa;</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineCov">         20 :             CSR_MIE        : ex_csr_read = csr_mie;</span></a>
<a name="842"><span class="lineNum">     842 </span><span class="lineCov">          4 :             CSR_MIP        : ex_csr_read = csr_mip;</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineCov">        128 :             CSR_MTVEC      : ex_csr_read = csr_mtvec;</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineCov">       6844 :             CSR_MEPC       : ex_csr_read = csr_mepc;</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineCov">       3340 :             CSR_MCAUSE     : ex_csr_read = csr_mcause[31:0];</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineCov">          4 :             CSR_MTVAL      : ex_csr_read = csr_mtval;</span></a>
<a name="847"><span class="lineNum">     847 </span><span class="lineCov">     520138 :             CSR_RDCYCLE    : ex_csr_read = csr_cycle[31:0];</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineCov">          4 :             CSR_RDCYCLEH   : ex_csr_read = csr_cycle[63:32];</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineCov">          8 :             CSR_RDINSTRET  : ex_csr_read = csr_instret[31:0];</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineCov">          4 :             CSR_RDINSTRETH : ex_csr_read = csr_instret[63:32];</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineCov">          4 :             default: begin</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineCov">          2 :                 ex_ill_csr = 1'b1;</span></a>
<a name="853"><span class="lineNum">     853 </span>            :                 `ifndef SYNTHESIS</a>
<a name="854"><span class="lineNum">     854 </span><span class="lineCov">          2 :                 $display(&quot;Unsupport CSR register 0x%0x at PC 0x%08x&quot;, ex_imm[11:0], ex_pc);</span></a>
<a name="855"><span class="lineNum">     855 </span>            :                 `endif</a>
<a name="856"><span class="lineNum">     856 </span>            :             end</a>
<a name="857"><span class="lineNum">     857 </span>            :         endcase</a>
<a name="858"><span class="lineNum">     858 </span>            :     end</a>
<a name="859"><span class="lineNum">     859 </span>            : end</a>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<a name="861"><span class="lineNum">     861 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="862"><span class="lineNum">     862 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="863"><span class="lineNum">     863 </span><span class="lineCov">         55 :         csr_misa            &lt;= 32'h0;</span></a>
<a name="864"><span class="lineNum">     864 </span><span class="lineCov">         55 :         csr_mie             &lt;= 32'h0;</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineCov">         55 :         csr_mtvec           &lt;= 32'h0;</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineCov">      22468 :     end else if (!ex_stall &amp;&amp; ex_csr_wr &amp;&amp; !ex_flush) begin</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineCov">      11234 :         case (ex_imm[11:0])</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineCov">          2 :             CSR_MVENDORID  : ; // Read only</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineCov">          2 :             CSR_MARCHID    : ; // Read only</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineCov">          2 :             CSR_MIMPID     : ; // Read only</span></a>
<a name="871"><span class="lineNum">     871 </span><span class="lineCov">          2 :             CSR_MHARTID    : ; // Read only</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineCov">      18878 :             CSR_MSTATUS    : ; // update @ trap/interrupt handler</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :             CSR_MSCRATCH   : begin</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :                 csr_mscratch&lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                                !ex_alu_op[0] ? (csr_mscratch | ex_csr_data) : // CSRRS</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :                                (csr_mscratch &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="877"><span class="lineNum">     877 </span>            :             end</a>
<a name="878"><span class="lineNum">     878 </span><span class="lineCov">          2 :             CSR_MISA       : begin</span></a>
<a name="879"><span class="lineNum">     879 </span><span class="lineCov">          1 :                 csr_misa    &lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineCov">          1 :                                !ex_alu_op[0] ? (csr_misa | ex_csr_data) : // CSRRS</span></a>
<a name="881"><span class="lineNum">     881 </span><span class="lineCov">          1 :                                (csr_misa &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="882"><span class="lineNum">     882 </span>            :             end</a>
<a name="883"><span class="lineNum">     883 </span><span class="lineCov">         14 :             CSR_MIE        : begin</span></a>
<a name="884"><span class="lineNum">     884 </span><span class="lineCov">          7 :                 csr_mie     &lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="885"><span class="lineNum">     885 </span><span class="lineCov">          7 :                                !ex_alu_op[0] ? (csr_mie | ex_csr_data) : // CSRRS</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineCov">          7 :                                (csr_mie &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="887"><span class="lineNum">     887 </span>            :             end</a>
<a name="888"><span class="lineNum">     888 </span><span class="lineCov">        128 :             CSR_MTVEC      : begin</span></a>
<a name="889"><span class="lineNum">     889 </span><span class="lineCov">         64 :                 csr_mtvec   &lt;= !ex_alu_op[1] ? ex_csr_data : // CSRRW</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineCov">         64 :                                !ex_alu_op[0] ? (csr_mtvec | ex_csr_data) : // CSRRS</span></a>
<a name="891"><span class="lineNum">     891 </span><span class="lineCov">         64 :                                (csr_mtvec &amp; ~ex_csr_data); // CSRRC</span></a>
<a name="892"><span class="lineNum">     892 </span>            :             end</a>
<a name="893"><span class="lineNum">     893 </span><span class="lineCov">       3422 :             CSR_MEPC       : ; // update @ trap/interrupt handler</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineCov">          2 :             CSR_MCAUSE     : ; // update @ trap/interrupt handler</span></a>
<a name="895"><span class="lineNum">     895 </span><span class="lineCov">          2 :             CSR_MTVAL      : ; // update @ trap/interrupt handler</span></a>
<a name="896"><span class="lineNum">     896 </span><span class="lineCov">          2 :             CSR_RDCYCLE    : ; // Read Only</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineCov">          2 :             CSR_RDCYCLEH   : ; // Read Only</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineCov">          2 :             CSR_RDINSTRET  : ; // Read Only</span></a>
<a name="899"><span class="lineNum">     899 </span><span class="lineCov">          2 :             CSR_RDINSTRETH : ; // Read Only</span></a>
<a name="900"><span class="lineNum">     900 </span><span class="lineCov">          4 :             default: ;</span></a>
<a name="901"><span class="lineNum">     901 </span>            :         endcase</a>
<a name="902"><span class="lineNum">     902 </span>            :     end</a>
<a name="903"><span class="lineNum">     903 </span>            : end</a>
<a name="904"><span class="lineNum">     904 </span>            : </a>
<a name="905"><span class="lineNum">     905 </span>            : assign timer_en             = (pipefill == 2'b10);</a>
<a name="906"><span class="lineNum">     906 </span>            : </a>
<a name="907"><span class="lineNum">     907 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="908"><span class="lineNum">     908 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="909"><span class="lineNum">     909 </span><span class="lineCov">         55 :         csr_cycle           &lt;= 64'h0;</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineCov">         55 :         csr_instret         &lt;= 64'h0;</span></a>
<a name="911"><span class="lineNum">     911 </span><span class="lineCov">         55 :         pipefill            &lt;= 2'b00;</span></a>
<a name="912"><span class="lineNum">     912 </span><span class="lineCov">        440 :     end else if (!stall_r) begin</span></a>
<a name="913"><span class="lineNum">     913 </span><span class="lineCov">        220 :         if (pipefill != 2'b10)</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineCov">        110 :             pipefill        &lt;= pipefill + 1'b1;</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineCov">   14742992 :         else begin</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineCov">   14742992 :             csr_cycle       &lt;= csr_cycle + 1'b1;</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineCov">    4031162 :             if (!ex_stall &amp;&amp; !ex_flush) begin</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineCov">   10711830 :                 csr_instret &lt;= csr_instret + 1'b1;</span></a>
<a name="919"><span class="lineNum">     919 </span>            :             end</a>
<a name="920"><span class="lineNum">     920 </span>            :         end</a>
<a name="921"><span class="lineNum">     921 </span>            :     end</a>
<a name="922"><span class="lineNum">     922 </span>            : end</a>
<a name="923"><span class="lineNum">     923 </span>            : </a>
<a name="924"><span class="lineNum">     924 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="925"><span class="lineNum">     925 </span>            : // Register file</a>
<a name="926"><span class="lineNum">     926 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="927"><span class="lineNum">     927 </span>            : // Read address  : ex_src1_sel, ex_src2_sel.</a>
<a name="928"><span class="lineNum">     928 </span>            : // Read data out : reg_rdata1, reg_rdata2</a>
<a name="929"><span class="lineNum">     929 </span>            : // Write enable  : wb_alu2reg</a>
<a name="930"><span class="lineNum">     930 </span>            : // Write address : wb_dst_sel</a>
<a name="931"><span class="lineNum">     931 </span>            : // Write data    : wb_result</a>
<a name="932"><span class="lineNum">     932 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="933"><span class="lineNum">     933 </span>            : </a>
<a name="934"><span class="lineNum">     934 </span>            : // register reading @ execution stage and register forwarding</a>
<a name="935"><span class="lineNum">     935 </span>            : // When the execution result accesses the same register,</a>
<a name="936"><span class="lineNum">     936 </span>            : // the execution result is directly forwarded from the previous</a>
<a name="937"><span class="lineNum">     937 </span>            : // instruction (at write back stage)</a>
<a name="938"><span class="lineNum">     938 </span>            : assign reg_rdata1[31: 0]    = (ex_src1_sel == 5'h0) ? 32'h0 :</a>
<a name="939"><span class="lineNum">     939 </span>            :                               (!wb_flush &amp;&amp; wb_alu2reg &amp;&amp;</a>
<a name="940"><span class="lineNum">     940 </span>            :                                (wb_dst_sel == ex_src1_sel)) ? // register forwarding</a>
<a name="941"><span class="lineNum">     941 </span>            :                                 (wb_mem2reg ? wb_rdata : wb_result) :</a>
<a name="942"><span class="lineNum">     942 </span>            :                                 regs[ex_src1_sel];</a>
<a name="943"><span class="lineNum">     943 </span>            : assign reg_rdata2[31: 0]    = (ex_src2_sel == 5'h0) ? 32'h0 :</a>
<a name="944"><span class="lineNum">     944 </span>            :                               (!wb_flush &amp;&amp; wb_alu2reg &amp;&amp;</a>
<a name="945"><span class="lineNum">     945 </span>            :                                (wb_dst_sel == ex_src2_sel)) ? // register forwarding</a>
<a name="946"><span class="lineNum">     946 </span>            :                                 (wb_mem2reg ? wb_rdata : wb_result) :</a>
<a name="947"><span class="lineNum">     947 </span>            :                                 regs[ex_src2_sel];</a>
<a name="948"><span class="lineNum">     948 </span>            : </a>
<a name="949"><span class="lineNum">     949 </span>            : // register writing @ write back stage</a>
<a name="950"><span class="lineNum">     950 </span><span class="lineCov">   29487194 : always @(posedge clk or negedge resetb) begin</span></a>
<a name="951"><span class="lineNum">     951 </span><span class="lineCov">        110 :     if (!resetb) begin</span></a>
<a name="952"><span class="lineNum">     952 </span><span class="lineCov">         55 :         for(i = 1; i &lt; 32; i = i + 1) regs[i] &lt;= 32'h0;</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineCov">    6839385 :     end else if (wb_alu2reg &amp;&amp; !stall_r &amp;&amp; !(wb_stall || wb_flush)) begin</span></a>
<a name="954"><span class="lineNum">     954 </span><span class="lineCov">    7904157 :         regs[wb_dst_sel]    &lt;= wb_mem2reg ? wb_rdata : wb_result;</span></a>
<a name="955"><span class="lineNum">     955 </span>            :     end</a>
<a name="956"><span class="lineNum">     956 </span>            : end</a>
<a name="957"><span class="lineNum">     957 </span>            : </a>
<a name="958"><span class="lineNum">     958 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="959"><span class="lineNum">     959 </span>            : // for debugging, register name alias</a>
<a name="960"><span class="lineNum">     960 </span>            : ////////////////////////////////////////////////////////////</a>
<a name="961"><span class="lineNum">     961 </span>            : `ifndef SYNTHESIS</a>
<a name="962"><span class="lineNum">     962 </span>            : /* verilator coverage_off */</a>
<a name="963"><span class="lineNum">     963 </span>            : /* Verilator lint_off UNUSED */</a>
<a name="964"><span class="lineNum">     964 </span>            :     wire        [31: 0] x0_zero     = 'd0;</a>
<a name="965"><span class="lineNum">     965 </span>            :     wire        [31: 0] x1_ra       = regs[ 1][31: 0];</a>
<a name="966"><span class="lineNum">     966 </span>            :     wire        [31: 0] x2_sp       = regs[ 2][31: 0];</a>
<a name="967"><span class="lineNum">     967 </span>            :     wire        [31: 0] x3_gp       = regs[ 3][31: 0];</a>
<a name="968"><span class="lineNum">     968 </span>            :     wire        [31: 0] x4_tp       = regs[ 4][31: 0];</a>
<a name="969"><span class="lineNum">     969 </span>            :     wire        [31: 0] x5_t0       = regs[ 5][31: 0];</a>
<a name="970"><span class="lineNum">     970 </span>            :     wire        [31: 0] x6_t1       = regs[ 6][31: 0];</a>
<a name="971"><span class="lineNum">     971 </span>            :     wire        [31: 0] x7_t2       = regs[ 7][31: 0];</a>
<a name="972"><span class="lineNum">     972 </span>            :     wire        [31: 0] x8_s0_fp    = regs[ 8][31: 0];</a>
<a name="973"><span class="lineNum">     973 </span>            :     wire        [31: 0] x9_s1       = regs[ 9][31: 0];</a>
<a name="974"><span class="lineNum">     974 </span>            :     wire        [31: 0] x10_a0      = regs[10][31: 0];</a>
<a name="975"><span class="lineNum">     975 </span>            :     wire        [31: 0] x11_a1      = regs[11][31: 0];</a>
<a name="976"><span class="lineNum">     976 </span>            :     wire        [31: 0] x12_a2      = regs[12][31: 0];</a>
<a name="977"><span class="lineNum">     977 </span>            :     wire        [31: 0] x13_a3      = regs[13][31: 0];</a>
<a name="978"><span class="lineNum">     978 </span>            :     wire        [31: 0] x14_a4      = regs[14][31: 0];</a>
<a name="979"><span class="lineNum">     979 </span>            :     wire        [31: 0] x15_a5      = regs[15][31: 0];</a>
<a name="980"><span class="lineNum">     980 </span>            :     wire        [31: 0] x16_a6      = regs[16][31: 0];</a>
<a name="981"><span class="lineNum">     981 </span>            :     wire        [31: 0] x17_a7      = regs[17][31: 0];</a>
<a name="982"><span class="lineNum">     982 </span>            :     wire        [31: 0] x18_s2      = regs[18][31: 0];</a>
<a name="983"><span class="lineNum">     983 </span>            :     wire        [31: 0] x19_s3      = regs[19][31: 0];</a>
<a name="984"><span class="lineNum">     984 </span>            :     wire        [31: 0] x20_s4      = regs[20][31: 0];</a>
<a name="985"><span class="lineNum">     985 </span>            :     wire        [31: 0] x21_s5      = regs[21][31: 0];</a>
<a name="986"><span class="lineNum">     986 </span>            :     wire        [31: 0] x22_s6      = regs[22][31: 0];</a>
<a name="987"><span class="lineNum">     987 </span>            :     wire        [31: 0] x23_s7      = regs[23][31: 0];</a>
<a name="988"><span class="lineNum">     988 </span>            :     wire        [31: 0] x24_s8      = regs[24][31: 0];</a>
<a name="989"><span class="lineNum">     989 </span>            :     wire        [31: 0] x25_s9      = regs[25][31: 0];</a>
<a name="990"><span class="lineNum">     990 </span>            :     wire        [31: 0] x26_s10     = regs[26][31: 0];</a>
<a name="991"><span class="lineNum">     991 </span>            :     wire        [31: 0] x27_s11     = regs[27][31: 0];</a>
<a name="992"><span class="lineNum">     992 </span>            :     wire        [31: 0] x28_t3      = regs[28][31: 0];</a>
<a name="993"><span class="lineNum">     993 </span>            :     wire        [31: 0] x29_t4      = regs[29][31: 0];</a>
<a name="994"><span class="lineNum">     994 </span>            :     wire        [31: 0] x30_t5      = regs[30][31: 0];</a>
<a name="995"><span class="lineNum">     995 </span>            :     wire        [31: 0] x31_t6      = regs[31][31: 0];</a>
<a name="996"><span class="lineNum">     996 </span>            :     reg         [31: 0] wb_insn;</a>
<a name="997"><span class="lineNum">     997 </span>            :     reg         [ 1: 0] wb_break;</a>
<a name="998"><span class="lineNum">     998 </span>            :     reg         [31: 0] wb_raddress;</a>
<a name="999"><span class="lineNum">     999 </span>            :     reg                 wb_system;</a>
<a name="1000"><span class="lineNum">    1000 </span>            :     reg                 wb_ld_align_excp;</a>
<a name="1001"><span class="lineNum">    1001 </span>            : </a>
<a name="1002"><span class="lineNum">    1002 </span>            : always @(posedge clk or negedge resetb) begin</a>
<a name="1003"><span class="lineNum">    1003 </span>            :     if (!resetb) begin</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         wb_pc               &lt;= RESETVEC;</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         wb_insn             &lt;= 32'h0;</a>
<a name="1006"><span class="lineNum">    1006 </span>            :         wb_break            &lt;= 2'b00;</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         wb_system           &lt;= 1'b0;</a>
<a name="1008"><span class="lineNum">    1008 </span>            :         wb_ld_align_excp    &lt;= 1'b0;</a>
<a name="1009"><span class="lineNum">    1009 </span>            :     end else if (!ex_stall) begin</a>
<a name="1010"><span class="lineNum">    1010 </span>            :         wb_pc               &lt;= ex_pc;</a>
<a name="1011"><span class="lineNum">    1011 </span>            :         wb_insn             &lt;= ex_insn;</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         wb_break            &lt;= ex_imm[1:0];</a>
<a name="1013"><span class="lineNum">    1013 </span>            :         wb_system           &lt;= ex_systemcall;</a>
<a name="1014"><span class="lineNum">    1014 </span>            :         wb_ld_align_excp    &lt;= ex_ld_align_excp;</a>
<a name="1015"><span class="lineNum">    1015 </span>            :     end</a>
<a name="1016"><span class="lineNum">    1016 </span>            : end</a>
<a name="1017"><span class="lineNum">    1017 </span>            : </a>
<a name="1018"><span class="lineNum">    1018 </span>            : always @(posedge clk) begin</a>
<a name="1019"><span class="lineNum">    1019 </span>            :     if (!ex_stall) begin</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         wb_raddress         &lt;= dmem_raddr[31:0];</a>
<a name="1021"><span class="lineNum">    1021 </span>            :     end</a>
<a name="1022"><span class="lineNum">    1022 </span>            : end</a>
<a name="1023"><span class="lineNum">    1023 </span>            : </a>
<a name="1024"><span class="lineNum">    1024 </span>            : function [31:0] set_reg;</a>
<a name="1025"><span class="lineNum">    1025 </span>            :     input [ 4:0] regn;</a>
<a name="1026"><span class="lineNum">    1026 </span>            :     input [31:0] data;</a>
<a name="1027"><span class="lineNum">    1027 </span>            : begin</a>
<a name="1028"><span class="lineNum">    1028 </span>            :     /* verilator lint_off BLKSEQ */</a>
<a name="1029"><span class="lineNum">    1029 </span>            :     regs[regn] = data;</a>
<a name="1030"><span class="lineNum">    1030 </span>            :     /* verilator lint_on BLKSEQ */</a>
<a name="1031"><span class="lineNum">    1031 </span>            :     set_reg = data;</a>
<a name="1032"><span class="lineNum">    1032 </span>            : end</a>
<a name="1033"><span class="lineNum">    1033 </span>            : endfunction</a>
<a name="1034"><span class="lineNum">    1034 </span>            : </a>
<a name="1035"><span class="lineNum">    1035 </span>            : /* verilator coverage_on */</a>
<a name="1036"><span class="lineNum">    1036 </span>            : /* Verilator lint_on UNUSED */</a>
<a name="1037"><span class="lineNum">    1037 </span>            : `endif // SYNTHESIS</a>
<a name="1038"><span class="lineNum">    1038 </span>            : </a>
<a name="1039"><span class="lineNum">    1039 </span>            : endmodule</a>
<a name="1040"><span class="lineNum">    1040 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>

</body>
</html>
