Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 19:31:33 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (7)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_m/imageBRO/output_register.douta_reg_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_m/imageBRO/output_register.douta_reg_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.729    -2959.827                   2723                25245       -0.444       -0.846                      3                25245        0.538        0.000                       0                  5434  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_out_audio_clk_wiz   {0.000 5.087}        10.173          98.298          
  clk_pixel_clk_wiz_0     {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0      {0.000 1.347}        2.694           371.250         
  clkfbout_audio_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     3  
  clk_out_audio_clk_wiz         6.360        0.000                      0                  924        0.119        0.000                      0                  924        4.587        0.000                       0                   188  
  clk_pixel_clk_wiz_0          -8.729    -2414.856                   2600                24320        0.003        0.000                      0                24320        5.484        0.000                       0                  5229  
  clk_tmds_clk_wiz_0                                                                                                                                                        0.538        0.000                       0                     8  
  clkfbout_audio_clk_wiz                                                                                                                                                   47.845        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clk_wiz_0    clk_out_audio_clk_wiz       -4.534     -544.970                    123                  123       -0.444       -0.846                      3                  123  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                mbf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               macw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000                macw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                macw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_audio_clk_wiz
  To Clock:  clk_out_audio_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        6.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 my_playback/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_playback/counter_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.903ns (53.008%)  route 1.687ns (46.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.833 - 10.173 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  mbf/O
                         net (fo=2, unplaced)         0.584     2.920    macw/clk_in
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     1.440 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.240    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  macw/clkout1_buf/O
                         net (fo=186, unplaced)       0.584     2.920    my_playback/clk_m
                         FDRE                                         r  my_playback/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  my_playback/counter_reg[4]/Q
                         net (fo=26, unplaced)        1.049     4.425    my_playback/counter_reg_n_0_[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     5.122 r  my_playback/counter_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.131    my_playback/counter_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.245 r  my_playback/counter_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.245    my_playback/counter_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.574 r  my_playback/counter_reg[12]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     6.203    my_playback/data0[12]
                         LUT2 (Prop_lut2_I1_O)        0.307     6.510 r  my_playback/counter[12]_rep_i_1/O
                         net (fo=1, unplaced)         0.000     6.510    my_playback/counter[12]_rep_i_1_n_0
                         FDRE                                         r  my_playback/counter_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.303    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.394 r  mbf/O
                         net (fo=2, unplaced)         0.439    12.833    macw/clk_in
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290    11.543 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    12.303    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.091    12.394 r  macw/clkout1_buf/O
                         net (fo=186, unplaced)       0.439    12.833    my_playback/clk_m
                         FDRE                                         r  my_playback/counter_reg[12]_rep/C
                         clock pessimism              0.115    12.948    
                         clock uncertainty           -0.107    12.841    
                         FDRE (Setup_fdre_C_D)        0.029    12.870    my_playback/counter_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  6.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 my_pdm/ff_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_pdm/ff_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.288ns (78.063%)  route 0.081ns (21.937%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  mbf/O
                         net (fo=2, unplaced)         0.114     0.686    macw/clk_in
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.209 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.546    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  macw/clkout1_buf/O
                         net (fo=186, unplaced)       0.114     0.686    my_pdm/clk_m
                         FDRE                                         r  my_pdm/ff_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  my_pdm/ff_out_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.908    my_playback/Q[0]
                         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.055 r  my_playback/ff_out_reg[3]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.055    my_pdm/D[0]
                         FDRE                                         r  my_pdm/ff_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  mbf/O
                         net (fo=2, unplaced)         0.259     1.039    macw/clk_in
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643     0.396 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     0.751    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  macw/clkout1_buf/O
                         net (fo=186, unplaced)       0.259     1.039    my_pdm/clk_m
                         FDRE                                         r  my_pdm/ff_out_reg[0]/C
                         clock pessimism             -0.208     0.831    
                         FDRE (Hold_fdre_C_D)         0.105     0.936    my_pdm/ff_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_audio_clk_wiz
Waveform(ns):       { 0.000 5.087 }
Period(ns):         10.173
Sources:            { macw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.173      7.281                my_playback/bram_ball_bounce/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.173      203.187              macw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.087       4.587                audio_sample_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.087       4.587                audio_sample_valid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :         2600  Failing Endpoints,  Worst Slack       -8.729ns,  Total Violation    -2414.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.729ns  (required time - arrival time)
  Source:                 com_sprite_m/m1x/pdt_int_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/balloutlinepipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.913ns  (logic 11.052ns (50.436%)  route 10.861ns (49.564%))
  Logic Levels:           30  (CARRY4=18 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 16.344 - 13.468 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  mbf/O
                         net (fo=2, unplaced)         0.584     2.920    mhdmicw/clk_ref
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     1.440 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.240    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  mhdmicw/clkout1_buf/O
                         net (fo=5228, unplaced)      0.800     3.136    com_sprite_m/m1x/clk_pixel
                         FDRE                                         r  com_sprite_m/m1x/pdt_int_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.438     3.574 r  com_sprite_m/m1x/pdt_int_reg[5][0]/Q
                         net (fo=10, unplaced)        0.709     4.283    com_sprite_m/m1x/pdt_int_reg[5]_29[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.110 r  com_sprite_m/m1x/onboard_pipe_reg[0]_i_120/CO[3]
                         net (fo=1, unplaced)         0.009     5.119    com_sprite_m/m1x/onboard_pipe_reg[0]_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.448 r  com_sprite_m/m1x/p_0_out__0_i_89/O[3]
                         net (fo=3, unplaced)         0.636     6.084    com_sprite_m/m1x/p_0_out__0_i_89_n_4
                         LUT3 (Prop_lut3_I1_O)        0.307     6.391 r  com_sprite_m/m1x/p_0_out__0_i_64/O
                         net (fo=1, unplaced)         0.333     6.724    com_sprite_m/m1x/p_0_out__0_i_64_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.250 r  com_sprite_m/m1x/p_0_out__0_i_37/CO[3]
                         net (fo=1, unplaced)         0.000     7.250    com_sprite_m/m1x/p_0_out__0_i_37_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.598 r  com_sprite_m/m1x/p_0_out__0_i_22/O[1]
                         net (fo=2, unplaced)         0.622     8.220    com_sprite_m/m1x/pos_x_3201_in[13]
                         LUT2 (Prop_lut2_I0_O)        0.306     8.526 r  com_sprite_m/m1x/p_0_out__0_i_25/O
                         net (fo=1, unplaced)         0.000     8.526    com_sprite_m/m1x/p_0_out__0_i_25_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.076 r  com_sprite_m/m1x/p_0_out__0_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     9.076    com_sprite_m/m1x/p_0_out__0_i_12_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.405 r  com_sprite_m/m1x/p_0_out__0_i_10/O[3]
                         net (fo=2, unplaced)         0.819    10.224    com_sprite_m/m1x/pos_x_32[19]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.063 r  com_sprite_m/m1x/p_0_out__0_i_14/CO[3]
                         net (fo=1, unplaced)         0.009    11.072    com_sprite_m/m1x/p_0_out__0_i_14_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.328 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_25/O[2]
                         net (fo=1, unplaced)         0.813    12.141    com_sprite_m/m1x/p_0_in[13]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    12.844 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    12.844    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_17_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.079 f  com_sprite_m/m1x/isballpipe_reg[0]_i_51/O[0]
                         net (fo=8, unplaced)         0.779    13.858    com_sprite_m/m1x/isballpipe_reg[0]_i_51_n_7
                         LUT5 (Prop_lut5_I1_O)        0.320    14.178 r  com_sprite_m/m1x/ballwhitepipe[0]_i_224/O
                         net (fo=1, unplaced)         0.000    14.178    com_sprite_m/m1x/ballwhitepipe[0]_i_224_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.411    14.589 r  com_sprite_m/m1x/ballwhitepipe_reg[0]_i_166/CO[3]
                         net (fo=7, unplaced)         0.953    15.542    com_sprite_m/m1x/ballwhitepipe_reg[0]_i_166_n_0
                         LUT4 (Prop_lut4_I2_O)        0.118    15.660 r  com_sprite_m/m1x/ballwhitepipe[0]_i_137/O
                         net (fo=1, unplaced)         0.000    15.660    com_sprite_m/m1x/p_3_out[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553    16.213 r  com_sprite_m/m1x/ballwhitepipe_reg[0]_i_69/CO[3]
                         net (fo=1, unplaced)         0.009    16.222    com_sprite_m/m1x/ballwhitepipe_reg[0]_i_69_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.551 r  com_sprite_m/m1x/ballwhitepipe_reg[0]_i_37/O[3]
                         net (fo=26, unplaced)        0.684    17.235    com_sprite_m/m1x/p_2_out[7]
                         LUT5 (Prop_lut5_I4_O)        0.307    17.542 f  com_sprite_m/m1x/ballwhitepipe[0]_i_41/O
                         net (fo=5, unplaced)         0.477    18.019    com_sprite_m/m1x/ballwhitepipe[0]_i_41_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    18.143 r  com_sprite_m/m1x/ballwhitepipe[0]_i_120/O
                         net (fo=2, unplaced)         0.460    18.603    com_sprite_m/m1x/ballwhitepipe[0]_i_120_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.727 r  com_sprite_m/m1x/ballwhitepipe[0]_i_124/O
                         net (fo=1, unplaced)         0.000    18.727    com_sprite_m/m1x/ballwhitepipe[0]_i_124_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.975 r  com_sprite_m/m1x/ballwhitepipe_reg[0]_i_61/O[3]
                         net (fo=3, unplaced)         0.439    19.414    com_sprite_m/m1x/ballwhitepipe_reg[0]_i_61_n_4
                         LUT5 (Prop_lut5_I3_O)        0.307    19.721 f  com_sprite_m/m1x/ballwhitepipe[0]_i_68/O
                         net (fo=2, unplaced)         0.460    20.181    com_sprite_m/m1x/ballwhitepipe[0]_i_68_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    20.305 r  com_sprite_m/m1x/ballwhitepipe[0]_i_28/O
                         net (fo=2, unplaced)         0.913    21.218    com_sprite_m/m1x/ballwhitepipe[0]_i_28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    21.342 r  com_sprite_m/m1x/ballwhitepipe[0]_i_32/O
                         net (fo=1, unplaced)         0.000    21.342    com_sprite_m/m1x/ballwhitepipe[0]_i_32_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.743 r  com_sprite_m/m1x/ballwhitepipe_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    21.743    com_sprite_m/m1x/ballwhitepipe_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    21.978 r  com_sprite_m/m1x/ballwhitepipe_reg[0]_i_6/O[0]
                         net (fo=2, unplaced)         0.657    22.635    com_sprite_m/m1x/ballwhitepipe_reg[0]_i_6_n_7
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    23.191 r  com_sprite_m/m1x/ballwhitepipe_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009    23.200    com_sprite_m/m1x/ballwhitepipe_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.548 f  com_sprite_m/m1x/ballwhitepipe_reg[0]_i_2/O[1]
                         net (fo=2, unplaced)         0.622    24.170    com_sprite_m/m1x/balldistance[5]
                         LUT6 (Prop_lut6_I4_O)        0.306    24.476 r  com_sprite_m/m1x/balloutlinepipe[0]_i_2/O
                         net (fo=1, unplaced)         0.449    24.925    com_sprite_m/m1x/balloutlinepipe[0]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    25.049 r  com_sprite_m/m1x/balloutlinepipe[0]_i_1/O
                         net (fo=1, unplaced)         0.000    25.049    com_sprite_m/balloutline
                         FDRE                                         r  com_sprite_m/balloutlinepipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  mbf/O
                         net (fo=2, unplaced)         0.439    16.128    mhdmicw/clk_ref
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290    14.838 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    15.598    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  mhdmicw/clkout1_buf/O
                         net (fo=5228, unplaced)      0.655    16.344    com_sprite_m/clk_pixel
                         FDRE                                         r  com_sprite_m/balloutlinepipe_reg[0]/C
                         clock pessimism              0.115    16.459    
                         clock uncertainty           -0.168    16.291    
                         FDRE (Setup_fdre_C_D)        0.029    16.320    com_sprite_m/balloutlinepipe_reg[0]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -25.049    
  -------------------------------------------------------------------
                         slack                                 -8.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.796%)  route 0.468ns (66.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  mbf/O
                         net (fo=2, unplaced)         0.114     0.686    mhdmicw/clk_ref
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.209 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.546    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  mhdmicw/clkout1_buf/O
                         net (fo=5228, unplaced)      0.210     0.782    red_ser/clk_pixel
                         FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.923 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, unplaced)         0.131     1.054    red_ser/blue_ser/pwup_rst
                         LUT2 (Prop_lut2_I1_O)        0.098     1.152 r  red_ser/primary_i_1/O
                         net (fo=6, unplaced)         0.337     1.489    blue_ser/RST0
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  mbf/O
                         net (fo=2, unplaced)         0.259     1.039    mhdmicw/clk_ref
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643     0.396 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     0.751    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  mhdmicw/clkout1_buf/O
                         net (fo=5228, unplaced)      0.355     1.135    blue_ser/clk_pixel
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism             -0.208     0.927    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     1.486    blue_ser/primary
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576               gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484                com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484                com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_clk_wiz
  To Clock:  clkfbout_audio_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { macw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               macw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               macw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               mhdmicw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_out_audio_clk_wiz

Setup :          123  Failing Endpoints,  Worst Slack       -4.534ns,  Total Violation     -544.970ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation       -0.846ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 gameplay_module/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_playback/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.024ns  (clk_out_audio_clk_wiz rise@3326.623ns - clk_pixel_clk_wiz_0 rise@3326.599ns)
  Data Path Delay:        3.057ns  (logic 0.875ns (28.623%)  route 2.182ns (71.377%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 3329.283 - 3326.623 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 3329.735 - 3326.599 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   3326.599  3326.599 r  
    N15                                               0.000  3326.599 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.599    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  3328.040 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800  3328.839    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096  3328.935 r  mbf/O
                         net (fo=2, unplaced)         0.584  3329.519    mhdmicw/clk_ref
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480  3328.040 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800  3328.839    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096  3328.935 r  mhdmicw/clkout1_buf/O
                         net (fo=5228, unplaced)      0.800  3329.735    gameplay_module/clk_pixel
                         FDRE                                         r  gameplay_module/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456  3330.191 r  gameplay_module/state_reg[2]/Q
                         net (fo=87, unplaced)        0.837  3331.028    gameplay_module/state_out[2]
                         LUT5 (Prop_lut5_I2_O)        0.295  3331.323 f  gameplay_module/counter[15]_i_4/O
                         net (fo=3, unplaced)         0.467  3331.790    gameplay_module/playing_back_hole_reg
                         LUT6 (Prop_lut6_I0_O)        0.124  3331.914 r  gameplay_module/counter[15]_i_1/O
                         net (fo=112, unplaced)       0.878  3332.792    my_playback/p_0_in
                         FDRE                                         r  my_playback/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                   3326.623  3326.623 r  
    N15                                               0.000  3326.623 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.623    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  3327.993 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760  3328.753    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091  3328.844 r  mbf/O
                         net (fo=2, unplaced)         0.439  3329.283    macw/clk_in
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290  3327.993 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760  3328.753    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.091  3328.844 r  macw/clkout1_buf/O
                         net (fo=186, unplaced)       0.439  3329.283    my_playback/clk_m
                         FDRE                                         r  my_playback/counter_reg[0]/C
                         clock pessimism              0.115  3329.398    
                         clock uncertainty           -0.707  3328.691    
                         FDRE (Setup_fdre_C_R)       -0.433  3328.258    my_playback/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       3328.258    
                         arrival time                       -3332.792    
  -------------------------------------------------------------------
                         slack                                 -4.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.444ns  (arrival time - required time)
  Source:                 gameplay_module/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            prev_start_playback_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.239ns (59.247%)  route 0.164ns (40.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  mbf/O
                         net (fo=2, unplaced)         0.114     0.686    mhdmicw/clk_ref
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.209 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.546    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  mhdmicw/clkout1_buf/O
                         net (fo=5228, unplaced)      0.210     0.782    gameplay_module/clk_pixel
                         FDRE                                         r  gameplay_module/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.923 f  gameplay_module/state_reg[0]/Q
                         net (fo=44, unplaced)        0.164     1.087    gameplay_module/state_out[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.185 r  gameplay_module/prev_start_playback_hole_i_1/O
                         net (fo=1, unplaced)         0.000     1.185    p_0_in
                         FDRE                                         r  prev_start_playback_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  mbf/O
                         net (fo=2, unplaced)         0.259     1.039    macw/clk_in
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643     0.396 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     0.751    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  macw/clkout1_buf/O
                         net (fo=186, unplaced)       0.259     1.039    clk_m
                         FDRE                                         r  prev_start_playback_hole_reg/C
                         clock pessimism             -0.208     0.831    
                         clock uncertainty            0.707     1.538    
                         FDRE (Hold_fdre_C_D)         0.091     1.629    prev_start_playback_hole_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                 -0.444    





