// Seed: 1324434698
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_5 = id_3#(.id_1(-1), .id_4(-1), .id_1(-1), .id_5(1), .id_4(1), .id_3(1));
  logic id_6;
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd62
) (
    inout supply1 _id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply0 id_6
);
  wire [1 : id_0] id_8;
  assign id_2 = 1;
  logic id_9 = id_0;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9
  );
  assign id_6 = id_1;
endmodule
