// Seed: 1512818979
module module_0;
  wire id_2, id_3;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  for (id_3 = 1; 1; id_3 = id_1 - id_2) assign id_3 = 1;
  wor id_4 = id_3;
  module_0 modCall_1 ();
  reg id_5;
  initial begin : LABEL_0
    disable id_6;
    id_3 = id_2;
    id_6 <= 1;
    id_5 <= 1'b0;
    id_1 = id_6;
  end
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  supply1 id_2;
  assign id_1 = id_2;
  wire id_3;
  module_0 modCall_1 ();
  assign id_2 = 1'b0;
  assign id_1 = 1;
endmodule
