/*
 * Copyright 2018,2020 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __DT_BINDINGS_CLOCK_S32GEN1_H
#define __DT_BINDINGS_CLOCK_S32GEN1_H

#define S32GEN1_CLK_PLAT_BASE			10000
#define S32GEN1_CLK(N)				((N) + S32GEN1_CLK_PLAT_BASE)
#define S32GEN1_CLK_ARR_INDEX(N)		((N) - S32GEN1_CLK_PLAT_BASE)

#define	S32GEN1_CLK_DUMMY			S32GEN1_CLK(0)
#define	S32GEN1_CLK_FIRC			S32GEN1_CLK(1)
#define	S32GEN1_CLK_SIRC			S32GEN1_CLK(2)
#define	S32GEN1_CLK_FXOSC			S32GEN1_CLK(3)
#define	S32GEN1_CLK_SXOSC			S32GEN1_CLK(4)
/* ARM PLL */
#define	S32GEN1_CLK_ARMPLL_SRC_SEL		S32GEN1_CLK(5)
#define	S32GEN1_CLK_ARMPLL_VCO			S32GEN1_CLK(6)
#define	S32GEN1_CLK_ARMPLL_PHI0			S32GEN1_CLK(7)
#define	S32GEN1_CLK_ARMPLL_PHI1			S32GEN1_CLK(8)
#define	S32GEN1_CLK_ARMPLL_DFS1			S32GEN1_CLK(9)
#define	S32GEN1_CLK_ARMPLL_DFS2			S32GEN1_CLK(10)
#define	S32GEN1_CLK_ARMPLL_DFS3			S32GEN1_CLK(11)
#define	S32GEN1_CLK_ARMPLL_DFS4			S32GEN1_CLK(12)
#define	S32GEN1_CLK_ARMPLL_DFS5			S32GEN1_CLK(13)
#define	S32GEN1_CLK_ARMPLL_DFS6			S32GEN1_CLK(14)
/* PERIPH PLL */
#define	S32GEN1_CLK_PERIPHPLL_SRC_SEL		S32GEN1_CLK(15)
#define	S32GEN1_CLK_PERIPHPLL_VCO		S32GEN1_CLK(16)
#define	S32GEN1_CLK_PERIPHPLL_PHI0		S32GEN1_CLK(17)
#define	S32GEN1_CLK_PERIPHPLL_PHI1		S32GEN1_CLK(18)
#define	S32GEN1_CLK_PERIPHPLL_PHI2		S32GEN1_CLK(19)
#define	S32GEN1_CLK_PERIPHPLL_PHI3		S32GEN1_CLK(20)
#define	S32GEN1_CLK_PERIPHPLL_PHI4		S32GEN1_CLK(21)
#define	S32GEN1_CLK_PERIPHPLL_PHI5		S32GEN1_CLK(22)
#define	S32GEN1_CLK_PERIPHPLL_PHI6		S32GEN1_CLK(23)
#define	S32GEN1_CLK_PERIPHPLL_PHI7		S32GEN1_CLK(24)
#define	S32GEN1_CLK_PERIPHPLL_DFS1		S32GEN1_CLK(25)
#define	S32GEN1_CLK_PERIPHPLL_DFS2		S32GEN1_CLK(26)
#define	S32GEN1_CLK_PERIPHPLL_DFS3		S32GEN1_CLK(27)
#define	S32GEN1_CLK_PERIPHPLL_DFS4		S32GEN1_CLK(28)
#define	S32GEN1_CLK_PERIPHPLL_DFS5		S32GEN1_CLK(29)
#define	S32GEN1_CLK_PERIPHPLL_DFS6		S32GEN1_CLK(30)
/* DDR PLL */
#define	S32GEN1_CLK_DDRPLL_SRC_SEL		S32GEN1_CLK(31)
#define	S32GEN1_CLK_DDRPLL_VCO			S32GEN1_CLK(32)
#define	S32GEN1_CLK_DDRPLL_PHI0			S32GEN1_CLK(33)
/* ACCEL PLL */
#define	S32GEN1_CLK_ACCELPLL_SRC_SEL		S32GEN1_CLK(34)
#define	S32GEN1_CLK_ACCELPLL_VCO		S32GEN1_CLK(35)
#define	S32GEN1_CLK_ACCELPLL_PHI0		S32GEN1_CLK(36)
#define	S32GEN1_CLK_ACCELPLL_PHI1		S32GEN1_CLK(37)
/* Cores Clock */
#define	S32GEN1_CLK_CORES_SEL			S32GEN1_CLK(38)
#define	S32GEN1_CLK_CORE			S32GEN1_CLK(39)
#define	S32GEN1_CLK_CORE2			S32GEN1_CLK(40)
#define	S32GEN1_CLK_COREDBG			S32GEN1_CLK(41)
/* LINFLEX Clock */
#define	S32GEN1_CLK_LIN_BAUD			S32GEN1_CLK(42)
#define	S32GEN1_CLK_LIN				S32GEN1_CLK(43)
/* DSPI Clock*/
#define S32GEN1_CLK_DSPI			S32GEN1_CLK(44)
/* XBAR Clock */
#define S32GEN1_CLK_XBAR_SEL			S32GEN1_CLK(45)
#define S32GEN1_CLK_XBAR			S32GEN1_CLK(46)
#define S32GEN1_CLK_XBAR_DIV2			S32GEN1_CLK(47)
#define S32GEN1_CLK_XBAR_DIV3			S32GEN1_CLK(48)
#define S32GEN1_CLK_XBAR_DIV4			S32GEN1_CLK(49)
#define S32GEN1_CLK_XBAR_DIV6			S32GEN1_CLK(50)
/* SDHC Clock */
#define S32GEN1_CLK_SDHC_SEL			S32GEN1_CLK(51)
#define S32GEN1_CLK_SDHC			S32GEN1_CLK(52)
/* CAN Clock */
#define	S32GEN1_CLK_CAN				S32GEN1_CLK(53)
/* DDR Clock */
#define	S32GEN1_CLK_DDR				S32GEN1_CLK(54)
/* GMAC Clock */
#define	S32GEN1_CLK_GMAC_0_TX_SEL		S32GEN1_CLK(55)
#define	S32GEN1_CLK_GMAC_0_TX			S32GEN1_CLK(56)
#define	S32GEN1_CLK_GMAC_0_RX_SEL		S32GEN1_CLK(57)
#define	S32GEN1_CLK_GMAC_0_RX			S32GEN1_CLK(58)
/* A53 Clock */
#define	S32GEN1_CLK_A53				S32GEN1_CLK(59)
#define	S32GEN1_CLK_A53_DIV2			S32GEN1_CLK(60)
#define	S32GEN1_CLK_A53_DIV10			S32GEN1_CLK(61)
/* QSPI Clock*/
#define S32GEN1_CLK_QSPI_SEL			S32GEN1_CLK(62)
#define S32GEN1_CLK_QSPI_2X			S32GEN1_CLK(63)
#define S32GEN1_CLK_QSPI_1X			S32GEN1_CLK(64)
/* ACCEL_3 (SPT) Clock */
#define S32GEN1_CLK_ACCEL_3			S32GEN1_CLK(65)
#define S32GEN1_CLK_ACCEL_3_DIV3		S32GEN1_CLK(66)
/* ACCEL_4 (LAX) Clock */
#define S32GEN1_CLK_ACCEL_4			S32GEN1_CLK(67)
/* SerDes Clocks */
#define	S32GEN1_CLK_SERDES_INT_REF		S32GEN1_CLK(68)
#define	S32GEN1_CLK_SERDES_EXT_REF		S32GEN1_CLK(69)
#define	S32GEN1_CLK_SERDES_0_LANE_0		S32GEN1_CLK(70)
#define	S32GEN1_CLK_SERDES_0_LANE_1		S32GEN1_CLK(71)
#define	S32GEN1_CLK_SERDES_1_LANE_0		S32GEN1_CLK(72)
#define	S32GEN1_CLK_SERDES_1_LANE_1		S32GEN1_CLK(73)
/* PFE Clocks */
#define	S32GEN1_CLK_PFE_PE_SEL			S32GEN1_CLK(74)
#define	S32GEN1_CLK_PFE_PE			S32GEN1_CLK(75)
#define	S32GEN1_CLK_PFE_SYS			S32GEN1_CLK(76)
#define	S32GEN1_CLK_PFE_EMAC_0_TX_SEL		S32GEN1_CLK(77)
#define	S32GEN1_CLK_PFE_EMAC_0_TX		S32GEN1_CLK(78)
#define	S32GEN1_CLK_PFE_EMAC_0_RX_SEL		S32GEN1_CLK(79)
#define	S32GEN1_CLK_PFE_EMAC_0_RX		S32GEN1_CLK(80)
#define	S32GEN1_CLK_PFE_EMAC_1_TX_SEL		S32GEN1_CLK(81)
#define	S32GEN1_CLK_PFE_EMAC_1_TX		S32GEN1_CLK(82)
#define	S32GEN1_CLK_PFE_EMAC_1_RX_SEL		S32GEN1_CLK(83)
#define	S32GEN1_CLK_PFE_EMAC_1_RX		S32GEN1_CLK(84)
#define	S32GEN1_CLK_PFE_EMAC_2_TX_SEL		S32GEN1_CLK(85)
#define	S32GEN1_CLK_PFE_EMAC_2_TX		S32GEN1_CLK(86)
#define	S32GEN1_CLK_PFE_EMAC_2_RX_SEL		S32GEN1_CLK(87)
#define	S32GEN1_CLK_PFE_EMAC_2_RX		S32GEN1_CLK(88)
/* PER Clock */
#define	S32GEN1_CLK_PER_SEL			S32GEN1_CLK(89)
#define	S32GEN1_CLK_PER				S32GEN1_CLK(90)
/* FTM clocks */
#define	S32GEN1_CLK_FTM0_REF_SEL		S32GEN1_CLK(91)
#define	S32GEN1_CLK_FTM0_REF			S32GEN1_CLK(92)
#define	S32GEN1_CLK_FTM1_REF_SEL		S32GEN1_CLK(93)
#define	S32GEN1_CLK_FTM1_REF			S32GEN1_CLK(94)
/* GMAC1 Clock */
#define	S32GEN1_CLK_GMAC_1_TX_SEL		S32GEN1_CLK(95)
#define	S32GEN1_CLK_GMAC_1_TX			S32GEN1_CLK(96)
/* Partition blocks */
#define S32GEN1_CLK_SDHC_PART_BLOCK		S32GEN1_CLK(97)
#define S32GEN1_CLK_DDR_PART_BLOCK		S32GEN1_CLK(98)
#define S32GEN1_CLK_PFE0_TX_PART_BLOCK		S32GEN1_CLK(99)
#define S32GEN1_CLK_PFE1_TX_PART_BLOCK		S32GEN1_CLK(100)
#define S32GEN1_CLK_PFE2_TX_PART_BLOCK		S32GEN1_CLK(101)
#define S32GEN1_CLK_PFE_SYS_PART_BLOCK		S32GEN1_CLK(102)

#define	S32GEN1_CLK_END				S32GEN1_CLK(103)
#endif /* __DT_BINDINGS_CLOCK_S32GEN1_H */
