{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663770322354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663770322354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 11:25:22 2022 " "Processing started: Wed Sep 21 11:25:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663770322354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1663770322354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Aula2Atividade -c Aula2Atividade " "Command: quartus_sta Aula2Atividade -c Aula2Atividade" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1663770322354 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1663770322455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1663770323247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1663770323247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770323299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770323299 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1663770323690 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula2Atividade.sdc " "Synopsys Design Constraints File file not found: 'Aula2Atividade.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1663770323709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770323709 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1663770323710 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registradorGenerico:PC\|DOUT\[0\] registradorGenerico:PC\|DOUT\[0\] " "create_clock -period 1.000 -name registradorGenerico:PC\|DOUT\[0\] registradorGenerico:PC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1663770323710 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663770323710 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~0  from: dataf  to: combout " "Cell: ROM1\|memROM~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~2  from: dataf  to: combout " "Cell: ROM1\|memROM~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~4  from: dataa  to: combout " "Cell: ROM1\|memROM~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datad  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datae  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: dataa  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: datab  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: datae  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770323711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1663770323711 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1663770323712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663770323712 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1663770323713 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1663770323720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663770323742 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663770323742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.817 " "Worst-case setup slack is -15.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.817            -123.201 registradorGenerico:PC\|DOUT\[0\]  " "  -15.817            -123.201 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.706            -493.324 KEY\[0\]  " "  -10.706            -493.324 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770323744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.203 " "Worst-case hold slack is -6.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.203            -234.731 KEY\[0\]  " "   -6.203            -234.731 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.397              -9.567 registradorGenerico:PC\|DOUT\[0\]  " "   -1.397              -9.567 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770323749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663770323752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663770323755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.870 " "Worst-case minimum pulse width slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870             -49.167 registradorGenerico:PC\|DOUT\[0\]  " "   -0.870             -49.167 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621             -67.921 KEY\[0\]  " "   -0.621             -67.921 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770323762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770323762 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1663770323785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1663770323827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1663770325065 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~0  from: dataf  to: combout " "Cell: ROM1\|memROM~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~2  from: dataf  to: combout " "Cell: ROM1\|memROM~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~4  from: dataa  to: combout " "Cell: ROM1\|memROM~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datad  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datae  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: dataa  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: datab  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: datae  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770325163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1663770325163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663770325164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663770325180 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663770325180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.646 " "Worst-case setup slack is -15.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.646            -121.377 registradorGenerico:PC\|DOUT\[0\]  " "  -15.646            -121.377 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.291            -473.810 KEY\[0\]  " "  -10.291            -473.810 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770325185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.165 " "Worst-case hold slack is -6.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.165            -240.132 KEY\[0\]  " "   -6.165            -240.132 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.574             -10.392 registradorGenerico:PC\|DOUT\[0\]  " "   -1.574             -10.392 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770325194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663770325197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663770325201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.039 " "Worst-case minimum pulse width slack is -1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039             -59.525 registradorGenerico:PC\|DOUT\[0\]  " "   -1.039             -59.525 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545             -63.565 KEY\[0\]  " "   -0.545             -63.565 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770325204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770325204 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1663770325227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1663770325499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1663770326659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~0  from: dataf  to: combout " "Cell: ROM1\|memROM~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~2  from: dataf  to: combout " "Cell: ROM1\|memROM~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~4  from: dataa  to: combout " "Cell: ROM1\|memROM~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datad  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datae  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: dataa  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: datab  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: datae  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770326786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1663770326786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663770326787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663770326793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663770326793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.921 " "Worst-case setup slack is -7.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.921             -61.720 registradorGenerico:PC\|DOUT\[0\]  " "   -7.921             -61.720 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.981            -263.627 KEY\[0\]  " "   -5.981            -263.627 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770326796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.992 " "Worst-case hold slack is -2.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992            -112.206 KEY\[0\]  " "   -2.992            -112.206 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -4.234 registradorGenerico:PC\|DOUT\[0\]  " "   -0.665              -4.234 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770326806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663770326811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663770326814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.671 " "Worst-case minimum pulse width slack is -0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671             -59.352 KEY\[0\]  " "   -0.671             -59.352 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -4.660 registradorGenerico:PC\|DOUT\[0\]  " "   -0.194              -4.660 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770326817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770326817 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1663770326835 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~0  from: dataf  to: combout " "Cell: ROM1\|memROM~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~2  from: dataf  to: combout " "Cell: ROM1\|memROM~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~4  from: dataa  to: combout " "Cell: ROM1\|memROM~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datad  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datae  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: dataa  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: datab  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~1  from: datae  to: combout " "Cell: decoderInstru\|saida\[4\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1663770327044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1663770327044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663770327045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663770327048 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663770327048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.278 " "Worst-case setup slack is -7.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.278             -56.745 registradorGenerico:PC\|DOUT\[0\]  " "   -7.278             -56.745 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.085            -223.015 KEY\[0\]  " "   -5.085            -223.015 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770327052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.923 " "Worst-case hold slack is -2.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.923            -115.986 KEY\[0\]  " "   -2.923            -115.986 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578              -3.712 registradorGenerico:PC\|DOUT\[0\]  " "   -0.578              -3.712 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770327057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663770327060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663770327064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.672 " "Worst-case minimum pulse width slack is -0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672             -60.106 KEY\[0\]  " "   -0.672             -60.106 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -2.194 registradorGenerico:PC\|DOUT\[0\]  " "   -0.119              -2.194 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663770327066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663770327066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663770329110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663770329110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5076 " "Peak virtual memory: 5076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663770329167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 11:25:29 2022 " "Processing ended: Wed Sep 21 11:25:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663770329167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663770329167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663770329167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1663770329167 ""}
