{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580653207798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580653207799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 22:20:07 2020 " "Processing started: Sun Feb 02 22:20:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580653207799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580653207799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580653207799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580653209517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/divide.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/divide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1000-bhv " "Found design unit 1: div1000-bhv" {  } { { "src/divide.vhd" "" { Text "E:/module/FPGA/share/clock/src/divide.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211462 ""} { "Info" "ISGN_ENTITY_NAME" "1 div1000 " "Found entity 1: div1000" {  } { { "src/divide.vhd" "" { Text "E:/module/FPGA/share/clock/src/divide.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580653211462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decl7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decl7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECL7S-behav " "Found design unit 1: DECL7S-behav" {  } { { "src/DECL7S.vhd" "" { Text "E:/module/FPGA/share/clock/src/DECL7S.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211480 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECL7S " "Found entity 1: DECL7S" {  } { { "src/DECL7S.vhd" "" { Text "E:/module/FPGA/share/clock/src/DECL7S.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580653211480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/deal_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/deal_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deal_time-bhv " "Found design unit 1: deal_time-bhv" {  } { { "src/deal_time.vhd" "" { Text "E:/module/FPGA/share/clock/src/deal_time.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211482 ""} { "Info" "ISGN_ENTITY_NAME" "1 deal_time " "Found entity 1: deal_time" {  } { { "src/deal_time.vhd" "" { Text "E:/module/FPGA/share/clock/src/deal_time.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580653211482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cnt10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt10-behav " "Found design unit 1: cnt10-behav" {  } { { "src/cnt10.vhd" "" { Text "E:/module/FPGA/share/clock/src/cnt10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211485 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt10 " "Found entity 1: cnt10" {  } { { "src/cnt10.vhd" "" { Text "E:/module/FPGA/share/clock/src/cnt10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580653211485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cnt6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt6-behav " "Found design unit 1: cnt6-behav" {  } { { "src/cnt6.vhd" "" { Text "E:/module/FPGA/share/clock/src/cnt6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211488 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt6 " "Found entity 1: cnt6" {  } { { "src/cnt6.vhd" "" { Text "E:/module/FPGA/share/clock/src/cnt6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580653211488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580653211533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580653211533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580653212045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt10 cnt10:inst4 " "Elaborating entity \"cnt10\" for hierarchy \"cnt10:inst4\"" {  } { { "src/clock.bdf" "inst4" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 272 384 512 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580653212188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deal_time deal_time:inst " "Elaborating entity \"deal_time\" for hierarchy \"deal_time:inst\"" {  } { { "src/clock.bdf" "inst" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 24 200 296 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580653222087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt6 cnt6:inst1 " "Elaborating entity \"cnt6\" for hierarchy \"cnt6:inst1\"" {  } { { "src/clock.bdf" "inst1" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 408 384 512 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580653222105 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "min1\[3\] GND " "Pin \"min1\[3\]\" is stuck at GND" {  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580653227436 "|clock|min1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[3\] GND " "Pin \"s1\[3\]\" is stuck at GND" {  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580653227436 "|clock|s1[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580653227436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580653227816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580653229856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580653229856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580653231291 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580653231291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580653231291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580653231291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580653231347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 22:20:31 2020 " "Processing ended: Sun Feb 02 22:20:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580653231347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580653231347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580653231347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580653231347 ""}
