# FRAIGs
> FRAIGs: A Unifying Representation for Logic Synthesis and Verification

1. [Original Paper](https://people.eecs.berkeley.edu/~alanmi/publications/2005/tech05_fraigs.pdf)
2. Try out [AAG-visualizer](https://github.com/ByronHsu/AAG-Visualizer). Make visualization for And-Inverter Graph simple and fast!

## ç¨‹å¼æ¶æ§‹
> ä»¥ä¸‹æœƒä»¥``CirMgr``ã€``CirGate``å…©å€‹æœ€é‡è¦çš„Classèªªæ˜æˆ‘æ•´å€‹ç¨‹å¼çš„ä¸»æ¶æ§‹
> åŸºæœ¬ä¸Šæˆ‘è¨­è¨ˆæ¶æ§‹ç§‰æŒæ™‚è‘—ã„§å€‹é‡è¦çš„ç²¾ç¥
> 1. ä¸å¯«é‡è¤‡codeï¼Œå…¨åŠ›æŠŠåŠŸèƒ½ç›¸ä¼¼çš„å‹•ä½œåŒ…æˆåŒä¸€å€‹function
> 2. è¦accessä¸€å€‹å€¼æ™‚ï¼Œå…¨åŠ›è®“ä»–å¯ä»¥O(1)é”æˆ

### CirMgr
```cpp
class CirMgr
{
public:
   // hw6 functiom
   void dfsPostOrder(CirGate*);
   void resetFlag();

private:
   GateList gateList, dfsList;
   vector<size_t> piOrder, poOrder;
   size_t maxIndex;

};
```

#### Member Function
- ``dfsPostOrder`` :
	- ä¾ç…§postOrderçš„é †åºå»æ›´æ–°dfsList
- ``resetFlag`` :
	- reset

#### Member Variable
- ``gateList`` : 
	- å­˜æ”¾``CirGate*``çš„æŒ‡æ¨™ï¼Œå¤§å°ç‚ºM+O+1ï¼Œåˆå§‹åŒ–ç‚º0
- ``dfsList`` :
	- å­˜æ”¾åœ¨``dfsPostOrder``æ™‚traverseéçš„``CirGate* ``
- ``piOrder/poOrder`` :
	- ä¾ç…§readfileçš„é †åºå­˜æ”¾pi, poè‡³``vector``ä¸­ï¼Œä»¥åˆ©åœ¨writeFileæ™‚é †åºä»ç¶­æŒè·ŸåŸå§‹ç›¸åŒ
- ``maxIndex`` :
	- å­˜æ”¾``maxIndex``çš„å€¼ï¼Œä¾›writeæ™‚ä½¿ç”¨


### CirGate
```cpp
class CirGate
{
public:
   // hw6 function
   // fanoutä¹Ÿæ˜¯åšä¸€æ¨£çš„äº‹ï¼Œå°±ä¸ä¸€ä¸€åˆ—å‡º
   void dfsFanin(int,string = "",bool = 0) const;
   void addFanin(CirGate* g, bool inv = false);
   CirGate* getFanin(size_t i) const;
   bool isFaninInv(size_t i) const;
protected: 
   GateList fanin, fanout;
   GateType type;
   string symbol;
   size_t line, id;
   mutable bool flag;
};
```

### Member Function

- ``dfsFanin`` : 
	- å°gateåšdfsï¼Œprintå‡ºä»–çš„fanin cone
- ``addFanin`` : 
	- åŠ ä¸€å€‹gateåˆ°faninä¸­ï¼ŒæŠŠinvertèˆ‡å¦å­˜æ”¾åœ¨ç¬¬ä¸€å€‹bit
- ``getFanin`` : 
	- å–å¾—faninçš„``CirGate*``
- ``isFaninInv`` :
	-  å–å¾—faninçš„invert

### Member Variable
- ``fanin fanout`` : 
	- å­˜æ”¾fanin, fanoutçš„``CirGate*``
- ``type, symbol, line, id`` :
	-  å­˜æ”¾gateçš„åŸºæœ¬è³‡è¨Š
- ``flag`` :
	-  ç”¨ä¾†åšå„ç¨®æ¨™è¨»

<div style="page-break-after: always;"></div>

## Sweep, Opt and Strash

### ``removeGate``
> Core Utils Function for Gate Removing

```cpp
class CirGate
{
	public:
	// Utils
	void updateFan(FanType,CirGate*,CirGate*);
	void removeGate(int, int);
	
	// USAGE
	removeGate(æ‹¿ä¾†å–ä»£åŸfaninçš„fanoutçš„literal ID,
	æ‹¿ä¾†å–ä»£åŸfanoutçš„faninçš„literal ID)
	// call updateFan å»è™•ç†æ¥fanin/fanoutçš„äº‹æƒ…
	// é™„è¨»: è‹¥æ²’æœ‰gateæœƒæ¥åˆ°åŸgateçš„fanin/fanoutä¸Šï¼Œå‰‡literalIDå‚³å…¥-1
};
```

### Sweep
1. å°‡æœ‰åœ¨``dfsList``ä¸­çš„gateçš„flagæ¨™ç¤ºç‚º1
2. å°‡æ²’è¢«æ¨™ç¤ºåˆ°çš„gateåš```removeGate(-1,-1)```
3. æ›´æ–°dfsList

### Opt
1. å…ˆåˆ†ä¸‰ç¨®ç‹€æ³
	1. å·¦æ–¹literal = 1 || å³æ–¹literal = 1
	2. å·¦æ–¹literal = 0 || å³æ–¹literal = 0
	3. å·¦æ–¹literal == å³æ–¹literal
2. å°‡è¦æ‹¿ä¾†mergeçš„gateçš„literalIDå­˜åˆ°```size_t litSub```
3. åŸ·è¡Œ``removeGate(litSub,-1)``
4. iterate ``dfsList`` å»åˆªé™¤UNDEFä¸”unusedçš„gate
5. æ›´æ–°``dfsList``

### Strash
1. é–‹ä¸€å€‹``unordered_map<size_t, CirGate*> map;``
2. iterate ``dfsList``ï¼ŒæŠŠåœ¨è£¡é ­çš„gateçš„å…©å€‹faninçš„literal IDæ’åºéå¾Œï¼Œåˆæˆä¸€å€‹``size_t``(å°‡è¼ƒå°çš„å·¦ç§»32ä½å…ƒ)ï¼Œå­˜åˆ°``map``ä¸­
3. è‹¥``map[key].count == 1``ï¼Œå‰‡åŸ·è¡Œ``removeGate(lit,-1)``

### çµèª
> 1. é€éè¨­è¨ˆè‰¯å¥½çš„utils functionå¯ä»¥è®“ç¨‹å¼ç¢¼è®Šçš„ç°¡æ½”æ˜“æ‡‚ï¼Œæˆ‘åƒ…é€éä¸€å€‹utils functionæ­é…å£¹äº›ç°¡å–®çš„åˆ¤æ–·å¼å°±å®Œæˆäº†é€™ä¸‰å€‹basic function
> 2. é©ç•¶çš„ä½¿ç”¨literal IDå¯ä»¥è¡¨ç¤ºæ˜¯å¦ç‚ºinvertçš„å„ªå‹¢ï¼Œèƒ½è®“ç¨‹å¼ç¢¼è®Šå¾—å„ªé›…å¥½å¯«

<div style="page-break-after: always;"></div>

## Simulation

### FecGroup
> æ–°åŠ å…¥çš„è§’è‰²ï¼šğŸŒˆ FecGroupï¼
> è£¡é ­å­˜æ”¾éš¸å±¬æ–¼åŒå€‹FecGroupçš„gate literal ID

```c++
class FecGroup
{
  public:
    void removeMember(size_t);
    void setMember(size_t, size_t);
    void pushMember(size_t);
  private:
    IdList member;
};
```
#### Member Function
- ``removeMember``:
	- å°‡gateå¾é€™å€‹groupä¸­ç§»é™¤
	- **æ–¹æ³•æ˜¯å°‡ä»–ç”¨æœ€å¾Œä¸€å€‹å–ä»£ï¼Œä¸”å°‡æœ€å¾Œä¸€å€‹popæ‰ï¼Œæ™‚é–“è¤‡é›œåº¦ç‚ºO(1)**
- ``setMember``:
	- å°‡variable IDç›¸åŒçš„gateçš„literal IDé‡è¨­
	- ä¾‹å¦‚: 5->!5
- ``pushMember``:
	- å°‡gate``push_back``é€²é€™å€‹group

#### Member Variable
- ``member``:
	- ä»¥``IdList``å­˜æ”¾è£¡é¢æ¯å€‹gateçš„literal ID

### CirGate
```cpp
class CirGate
{
public:
   virtual void simulate() = 0;
protected: 
   FecGroup* fecGroup;
   size_t simVal;
```
#### Member Function
- ``simulate``
	- ä¾ç…§gateçš„åŠŸèƒ½ä¸åŒï¼Œæ›´æ–°æ¯å€‹gateçš„``simVal``
	
#### Member Variable
- ``fecGroup``
	- å­˜æ”¾``*fecGroup``æ”¾å®ƒå¯ä»¥ä»¥O(1)æ™‚é–“accessåˆ°ä»–çš„``fecGroup``
- ``simVal``
	- å­˜æ”¾gate outputçš„simulation value

### CirMgr

```cpp
class CirMgr
{
public:
   // simulation
   void sim64(vector<size_t>&, bool = 0);
   void log64(size_t l = 64);
   void initFecList();
   bool removeFecGroup(size_t);
private:
   FecList fecList;
   bool hasSim;
};
```

#### Member Function
- ``sim64``
	- å¹³è¡Œæ¨¡æ“¬64å€‹bitsï¼Œå‚³å…¥ä¸€å€‹sizeç‚ºPIå€‹æ•¸çš„``vector<size_t>``ï¼Œçµ¦åœ¨dfsListç•¶ä¸­çš„``gate``å»åšsimulation
- ``log64``
	- ä»¥stringå½¢å¼è¼¸å‡º64bitsçš„PO``simValue``
- ``initFecList``
	- å°‡CONSTå’Œæ‰€æœ‰åœ¨``dfsList``ä¸­çš„AIGæ”¾å…¥ä¸€å€‹fecGroupï¼Œä¸¦``push``é€²``fecList``
- ``removeFecGroup``
	- å°‡å€‹æ•¸ç‚º0æˆ–1çš„``fecGroup``å¾fecListä¸­ç§»é™¤

#### Member Variable
- ``fecList``:
	- å‹æ…‹ç‚º``vector<*FecGroup>``
	- å­˜æ”¾``FecGroup``çš„æŒ‡æ¨™
- ``hasSim``
	- åˆ¤æ–·æ˜¯å¦æœ‰simulationé 

### Algorithm
> ä¸»è¦çš„æ¼”ç®—æ³•åŸ·è¡Œåœ¨``sim64``ï¼Œ``randomSim``ã€``fileSim``åƒ…æ˜¯å°‡patternè™•ç†éå¾Œå‚³å…¥``sim64``ä¸­åŸ·è¡Œï¼Œå› æ­¤ä»¥ä¸‹åƒ…ä»‹ç´¹å¦‚ä½•å¯¦ä½œsim64

0. å‰ç½®ä½œæ¥­(åœ¨random/fileSimä¸­)
	1. è‹¥``!hasSim``ï¼Œcall ``initFecList``å°‡æ‰€æœ‰çš„gateåŠ åˆ°åŒä¸€å€‹``*fecGroup``ä¸­
1. ç”¨inputå»simulate circuit
	1. å…ˆå°‡inputå­˜å…¥piç•¶ä¸­
	2. ä¾ç…§``dfsList``é †åºå»åšsimulation
		
	```c++
	  for(size_t i = 0; i < piOrder.size(); i++)
	    gateList[piOrder[i]]->simVal = input[i];
	    
	  for(size_t i = 0; i < dfsList.size(); i++)
	    dfsList[i]->simulate();
	```

2. è™•ç†``fecGroup``
	1. iterate ``fecList`` ï¼Œå°æ–¼ç•¶ä¸­çš„æ¯å€‹``fecGroup``ç”¢ç”Ÿä¸€å€‹``HashMap``å»æª¢æŸ¥``simVal``æ˜¯å¦æœ‰å°æ‡‰çš„``*fecGroup``
	2. iterate ``fecGroup->member``
		1. **è‹¥**ä»–æ˜¯ç•¶ä¸­çš„ç¬¬ä¸€å€‹gateï¼Œå¼·è¿«è‡´ä½¿ä»–ç•™åœ¨åŸå§‹çš„group
		2. **è‹¥**``map.count(simVal)``
			1. **è‹¥**``map[simVal]``ç­‰æ–¼åŸå§‹çš„groupï¼Œcall``fecGroup->setMember``å»æ›´æ–°é‚£å€‹indexä¸­çš„å€¼(å› ç‚ºå¯èƒ½æ­£åæœƒä¸åŒ, ä¾‹å¦‚!5->5)
			2. **è‹¥**``map[simVal]``ä¸ç­‰æ–¼åŸå§‹çš„groupï¼Œå…ˆcall``fecGroup->removeMember``å°‡ä»–å¾åŸå§‹çš„``fecGroup``ä¸­åˆªé™¤ï¼Œå†call``fecGroup->pushMember``å°‡ä»–**æ­£**çš„literal IDï¼Œpushåˆ°æ–°çš„``fecGroup``ä¸­
		3. **è‹¥**``map.count(~simVal)``å‰‡åŸ·è¡Œé¡ä¼¼2çš„å‹•ä½œï¼Œåªæ˜¯å°‡**æ­£**æ”¹ç‚º**å**
		4. **è‹¥**éƒ½ä¸ç¬¦åˆä¸Šè¿°å…©ç¨®æƒ…æ³ï¼Œå‰‡é–‹å‰µä¸€å€‹æ–°çš„``fecGroup``ä¸¦æŠŠå®ƒå°‡åˆ°è£¡é ­
	3. å¦‚æœé€™å€‹``fecGroup``åˆ†å®Œå¾Œï¼Œè£¡é¢åªå‰©ä¸€å€‹memberï¼Œå‰‡å¯ä»¥å°‡å®ƒå¾åˆªé™¤(**é‡è¦ å¤§å¤§æå‡æ•ˆç‡**)
		
	```c++
	  for(size_t i = 0; i < fecList.size();){ 
	    unordered_map<size_t, FecGroup*> map;
	    for(size_t j = 0; j < fecList[i]->member.size();){
	      //è®“ç¬¬ä¸€å€‹ç•™åœ¨åŸgroup
	      if(j == 0){...}
	      if(map.count(simVal)){...}
	      else
	      if(map.count(~simVal)){...}
	      else{...}
	    }
	    //å¦‚æœå®ƒçš„å¤§å°æ˜¯1ï¼Œç æ‰ï¼Œcontinue
	    if(removeFecGroup(i)){continue;}
	  }
	```
	
<div style="page-break-after: always;"></div>

### Performance Compare
<img src="./assets/simCmp.png" />

#### æ¸¬è©¦
- dofile(generated by my **FRAIG TESTING ENGINE**)

```
cirr ./tests.fraig/simxx.aag
cirsim -f tests.fraig/pattern.xx -o xx.log
cirp -fec
cirg *
```
#### åˆ†æ
> é™¤äº†sim12, sim13ä»¥å¤–ï¼Œperiod timeå¹¾ä¹éƒ½è¶¨è¿‘é›¶ç§’ï¼Œæ‰€ä»¥åƒ…æ‹¿é€™å…©å€‹ä¾†åšæ•ˆèƒ½åˆ†æ
> ç´…è‰²ç‚ºmy programï¼Œç¶ è‰²ç‚ºref program

åœ¨æ•¸æ¬¡çš„å„ªåŒ–å¾Œï¼Œæ•ˆèƒ½çµ‚æ–¼å’Œref programç›¸è¿‘ï¼Œæˆ‘èªç‚ºå…¶ä¸­æœ€é‡è¦çš„å…©é …å„ªåŒ–ç‚º
1. å°‡``erase``æ”¹ç‚ºhw5ä¸­``remove``çš„åšæ³•ï¼ŒO(n)->O(1)
2. å°‡æ•¸é‡åƒ…å‰©ä¸€å€‹çš„``fecGroup``åˆªé™¤ï¼Œè‹¥ä¸åˆªé™¤çš„è©±ï¼Œéœ€è¦èŠ±æ™‚é–“ç”¢ç”Ÿå¤§é‡ç„¡æ„ç¾©çš„``unordered_map``ï¼Œruntimeæœƒæ•¸å€ä¹‹å¤š

<div style="page-break-after: always;"></div>

## Fraig
> åœ¨é€™å€‹éƒ¨åˆ†ï¼Œå› ç‚ºæ¼”ç®—æ³•è¼ƒç‚ºè¤‡é›œï¼Œç›´æ¥ä»‹ç´¹classè£¡é ­å¤šåŠ äº†å“ªäº›memberå¯èƒ½æœƒè®“è®€è€…çœ‹å¾—ä¸€é ­éœ§æ°´ï¼Œæ‰€ä»¥æˆ‘æ±ºå®šå…ˆè§£ææˆ‘åœ¨è¨­è¨ˆé€™å¥—æ¼”ç®—æ³•æ™‚çš„æ€è·¯ï¼Œå†èªªæ˜è¦ä½¿ç”¨é€™å¥—æ¼”ç®—æ³•æ™‚ï¼Œéœ€è¦å¤šåŠ å…¥å“ªäº›member

### Algorithm

#### ç¬¨æ–¹æ³•
> å–®æ‰“ç¨é¬¥ä¸‹çš„çµæœ

**è¦åšfraigï¼Œæœ€ç›´è¦ºçš„æ–¹æ³•æ˜¯ä»€éº¼ï¼Ÿ**
å…ˆåƒç›¡æ•´å¼µåœ–å¾Œï¼Œå°‡æ‰€æœ‰çš„``fecGroup``åˆ©ç”¨``SAT ENGINE``ä¸€ä¸€è­‰æ˜ï¼Œè‹¥è­‰å‡ºä¸ä¸€æ¨£ä¾¿å°‡ä½¿å…¶ä¸ä¸€æ¨£çš„``pattern``ä¸Ÿå…¥``sim``ï¼ŒæŠŠ``fecGroup``æ‹†ç¾¤ï¼Œé€™æ¨£ä¸€ä¾†ï¼Œæœ€çµ‚ç•™åœ¨åŒä¸€å€‹groupçš„å³ç‚ºå¯ç›¸äº’åˆä½µçš„gateï¼ŒæŒ‘é¸å‡ºå…¶ä¸­idæœ€å°çš„gateï¼Œä½¿ç”¨``removeGate``ä»¥ä»–ç‚ºåŸºæº–å»åˆä½µåˆ¥äºº

**é€™æ¨£æœƒæœ‰ä»€éº¼å•é¡Œ**
1. æœƒè«å``segmentation fault``
2. æ•ˆç‡å¥‡å·®ï¼Œ``sim12``è¦è·‘``80s``ã€``sim13``æ²’æœ‰è·‘å®Œé...

**WHYï¼Ÿ**
1. ç¶“é *æ—æ‰¿å¾·* å¤§ç¥çš„ç²¾é—¢è§£æå¾Œï¼Œæˆ‘æ„è­˜åˆ°gateæ˜¯ä¸èƒ½äº‚mergeçš„ï¼Œå¦å‰‡å¯èƒ½æœƒç”¢ç”Ÿcycleï¼Œå› æ­¤æœƒå°è‡´``segmentation fault``ï¼Œæœ€å®‰å…¨çš„æ–¹æ³•æ˜¯æŠŠdfsOrderé †åºåœ¨æœ€å‰é¢çš„gateç•¶ä½œbaseå»mergeåˆ¥äºº
2. ç¶“é *æ­ç€šå¢¨* å¤§ç¥çš„é–‹ç¤ºå¾Œï¼Œæˆ‘ç†è§£åˆ°SATçš„æ™‚é–“è¤‡é›œåº¦å’Œ``åƒé€²å»çš„åœ–``å‘ˆæ­£ç›¸é—œï¼Œä¸€æ¬¡åƒé€²å»æ•´å¼µåœ–ï¼Œç•¶ç„¶æœƒä½¿ç¨‹å¼æ…¢çš„è·Ÿè¸ç‰›ä¸€æ¨£

#### ğŸ”¥ğŸ”¥HOCL AlgorithmğŸ”¥ğŸ”¥
> designed by Byron **H**su, Hanmo **O**u, Perry **C**hen, Jerry **L**in

**çµ‚æ¥µç›®æ¨™**
ä½¿æ¯æ¬¡åƒé€²å»çš„åœ–æœ€å°åŒ–ï¼
	
**æ€è·¯**

1. è‹¥æƒ³ä½¿åƒé€²``solver``çš„åœ–è®Šå°ï¼Œæœ€ç°¡å–®çš„åšæ³•å°±æ˜¯åœ¨proveå…©å€‹gateçš„æ™‚å€™ï¼Œä¸è¦åƒé€²æ•´å¼µåœ–ï¼Œè€Œæ˜¯åªåƒå…¥ä»–å€‘``fanin cone``çš„è¯é›†
	*ä½†æˆ‘æ¯æ¬¡éƒ½ä¸€å®šå¾—åƒå…¥åŸåœ–ä¸­çš„``fanin cone``å—ï¼Ÿ*
	**ä¸ï¼Œæˆ‘å¯ä»¥åœ¨æ¯æ¬¡mergeéå¾Œæ›´æ–°ä»–çš„åœ–å†æŠŠè®Šå°çš„åœ–åƒé€²å»ï¼Œ**
	ä½†æ€æ¨£æ‰å¯ä»¥è®“æ¯å€‹gateå¹³å‡åƒåˆ°çš„gateæœ€å°‘å‘¢ï¼Ÿ
	è®“gate**æŒ‰ç…§postOrder**é †åºå»è¢«mergeï¼åˆ©ç”¨postOrderçš„ç‰¹æ€§ï¼Œé€™æ¨£ä¸€ä¾†åœ¨çˆ¶è¦ªè¢«mergedæ™‚ï¼Œå°å­©å·²ç¶“è¢«mergeéäº†ï¼Œä»£è¡¨ä»–çš„``fanin cone``æœƒè¶Šç¸®è¶Šå°ğŸš€ï¼ˆ**é€Ÿåº¦çš„é—œéµ**)

2. é‚„å¯ä»¥åšä»€éº¼å„ªåŒ–ï¼Ÿ
	åœ¨gateå·²ç¶“è¢«mergeéå¾Œï¼ŒæŠŠæ²’æœ‰åœ¨æ–°çš„``dfsList``ç•¶ä¸­æ‰€å‡ºç¾çš„gateå¾``fecGroup``åˆªé™¤ï¼Œé€™æ¨£ä¸€ä¾†å¯ä»¥æ¸›å°‘**éå¸¸å¤š**ç„¡è¬‚çš„``SAT PROVE``âœˆï¸ï¼ˆ**åŠ é€Ÿçš„é—œéµ**)ï¼å› ç‚ºæœ€çµ‚é‚£äº›gateéƒ½æœƒåœ¨``sweep``æ™‚è¢«å»é™¤æ‰

### å¦‚ä½•å¯¦ä½œï¼Ÿ
>  Baseï¼šfecGroupä¸­æ‹¿ä¾†mergeåˆ¥äººçš„gateï¼Œç‚ºfecGroupä¸­dfsOrderé †åºæœ€å‰é¢è€…

#### æµç¨‹
1. åœ¨``cirfraig``å‰å…ˆæ›´æ–°ä¸€æ¬¡æ¯å€‹``fecGroup``ä¸­çš„base
2. é–‹å§‹iterate``dfsList``ï¼Œå¦‚æœæ‰¾åˆ°``AIG``ä¸”ä»–çš„``fecGroup``ä¸ç‚º``NULL``å‰‡
	1. **è‹¥**ä»–çš„``base``ç­‰æ–¼ä»–è‡ªå·±ï¼Œå‰‡ç›´æ¥continueï¼Œå› ç‚ºä»–ä¸å¯èƒ½è¢«merge
	2. è·‘dfså°‡å…©å€‹ä»–èˆ‡ä»–çš„``base``çš„``fanin``è¯é›†å­˜åˆ°``coneList``ä¸­
	3. å°‡``coneList``ä¸Ÿå…¥``genProofModel``
	4. **è‹¥** ``SAT``
		- æŠŠ``pattern``ä¸Ÿå…¥sim64å°‡å…¶æ‹†é–‹
	5. **è‹¥** ``UNSAT``
		1. å°‡å®ƒå¾ä»–çš„``fecGroup``ä¸­æ‹”é™¤
		2. **è‹¥**åˆªå®Œå¾Œä»–çš„åŸ``fecGroup``çš„å¤§å°è®Šç‚º0æˆ–1ï¼Œå‰‡æŠŠå®ƒå¾``fecList``ä¸­æ‹”é™¤
		3. call ``removeGate``å»åšmerge gate
		4. ``updateFraigDfs``ï¼Œå¦‚æœä¸``updateDfs``çš„è©±ï¼Œè·‘simçš„æ™‚å€™æœ€æœƒç‚¸æ‰ï¼Œå› ç‚ºsimæ˜¯ä»°è³´æ–¼``dfsList``ï¼Œå¦‚æœä¸æ›´æ–°çš„è©±ï¼Œæœƒè·‘åˆ°å·²ç¶“è¢«``delete``æ‰çš„gate.
		5. å°æ¯å€‹``fecGroup``åš``setBase``å’Œ``removeFecGroup``ï¼Œ``setBase``æ™‚å…ˆå°‡ä¸åœ¨``dfsList``ç•¶ä¸­gateç§»é™¤ï¼Œå†æ‰¾å‡ºç•¶ä¸­``dfsOrder``æœ€å‰é¢çš„ç•¶ä½œ``base``ï¼Œ``removeFecGroup``å‰‡æ˜¯æŠŠæ›´æ–°éå¾Œå¤§å°è®Šç‚º0æˆ–1çš„``fecGroup``å¾``fecList``ç§»é™¤
		6. å¾æ–°çš„``dfsList``çš„é ­é–‹å§‹è·‘

<div style="page-break-after: always;"></div>

> åœ¨classä¸­æ–°å¢æ·»çš„member

### FecGroup

```c++
class FecGroup
{
  public:
    void setBase();
  private:
    size_t baseIdx;
};
```
#### Member Function
- ``setBase``
	- æŠŠæ²’åœ¨``dfsList``ä¸­çš„gateç§»é™¤
	- è—‰ç”±``dOrder``æ›´æ–°``baseIdx``

#### Member Variable
- ``baseIdx``
	- å„²å­˜baseåœ¨``fecGroup``ä¸­çš„å“ªå€‹``index``

### CirGate
```cpp
class CirGate
{
public:
   void setVar(size_t& v);
   size_t getVar();
protected: 
   size_t fIdx, var;
   int dOrder;
};
```
#### Member Function
- ``setVar getVar``
	- è¨­ç½®ï¼Œå–å¾—åœ¨``solver``ä¸­çš„``Var``

#### Member Variable
- ``fIdx`` 
	- å„²å­˜é€™å€‹gateåœ¨ä»–çš„``fecGroup``ç•¶ä¸­çš„``index``ï¼Œæœƒåœ¨``removeMember``ç­‰ç­‰å‡½å¼å»åšå‹•æ…‹çš„æ›´æ–°
	- ç‚ºäº†ä½¿æ¯å€‹``gate``è¢«mergeæ™‚ï¼Œæˆ‘å¯ä»¥ä»¥O(1)æ™‚é–“å¾—çŸ¥ä»–åœ¨``fecGroup``çš„ä½•è™•ä¸¦å¿«é€Ÿåˆªé™¤
- ``dOrder``
	- å­˜æ”¾æ¯å€‹gateåœ¨``dfsList``ç•¶ä¸­çš„``order``ï¼Œæœƒåœ¨``updateFraigDfs``å»åšå‹•æ…‹çš„æ›´æ–°
	
### CirMgr

```cpp
class CirMgr
{
public:
   void genProofModel(GateList&);
   bool isSAT(size_t,size_t,vector<size_t>&,GateList&);
   void updateDfsFraig();
   void findFaninCone(CirGate*,GateList&);
private:
   bool hasFraig;
};
```

#### Member Function
- ``genProofModel``
	- å‚³å…¥``coneList``è®“ä»–å»ºåœ–
- ``isSAT``
	- åˆ¤æ–·å…©å€‹gate``SAT``
- ``updateDfsFraig``
	- mergeå¾Œæ›´æ–°``dfsList``å’Œ``dOrder``
- ``findFaninCone``
	- è®“gateè·‘éè¿´ï¼ŒæŠŠfaninå­˜åˆ°``ConeList``ä¸­

#### Member Variable
- ``hasFraig``
	- åˆ¤æ–·æ˜¯å¦æœ‰åšé``cirfraig``ï¼Œå¦‚æœæœ‰ï¼Œæˆ‘å°±ç›´æ¥åœ¨``cirFraig``ä¸­æŠŠä»–æ“‹æ‰
	- å› ç‚ºæˆ‘çš„ç¨‹å¼èƒ½ä¿è­‰ä¸€æ¬¡ç•«åˆ°æœ€ç°¡

### Performance Compare
<img src="./assets/fraigCmp.png"/>
> ç´…è‰²ç‚ºmy programã€ç¶ è‰²ç‚ºref program

#### æ¸¬è©¦
- dofile(generated by my **FRAIG TESTING ENGINE**)

```c++=
cirr ./tests.fraig/xx.aag
// ç›´æ¥åšcirfraigä»¥ç²¾æº–æ¸¬è©¦cirfraigçš„æ•ˆèƒ½(cirstrash ciroptéƒ½æœ‰å¯èƒ½æ˜¯ä»–çš„å­é›†åˆ)
// iterate 3 times
cirsim -r
cirfraig...
// print fec to ensure fecList is empty after fraig
cirp -fec
// åšä¸‰ç¨®åŒ–ç°¡ä»¥ç¢ºä¿ä»–åŒ–è‡³æœ€ç°¡
cirsw
ciropt
cirstrash
cirp
// å°å‡ºä»–çš„summaryæ¯”å°aigå€‹æ•¸ã€ä¸å°å…¶ä»–çš„å› ç‚ºæœ€å¾Œçµæ§‹å¯èƒ½é•·çš„ä¸åŒ
usage
q -f
// æœ€å¾Œå†é€érefçš„miteré©—è­‰ä»–å€‘æ˜¯å¦ç›¸ç­‰

```
### åˆ†æ
> åƒ…èŠ±ref-program
> âœˆï¸ğŸš€ä¸‰åˆ†ä¹‹ä¸€ğŸš€âœˆï¸
> å·¦å³çš„æ™‚é–“å°±æŠŠcirFraigè·‘å®Œï¼Œè¨˜æ†¶é«”ç”¨é‡ä¹Ÿè¼ƒref programå°‘
> ä¸”æœ€å¾Œæœ‰é€é`miter`é©—è­‰çµæœæ­£ç¢º