Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot randomled_tb_behav xil_defaultlib.randomled_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Project/FPGA/randomled/randomled.srcs/sources_1/new/LedRandom.v" Line 1. Module LedRandom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/randomled/randomled.srcs/sources_1/new/LedRandom.v" Line 1. Module LedRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LedRandom
Compiling module xil_defaultlib.randomled
Compiling module xil_defaultlib.randomled_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot randomled_tb_behav
