/dts-v1/;

/memreserve/	0x0000000087800000 0x0000000000200000;
/memreserve/	0x0000000088000000 0x0000000001b00000;
/memreserve/	0x000000008a800000 0x0000000000201000;
/memreserve/	0x000000009ed74000 0x0000000000a8c000;
/memreserve/	0x000000009f800000 0x0000000000800000;
/ {
	#address-cells = <0x1>;
	#size-cells = <0x1>;
	model = "Spreadtrum SP8835EB board";
	compatible = "sprd,sp8835eb";
	sprd,sc-id = <0x227e 0x1 0x20000>;
	interrupt-parent = <0x1>;

	chosen {
		bootargs = "loglevel=1 console=ttyS1,115200n8 init=/init root=/dev/ram0 rw";
		linux,initrd-start = <0x85500000>;
		linux,initrd-end = <0x855a3212>;
	};

	aliases {
		serial0 = "/uart@70000000";
		serial1 = "/uart@70100000";
		serial2 = "/uart@70200000";
		serial3 = "/uart@70300000";
		i2c0 = "/i2c@70500000";
		i2c1 = "/i2c@70600000";
		i2c2 = "/i2c@70700000";
		i2c3 = "/i2c@70800000";
		i2c4 = "/i2c@70900000";
		lcd0 = "/fb@20800000";
		spi0 = "/spi@70a00000";
		spi1 = "/spi@70b00000";
		spi2 = "/spi@70c00000";
		hwspinlock0 = "/hwspinlock0@20c00000";
		hwspinlock1 = "/hwspinlock1@40060000";
	};

	memory {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		device_type = "memory";
		reg = <0x80000000 0x40000000>;
	};

	clocks {
		compatible = "sprd,scx30g-clocks";
		#address-cells = <0x1>;
		#size-cells = <0x1>;

		ext_26m {
			compatible = "sprd,fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			clock-output-names = "ext_26m";
			linux,phandle = <0x8>;
			phandle = <0x8>;
		};

		ext_32k {
			compatible = "sprd,fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x8000>;
			clock-output-names = "ext_32k";
			linux,phandle = <0x11>;
			phandle = <0x11>;
		};

		clk_mpll {
			compatible = "sprd,adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x402e3070 0x7ff 0x402b0094 0x1>;
			clock-output-names = "clk_mpll";
			linux,phandle = <0x3>;
			phandle = <0x3>;
		};

		clk_dpll {
			compatible = "sprd,adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x402e3074 0x7ff 0x402b0098 0x1>;
			clock-output-names = "clk_dpll";
			linux,phandle = <0x4>;
			phandle = <0x4>;
		};

		clk_tdpll {
			compatible = "sprd,adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x402e3078 0x7ff 0x402b009c 0x1>;
			clock-output-names = "clk_tdpll";
			linux,phandle = <0x7>;
			phandle = <0x7>;
		};

		clk_wpll {
			compatible = "sprd,adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x402e301c 0x7ff 0x402b00a0 0x1>;
			clock-output-names = "clk_wpll";
			linux,phandle = <0x2>;
			phandle = <0x2>;
		};

		clk_cpll {
			compatible = "sprd,adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x402e307c 0x7ff 0x402b00a4 0x1>;
			clock-output-names = "clk_cpll";
			linux,phandle = <0x6>;
			phandle = <0x6>;
		};

		clk_wifipll {
			compatible = "sprd,adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x402e3080 0x7ff 0x402b00a8 0x1>;
			clock-output-names = "clk_wifipll";
			linux,phandle = <0x5>;
			phandle = <0x5>;
		};

		clk_460m8 {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x2>;
			clocks = <0x2>;
			clock-output-names = "clk_460m8";
			linux,phandle = <0x21>;
			phandle = <0x21>;
		};

		clk_300m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x3>;
			clocks = <0x3>;
			clock-output-names = "clk_300m";
			linux,phandle = <0x20>;
			phandle = <0x20>;
		};

		clk_37m5 {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x18>;
			clocks = <0x3>;
			clock-output-names = "clk_37m5";
			linux,phandle = <0x15>;
			phandle = <0x15>;
		};

		clk_66m_d {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x8>;
			clocks = <0x4>;
			clock-output-names = "clk_66m_d";
		};

		clk_51m2_w {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x12>;
			clocks = <0x2>;
			clock-output-names = "clk_51m2_w";
			linux,phandle = <0x14>;
			phandle = <0x14>;
		};

		clk_40m_wf1 {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x16>;
			clocks = <0x5>;
			clock-output-names = "clk_40m_wf1";
			linux,phandle = <0x16>;
			phandle = <0x16>;
		};

		clk_312m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x2>;
			clocks = <0x6>;
			clock-output-names = "clk_312m";
			linux,phandle = <0x1b>;
			phandle = <0x1b>;
		};

		clk_208m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x3>;
			clocks = <0x6>;
			clock-output-names = "clk_208m";
			linux,phandle = <0x1d>;
			phandle = <0x1d>;
		};

		clk_104m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x6>;
			clocks = <0x6>;
			clock-output-names = "clk_104m";
		};

		clk_52m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0xc>;
			clocks = <0x6>;
			clock-output-names = "clk_52m";
			linux,phandle = <0x13>;
			phandle = <0x13>;
		};

		clk_384m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x2>;
			clocks = <0x7>;
			clock-output-names = "clk_384m";
			linux,phandle = <0x1c>;
			phandle = <0x1c>;
		};

		clk_256m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x3>;
			clocks = <0x7>;
			clock-output-names = "clk_256m";
			linux,phandle = <0x1a>;
			phandle = <0x1a>;
		};

		clk_192m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x4>;
			clocks = <0x7>;
			clock-output-names = "clk_192m";
			linux,phandle = <0x19>;
			phandle = <0x19>;
		};

		clk_153m6 {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x5>;
			clocks = <0x7>;
			clock-output-names = "clk_153m6";
			linux,phandle = <0xc>;
			phandle = <0xc>;
		};

		clk_128m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x6>;
			clocks = <0x7>;
			clock-output-names = "clk_128m";
			linux,phandle = <0xb>;
			phandle = <0xb>;
		};

		clk_96m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x8>;
			clocks = <0x7>;
			clock-output-names = "clk_96m";
			linux,phandle = <0xa>;
			phandle = <0xa>;
		};

		clk_76m8 {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0xa>;
			clocks = <0x7>;
			clock-output-names = "clk_76m8";
			linux,phandle = <0xd>;
			phandle = <0xd>;
		};

		clk_64m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0xc>;
			clocks = <0x7>;
			clock-output-names = "clk_64m";
			linux,phandle = <0x10>;
			phandle = <0x10>;
		};

		clk_51m2 {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0xf>;
			clocks = <0x7>;
			clock-output-names = "clk_51m2";
			linux,phandle = <0xf>;
			phandle = <0xf>;
		};

		clk_48m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x10>;
			clocks = <0x7>;
			clock-output-names = "clk_48m";
			linux,phandle = <0x12>;
			phandle = <0x12>;
		};

		clk_38m4 {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x14>;
			clocks = <0x7>;
			clock-output-names = "clk_38m4";
			linux,phandle = <0xe>;
			phandle = <0xe>;
		};

		clk_24m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x20>;
			clocks = <0x7>;
			clock-output-names = "clk_24m";
			linux,phandle = <0x1f>;
			phandle = <0x1f>;
		};

		clk_12m {
			compatible = "sprd,fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x40>;
			clocks = <0x7>;
			clock-output-names = "clk_12m";
			linux,phandle = <0x1e>;
			phandle = <0x1e>;
		};

		clk_mcu {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x20d03000 0x7 0x20d03000 0x70>;
			clocks = <0x8 0x4 0x6 0x7 0x5 0x2 0x3>;
			clock-output-names = "clk_mcu";
			linux,phandle = <0x9>;
			phandle = <0x9>;
		};

		clk_ca7_axi {
			compatible = "sprd,divider-clock";
			#clock-cells = <0x0>;
			reg = <0x20d03000 0x700>;
			clocks = <0x9>;
			clock-output-names = "clk_ca7_axi";
		};

		clk_ca7_dbg {
			compatible = "sprd,divider-clock";
			#clock-cells = <0x0>;
			reg = <0x20d03000 0x70000 0x20d00014 0x100>;
			clocks = <0x9>;
			clock-output-names = "clk_ca7_dbg";
		};

		clk_emc {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0024 0x3 0x402d0024 0x300>;
			clocks = <0x8 0x6 0x7 0x4>;
			clock-output-names = "clk_emc";
		};

		clk_pub_ahb {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0020 0x3>;
			clocks = <0x8 0xa 0xb 0xc>;
			clock-output-names = "clk_pub_ahb";
		};

		clk_aon_apb {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0028 0x3 0x402d0028 0x300>;
			clocks = <0x8 0xd 0xa 0xb>;
			clock-output-names = "clk_aon_apb";
			linux,phandle = <0x18>;
			phandle = <0x18>;
		};

		clk_adi {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0034 0x3 0x402e0000 0x10000>;
			clocks = <0x8 0xe 0xf 0x10>;
			clock-output-names = "clk_adi";
		};

		clk_aux0 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x402e3020 0x7 0x402e3020 0xf0000 0x402e0004 0x4>;
			clocks = <0x11 0x8 0x8 0x12 0x13 0x14 0x15 0x16>;
			clock-output-names = "clk_aux0";
		};

		clk_aux1 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x402e3020 0x70 0x402e3020 0xf00000 0x402e0004 0x8>;
			clocks = <0x11 0x8 0x8 0x12 0x13 0x14 0x15 0x16>;
			clock-output-names = "clk_aux1";
		};

		clk_aux2 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x402e3020 0x700 0x402e3020 0xf000000 0x402e0004 0x10>;
			clocks = <0x11 0x8 0x8 0x12 0x13 0x14 0x15 0x16>;
			clock-output-names = "clk_aux2";
		};

		clk_probe {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x402e3020 0x7000 0x402e3020 0xf0000000 0x402e0004 0x20>;
			clocks = <0x11 0x8 0x8 0x12 0x13 0x14 0x15 0x16>;
			clock-output-names = "clk_probe";
		};

		clk_pwm0 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0038 0x1 0x402e0000 0x10>;
			clocks = <0x11 0x8>;
			clock-output-names = "clk_pwm0";
		};

		clk_pwm1 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d003c 0x1 0x402e0000 0x20>;
			clocks = <0x11 0x8>;
			clock-output-names = "clk_pwm1";
		};

		clk_pwm2 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0040 0x1 0x402e0000 0x40>;
			clocks = <0x11 0x8>;
			clock-output-names = "clk_pwm2";
		};

		clk_pwm3 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0044 0x1 0x402e0000 0x80>;
			clocks = <0x11 0x8>;
			clock-output-names = "clk_pwm3";
		};

		clk_thm {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0048 0x1 0x402e0004 0x2>;
			clocks = <0x11 0x8>;
			clock-output-names = "clk_thm";
		};

		clk_efuse {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0000 0x2000>;
			clocks = <0x8>;
			clock-output-names = "clk_efuse";
		};

		clk_mspi {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0054 0x3 0x402e0000 0x800000>;
			clocks = <0x8 0x13 0xd 0xa>;
			clock-output-names = "clk_mspi";
		};

		clk_i2c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0058 0x3 0x402e0000 0x80000000>;
			clocks = <0x8 0x12 0xf 0xc>;
			clock-output-names = "clk_i2c";
		};

		clk_avs0 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d005c 0x3 0x402e0000 0x40>;
			clocks = <0x8 0x12 0xf 0xa>;
			clock-output-names = "clk_avs0";
		};

		clk_avs1 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0060 0x3 0x402e0000 0x80>;
			clocks = <0x8 0x12 0xf 0xa>;
			clock-output-names = "clk_avs1";
		};

		clk_aud {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0000 0x40000>;
			clocks = <0x8>;
			clock-output-names = "clk_aud";
		};

		clk_audif {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d002c 0x3 0x402e0000 0x20000>;
			clocks = <0x8 0xe 0xf>;
			clock-output-names = "clk_audif";
		};

		clk_vbc {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0000 0x80000>;
			clocks = <0x8>;
			clock-output-names = "clk_vbc";
		};

		clk_ca7_dap {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d004c 0x3 0x402e0000 0x40000000>;
			clocks = <0x8 0xd 0xb 0xc>;
			clock-output-names = "clk_ca7_dap";
		};

		clk_ca7_ts {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x402d0050 0x3 0x402e0000 0x10000000>;
			clocks = <0x11 0x8 0xb 0xc>;
			clock-output-names = "clk_ca7_ts";
		};

		clk_fm_in {
			compatible = "sprd,fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x3d09000>;
			clock-output-names = "clk_fm_in";
			linux,phandle = <0x17>;
			phandle = <0x17>;
		};

		clk_fm {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0000 0x2>;
			clocks = <0x17>;
			clock-output-names = "clk_fm";
		};

		clk_disp_emc {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0004 0x800>;
			clocks = <0x18>;
			clock-output-names = "clk_disp_emc";
			linux,phandle = <0x3f>;
			phandle = <0x3f>;
		};

		clk_zip_emc {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0004 0x1000>;
			clocks = <0x18>;
			clock-output-names = "clk_zip_emc";
		};

		clk_gsp_emc {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0004 0x2000>;
			clocks = <0x18>;
			clock-output-names = "clk_gsp_emc";
			linux,phandle = <0x42>;
			phandle = <0x42>;
		};

		clk_ap_ahb {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x71200020 0x3>;
			clocks = <0x8 0xd 0xb 0x19>;
			clock-output-names = "clk_ap_ahb";
		};

		clk_ap_apb {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x71200024 0x3>;
			clocks = <0x8 0x10 0xa 0xb>;
			clock-output-names = "clk_ap_apb";
		};

		clk_gsp {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x71200028 0x3 0x20d00000 0x8>;
			clocks = <0xa 0xc 0x19 0x1a>;
			clock-output-names = "clk_gsp";
			linux,phandle = <0x41>;
			phandle = <0x41>;
		};

		clk_dispc0 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x7120002c 0x3 0x7120002c 0x700 0x20d00000 0x2>;
			clocks = <0xc 0x19 0x1a 0x1b>;
			clock-output-names = "clk_dispc0";
			linux,phandle = <0x3c>;
			phandle = <0x3c>;
		};

		clk_dispc0_dbi {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200030 0x3 0x71200030 0x700 0x20d00000 0x2>;
			clocks = <0xb 0xc 0x19 0x1a>;
			clock-output-names = "clk_dispc0_dbi";
			linux,phandle = <0x3d>;
			phandle = <0x3d>;
		};

		clk_dispc0_dpi {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200034 0x3 0x71200034 0xff00 0x20d00000 0x2>;
			clocks = <0xb 0xc 0x19 0x1c>;
			clock-output-names = "clk_dispc0_dpi";
			linux,phandle = <0x3e>;
			phandle = <0x3e>;
		};

		clk_dispc1 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200038 0x3 0x71200038 0x700 0x20d00000 0x4>;
			clocks = <0xc 0x19 0x1a 0x1b>;
			clock-output-names = "clk_dispc1";
		};

		clk_dispc1_dbi {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x7120003c 0x3 0x7120003c 0x700 0x20d00000 0x4>;
			clocks = <0xb 0xc 0x19 0x1a>;
			clock-output-names = "clk_dispc1_dbi";
		};

		clk_dispc1_dpi {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200040 0x3 0x71200040 0xff00 0x20d00000 0x4>;
			clocks = <0xb 0xc 0x19 0x1c>;
			clock-output-names = "clk_dispc1_dpi";
		};

		clk_nandc_ecc {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x71200044 0x1 0x20d00000 0x80000 0x20d00000 0x20000>;
			clocks = <0xc 0x19>;
			clock-output-names = "clk_nandc_ecc";
		};

		clk_nandc_2x {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x20d03038 0x3 0x20d03038 0xc 0x20d00000 0xe0000>;
			clocks = <0x1d 0x1a 0x1b 0x1c>;
			clock-output-names = "clk_nandc_2x";
		};

		clk_sdio0 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200048 0x3 0x71200048 0x700 0x20d00000 0x100>;
			clocks = <0x8 0x1a 0x1b 0x1c>;
			clock-output-names = "clk_sdio0";
			linux,phandle = <0x44>;
			phandle = <0x44>;
		};

		clk_sdio1 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x7120004c 0x3 0x20d00000 0x200>;
			clocks = <0x12 0xd 0xa 0xb>;
			clock-output-names = "clk_sdio1";
			linux,phandle = <0x45>;
			phandle = <0x45>;
		};

		clk_sdio2 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x71200050 0x3 0x20d00000 0x400>;
			clocks = <0x12 0xd 0xa 0xb>;
			clock-output-names = "clk_sdio2";
		};

		clk_emmc {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x71200054 0x3 0x20d00000 0x800>;
			clocks = <0x8 0x1a 0x1b 0x1c>;
			clock-output-names = "clk_emmc";
			linux,phandle = <0x43>;
			phandle = <0x43>;
		};

		clk_gps {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x71200058 0x1 0x20d00000 0x1000>;
			clocks = <0x10 0xd>;
			clock-output-names = "clk_gps";
		};

		clk_usb_ref {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x71200060 0x1 0x20d00000 0x10>;
			clocks = <0x1e 0x1f>;
			clock-output-names = "clk_usb_ref";
		};

		clk_uart0 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200064 0x3 0x71200064 0x700 0x71300000 0x2000>;
			clocks = <0x8 0x12 0xf 0xa>;
			clock-output-names = "clk_uart0";
		};

		clk_uart1 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200068 0x3 0x71200068 0x700 0x71300000 0x4000>;
			clocks = <0x8 0x12 0xf 0xa>;
			clock-output-names = "clk_uart1";
		};

		clk_uart2 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x7120006c 0x3 0x7120006c 0x700 0x71300000 0x8000>;
			clocks = <0x8 0x12 0xf 0xa>;
			clock-output-names = "clk_uart2";
		};

		clk_uart3 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200070 0x3 0x71200070 0x700 0x71300000 0x10000>;
			clocks = <0x8 0x12 0xf 0xa>;
			clock-output-names = "clk_uart3";
		};

		clk_uart4 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200074 0x3 0x71200074 0x700 0x71300000 0x20000>;
			clocks = <0x8 0x12 0xf 0xa>;
			clock-output-names = "clk_uart4";
		};

		clk_i2c0 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200078 0x3 0x71200078 0x700 0x71300000 0x100>;
			clocks = <0x8 0x12 0xf 0xc>;
			clock-output-names = "clk_i2c0";
		};

		clk_i2c1 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x7120007c 0x3 0x7120007c 0x700 0x71300000 0x200>;
			clocks = <0x8 0x12 0xf 0xc>;
			clock-output-names = "clk_i2c1";
		};

		clk_i2c2 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200080 0x3 0x71200080 0x700 0x71300000 0x400>;
			clocks = <0x8 0x12 0xf 0xc>;
			clock-output-names = "clk_i2c2";
		};

		clk_i2c3 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200084 0x3 0x71200084 0x700 0x71300000 0x800>;
			clocks = <0x8 0x12 0xf 0xc>;
			clock-output-names = "clk_i2c3";
		};

		clk_i2c4 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200088 0x3 0x71200088 0x700 0x71300000 0x1000>;
			clocks = <0x8 0x12 0xf 0xc>;
			clock-output-names = "clk_i2c4";
		};

		clk_spi0 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x7120008c 0x3 0x7120008c 0x700 0x71300000 0x20>;
			clocks = <0x8 0xa 0xc 0x19>;
			clock-output-names = "clk_spi0";
		};

		clk_spi1 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200090 0x3 0x71200090 0x700 0x71300000 0x40>;
			clocks = <0x8 0xa 0xc 0x19>;
			clock-output-names = "clk_spi1";
		};

		clk_spi2 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200094 0x3 0x71200094 0x700 0x71300000 0x80>;
			clocks = <0x8 0xa 0xc 0x19>;
			clock-output-names = "clk_spi2";
			linux,phandle = <0x40>;
			phandle = <0x40>;
		};

		clk_iis0 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x71200098 0x3 0x71200098 0x700 0x71300000 0x2>;
			clocks = <0x8 0xb 0xc>;
			clock-output-names = "clk_iis0";
		};

		clk_iis1 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x7120009c 0x3 0x7120009c 0x700 0x71300000 0x4>;
			clocks = <0x8 0xb 0xc>;
			clock-output-names = "clk_iis1";
		};

		clk_iis2 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x712000a0 0x3 0x712000a0 0x700 0x71300000 0x8>;
			clocks = <0x8 0xb 0xc>;
			clock-output-names = "clk_iis2";
		};

		clk_iis3 {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x712000a4 0x3 0x712000a4 0x700 0x71300000 0x10>;
			clocks = <0x8 0xb 0xc>;
			clock-output-names = "clk_iis3";
		};

		clk_zipenc {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x712000a8 0x3 0x20d00000 0x100000>;
			clocks = <0xa 0xc 0x19 0x1a>;
			clock-output-names = "clk_zipenc";
		};

		clk_zipdec {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x712000ac 0x3 0x20d00000 0x200000>;
			clocks = <0xa 0xc 0x19 0x1a>;
			clock-output-names = "clk_zipdec";
		};

		clk_gpu_axi {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0000 0x8000000 0x402b0021 0x2000000>;
			clocks = <0x18>;
			clock-output-names = "clk_gpu_axi";
			linux,phandle = <0x47>;
			phandle = <0x47>;
		};

		clk_gpu {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x60100004 0x7 0x60100004 0x30>;
			clocks = <0xc 0x1d 0x1a 0x20 0x1b 0x1c 0x21>;
			clock-output-names = "clk_gpu";
			linux,phandle = <0x48>;
			phandle = <0x48>;
		};

		clk_ccir_in {
			compatible = "sprd,fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x3d09000>;
			clock-output-names = "clk_ccir_in";
			linux,phandle = <0x26>;
			phandle = <0x26>;
		};

		clk_mm {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x402e0000 0x2000000 0x402b001d 0x2000000>;
			clocks = <0x18>;
			clock-output-names = "clk_mm";
			linux,phandle = <0x22>;
			phandle = <0x22>;
		};

		clk_mm_ahb {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x60e00020 0x3>;
			clocks = <0x8 0xa 0xb 0xc>;
			clock-output-names = "clk_mm_ahb";
			mm-domain;
			linux,phandle = <0x24>;
			phandle = <0x24>;
		};

		clk_mm_axi {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x60d00008 0x80>;
			clocks = <0x22>;
			clock-output-names = "clk_mm_axi";
			#mm-domain;
			linux,phandle = <0x23>;
			phandle = <0x23>;
		};

		clk_mm_mtx_axi {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x60d00008 0x100>;
			clocks = <0x23>;
			clock-output-names = "clk_mm_mtx_axi";
			mm-domain;
		};

		clk_mmu {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x60d00000 0x80>;
			clocks = <0x24>;
			clock-output-names = "clk_mmu";
			mm-domain;
			linux,phandle = <0x49>;
			phandle = <0x49>;
		};

		clk_mm_ckg {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x60d00000 0x40>;
			clocks = <0x24>;
			clock-output-names = "clk_mm_ckg";
			mm-domain;
		};

		clk_jpg {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x60e00038 0x3 0x60d00008 0x40 0x60d00000 0x20>;
			clocks = <0xd 0xb 0x19 0x1a>;
			clock-output-names = "clk_jpg";
			mm-domain;
			linux,phandle = <0x36>;
			phandle = <0x36>;
		};

		clk_csi {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x60d00008 0x2 0x60d00000 0x10>;
			clocks = <0x24>;
			clock-output-names = "clk_csi";
			mm-domain;
			linux,phandle = <0x25>;
			phandle = <0x25>;
		};

		clk_dcam_mipi {
			compatible = "sprd,gate-clock";
			#clock-cells = <0x0>;
			reg = <0x60d00008 0x1>;
			clocks = <0x25>;
			clock-output-names = "clk_dcam_mipi";
			mm-domain;
			linux,phandle = <0x3a>;
			phandle = <0x3a>;
		};

		clk_vsp {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x60e00030 0x3 0x60d00008 0x20 0x60d00000 0x8>;
			clocks = <0xd 0xb 0x19 0x1a>;
			clock-output-names = "clk_vsp";
			mm-domain;
			linux,phandle = <0x35>;
			phandle = <0x35>;
		};

		clk_isp {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x60e00034 0x3 0x60d00008 0x10 0x60d00000 0x4>;
			clocks = <0xd 0xb 0x1a 0x1b>;
			clock-output-names = "clk_isp";
			mm-domain;
			linux,phandle = <0x3b>;
			phandle = <0x3b>;
		};

		clk_ccir {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x60e00028 0x10000 0x60d00000 0x2>;
			clocks = <0x1f 0x26>;
			clock-output-names = "clk_ccir";
			mm-domain;
			linux,phandle = <0x39>;
			phandle = <0x39>;
		};

		clk_sensor {
			compatible = "sprd,composite-dev-clock";
			#clock-cells = <0x0>;
			reg = <0x60e00024 0x3 0x60e00024 0x700 0x60d00008 0x4>;
			clocks = <0x8 0x12 0xd 0xa>;
			clock-output-names = "clk_sensor";
			mm-domain;
			linux,phandle = <0x38>;
			phandle = <0x38>;
		};

		clk_dcam {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x60e0002c 0x3 0x60d00008 0x8 0x60d00000 0x1>;
			clocks = <0xd 0xb 0x1a 0x1b>;
			clock-output-names = "clk_dcam";
			mm-domain;
			linux,phandle = <0x37>;
			phandle = <0x37>;
		};
	};

	sprd-regulators {
		compatible = "sprd,sc2713s-regulator";
		#address-cells = <0x1>;
		#size-cells = <0x1>;

		dummy {
		};

		vddcore {
			regulator-name = "vddcore";
			reg = <0x40038810 0x200 0x40038814 0x200 0x0 0x0>;
			reg-vol = <0x40038948 0x38 0x40038960 0x1f>;
			regulator-cal-channel = <0x40038844 0x0 0xd>;
			regulator-default-microvolt = <0xdbba0>;
			regulator-selects = <0x10c8e0 0xaae60 0xc3500 0xdbba0 0xf4240 0x9eb10 0x124f80 0x13d620>;
			regulator-step-microvolt = <0xc35>;
			regulator-min-microvolt = <0x9eb10>;
			regulator-max-microvolt = <0x13d620>;
			dcdc;
		};

		vddarm {
			regulator-name = "vddarm";
			reg = <0x40038810 0x400 0x40038814 0x400 0x40038874 0x200>;
			reg-vol = <0x40038948 0x1c0 0x40038964 0x1f>;
			regulator-cal-channel = <0x40038844 0x0 0xe>;
			regulator-default-microvolt = <0xdbba0>;
			regulator-selects = <0x10c8e0 0xaae60 0xc3500 0xdbba0 0xf4240 0x9eb10 0x124f80 0x13d620>;
			regulator-step-microvolt = <0xc35>;
			regulator-min-microvolt = <0x9eb10>;
			regulator-max-microvolt = <0x13d620>;
			dcdc;
		};

		vddmem {
			regulator-name = "vddmem";
			reg = <0x40038810 0x800 0x40038814 0x800 0x0 0x0>;
			reg-vol = <0x40038968 0x20 0x40038968 0x1f>;
			regulator-cal-channel = <0x40038844 0x0 0xf>;
			regulator-default-microvolt = <0x124f80>;
			regulator-selects = <0x124f80 0x1312d0>;
			regulator-step-microvolt = <0x186a>;
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x1312d0>;
			dcdc;
		};

		vddgen {
			regulator-name = "vddgen";
			reg = <0x40038810 0x1000 0x40038814 0x1000 0x40038874 0x1000>;
			reg-vol = <0x4003896c 0xe0 0x4003896c 0x1f>;
			regulator-cal-channel = <0x40038844 0x0 0x10>;
			regulator-default-microvolt = <0x249f00>;
			regulator-selects = <0x2191c0 0x1b7740 0x1cfde0 0x1e8480 0x200b20 0x231860 0x249f00 0x2625a0>;
			regulator-step-microvolt = <0xc35>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2625a0>;
			dcdc;
		};

		vddwpa {
			regulator-name = "vddwpa";
			reg = <0x4003881c 0x800 0x0 0x0 0x40038874 0x800>;
			reg-vol = <0x0 0x0 0x40038974 0x7>;
			regulator-cal-channel = <0x40038844 0x0 0x11>;
			regulator-selects;
			regulator-step-microvolt = <0xc35>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2625a0>;
			dcdc;
		};

		vddwrf {
			regulator-name = "vddwrf";
			reg = <0x40038810 0x2000 0x40038814 0x2000 0x40038874 0x400>;
			reg-vol = <0x40038970 0x60 0x40038970 0x1f>;
			regulator-cal-channel = <0x40038844 0x0 0x12>;
			regulator-default-microvolt = <0x16e360>;
			regulator-selects = <0x13d620 0x155cc0 0x16e360 0x186a00>;
			regulator-step-microvolt = <0x186a>;
			regulator-min-microvolt = <0x13d620>;
			regulator-max-microvolt = <0x186a00>;
			dcdc;
		};

		vdd18 {
			regulator-name = "vdd18";
			reg = <0x40038810 0x2 0x40038814 0x2 0x40038874 0x1>;
			reg-vol = <0x40038820 0x3 0x4003882c 0x1f>;
			regulator-cal-channel = <0x40038844 0xc0 0x16>;
			regulator-default-microvolt = <0x1b7740>;
			regulator-selects = <0x16e360 0x1b7740 0x13d620 0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x1b7740>;
		};

		vdd28 {
			regulator-name = "vdd28";
			reg = <0x40038810 0x4 0x40038814 0x4 0x40038874 0x2>;
			reg-vol = <0x40038820 0xc 0x4003882c 0x3e0>;
			regulator-cal-channel = <0x40038844 0x500 0x15>;
			regulator-default-microvolt = <0x2ab980>;
			regulator-selects = <0x2ab980 0x2dc6c0 0x286f90 0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2dc6c0>;
		};

		vdd25 {
			regulator-name = "vdd25";
			reg = <0x40038810 0x8 0x40038814 0x8 0x40038874 0x4>;
			reg-vol = <0x40038948 0x600 0x4003882c 0x7c00>;
			regulator-cal-channel = <0x40038844 0x600 0x15>;
			regulator-default-microvolt = <0x1b7740>;
			regulator-selects = <0x2625a0 0x29f630 0x1b7740 0x1cfde0>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x29f630>;
		};

		vddrf0 {
			regulator-name = "vddrf0";
			reg = <0x40038810 0x10 0x40038814 0x10 0x40038874 0x8>;
			reg-vol = <0x40038820 0xc0 0x40038830 0x1f>;
			regulator-cal-channel = <0x40038844 0x2800 0x17>;
			regulator-default-microvolt = <0x2b7cd0>;
			regulator-selects = <0x2b7cd0 0x2d0370 0x2625a0 0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2d0370>;
		};

		vddrf1 {
			regulator-name = "vddrf1";
			reg = <0x40038810 0x20 0x40038814 0x20 0x40038874 0x10>;
			reg-vol = <0x40038948 0x1800 0x40038830 0x3e0>;
			regulator-cal-channel = <0x40038844 0x2000 0x17>;
			regulator-default-microvolt = <0x124f80>;
			regulator-selects = <0x2b7cd0 0x1b7740 0x16e360 0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x2b7cd0>;
		};

		vddrf2 {
			regulator-name = "vddrf2";
			reg = <0x40038810 0x40 0x40038814 0x40 0x40038874 0x20>;
			reg-vol = <0x40038820 0xc00 0x40038830 0x7c00>;
			regulator-cal-channel = <0x40038844 0x1800 0x17>;
			regulator-default-microvolt = <0x2b7cd0>;
			regulator-selects = <0x2b7cd0 0x1b7740 0x16e360 0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x2b7cd0>;
		};

		vddemmcio {
			regulator-compatible = "emmc-signal";
			regulator-name = "vddemmcio";
			reg = <0x40038810 0x80 0x40038814 0x80 0x40038874 0x40>;
			reg-vol = <0x40038820 0x3000 0x40038834 0x1f>;
			regulator-cal-channel = <0x40038844 0x80 0x16>;
			regulator-default-microvolt = <0x1b7740>;
			regulator-selects = <0x16e360 0x1b7740 0x13d620 0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x1b7740>;
		};

		vddemmccore {
			regulator-compatible = "emmc-nand";
			regulator-name = "vddemmccore";
			reg = <0x40038810 0x100 0x40038814 0x100 0x40038874 0x80>;
			reg-vol = <0x40038820 0xc000 0x40038834 0x3e0>;
			regulator-cal-channel = <0x40038844 0x400 0x15>;
			regulator-default-microvolt = <0x2dc6c0>;
			regulator-selects = <0x2ab980 0x2dc6c0 0x2625a0 0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2dc6c0>;
		};

		avdd18 {
			regulator-name = "avdd18";
			reg = <0x40038810 0x8000 0x40038814 0x8000 0x40038878 0x1>;
			reg-vol = <0x40038824 0x3 0x40038838 0x1f>;
			regulator-cal-channel = <0x40038844 0xa0 0x16>;
			regulator-default-microvolt = <0x1b7740>;
			regulator-selects = <0x16e360 0x1b7740 0x13d620 0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x1b7740>;
		};

		vddsd {
			regulator-compatible = "sd";
			regulator-name = "vddsd";
			reg = <0x4003881c 0x2 0x0 0x0 0x40038878 0x2>;
			reg-vol = <0x40038824 0xc 0x40038838 0x3e0>;
			regulator-cal-channel = <0x40038844 0x800 0x17>;
			regulator-default-microvolt = <0x2ab980>;
			regulator-selects = <0x2ab980 0x2dc6c0 0x2625a0 0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2dc6c0>;
		};

		vddsim0 {
			regulator-name = "vddsim0";
			reg = <0x4003881c 0x4 0x0 0x0 0x40038878 0x4>;
			reg-vol = <0x40038824 0x30 0x4003883c 0x1f>;
			regulator-cal-channel = <0x40038844 0x200 0x15>;
			regulator-default-microvolt = <0x1b7740>;
			regulator-selects = <0x1b7740 0x2c4020 0x2dc6c0 0x2f4d60>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2f4d60>;
		};

		vddsim1 {
			regulator-name = "vddsim1";
			reg = <0x4003881c 0x8 0x0 0x0 0x40038878 0x8>;
			reg-vol = <0x40038824 0xc0 0x4003883c 0x1f>;
			regulator-cal-channel = <0x40038844 0x200 0x15>;
			regulator-default-microvolt = <0x1b7740>;
			regulator-selects = <0x1b7740 0x2c4020 0x2dc6c0 0x2f4d60>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2f4d60>;
		};

		vddsim2 {
			regulator-name = "vddsim2";
			reg = <0x4003881c 0x10 0x0 0x0 0x40038878 0x10>;
			reg-vol = <0x40038824 0x300 0x4003883c 0x3e0>;
			regulator-cal-channel = <0x40038844 0x300 0x15>;
			regulator-default-microvolt = <0x1b7740>;
			regulator-selects = <0x2ab980 0x2dc6c0 0x2625a0 0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2dc6c0>;
		};

		vddcama {
			regulator-name = "vddcama";
			reg = <0x4003881c 0x20 0x0 0x0 0x40038878 0x20>;
			reg-vol = <0x40038828 0x3 0x4003883c 0x7c00>;
			regulator-cal-channel = <0x40038844 0x1000 0x17>;
			regulator-default-microvolt = <0x2ab980>;
			regulator-selects = <0x2ab980 0x2dc6c0 0x2625a0 0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x2dc6c0>;
		};

		vddcamd {
			regulator-name = "vddcamd";
			reg = <0x4003881c 0x40 0x0 0x0 0x40038878 0x40>;
			reg-vol = <0x40038828 0xc 0x40038840 0x1f>;
			regulator-cal-channel = <0x40038844 0x60 0x16>;
			regulator-default-microvolt = <0x16e360>;
			regulator-selects = <0x16e360 0x1b7740 0x13d620 0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x1b7740>;
		};

		vddcamio {
			regulator-name = "vddcamio";
			reg = <0x4003881c 0x80 0x0 0x0 0x40038878 0x80>;
			reg-vol = <0x40038828 0x30 0x40038840 0x3e0>;
			regulator-cal-channel = <0x40038844 0x20 0x16>;
			regulator-default-microvolt = <0x1b7740>;
			regulator-selects = <0x16e360 0x1b7740 0x2625a0 0x2ab980>;
			regulator-min-microvolt = <0x16e360>;
			regulator-max-microvolt = <0x2ab980>;
		};

		vddcammot {
			regulator-name = "vddcammot";
			reg = <0x4003881c 0x100 0x0 0x0 0x40038878 0x100>;
			reg-vol = <0x40038828 0xc0 0x40038840 0x7c00>;
			regulator-cal-channel = <0x40038844 0x3000 0x17>;
			regulator-default-microvolt = <0x2ab980>;
			regulator-selects = <0x2dc6c0 0x325aa0 0x2ab980 0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x325aa0>;
		};

		vddusb {
			regulator-name = "vddusb";
			reg = <0x4003881c 0x200 0x0 0x0 0x40038878 0x200>;
			reg-vol = <0x40038828 0x300 0x40038834 0x7c00>;
			regulator-cal-channel = <0x40038844 0x700 0x15>;
			regulator-default-microvolt = <0x325aa0>;
			regulator-selects = <0x325aa0 0x33e140 0x30d400 0x2f4d60>;
			regulator-min-microvolt = <0x2f4d60>;
			regulator-max-microvolt = <0x33e140>;
			linux,phandle = <0x46>;
			phandle = <0x46>;
		};

		vddclsg {
			regulator-name = "vddclsg";
			reg = <0x4003881c 0x400 0x0 0x0 0x40038878 0x400>;
			reg-vol = <0x40038828 0xc00 0x40038844 0x1f>;
			regulator-cal-channel = <0x40038844 0x40 0x16>;
			regulator-selects = <0x16e360 0x1b7740 0x13d620 0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x1b7740>;
		};
	};

	sprd-audio-devices {
		compatible = "sprd,sound";
		#address-cells = <0x1>;
		#size-cells = <0x1>;

		sprd-codec {
			compatible = "sprd,sprd-codec";
			status = "disable";
			sprd,def_da_fs = <0xac44>;
			sprd,ap_irq = <0xa4>;
			sprd,dp_irq = <0x34>;
			sprd,reg_dp = <0x40000000 0x2000>;
			interrupt-parent = <0x27>;
			interrupts = <0x7 0x0>;
			linux,phandle = <0x2a>;
			phandle = <0x2a>;
		};

		sprd-codec-v3 {
			compatible = "sprd,sprd-codec-v3";
			status = "okay";
			sprd,def_da_fs = <0xac44>;
			sprd,ap_irq = <0xa4>;
			sprd,dp_irq = <0x34>;
			sprd,reg_dp = <0x40000000 0x2000>;
			interrupt-parent = <0x27>;
			interrupts = <0x7 0x0>;
			sprd,audio_power_ver = <0x3>;
			linux,phandle = <0x2c>;
			phandle = <0x2c>;
		};

		sprd-codec-v1 {
			compatible = "sprd,sprd-codec-v1";
			status = "disable";
			sprd,def_da_fs = <0xac44>;
			sprd,ap_irq = <0x67>;
			sprd,dp_irq = <0x3f>;
		};

		null-codec {
			compatible = "sprd,null-codec";
			linux,phandle = <0x31>;
			phandle = <0x31>;
		};

		vbc-r2p0 {
			compatible = "sprd,vbc-r2p0";
			status = "okay";
			sprd,reg_vbc = <0x40020000 0x20000>;
			linux,phandle = <0x29>;
			phandle = <0x29>;
		};

		vbc-r1p0 {
			compatible = "sprd,vbc-r1p0";
			status = "disable";
		};

		vaudio {
			compatible = "sprd,vaudio";
			linux,phandle = <0x28>;
			phandle = <0x28>;
		};

		bt-i2s-config {
			sprd,def_pcm_config;
		};

		fm-i2s-config {
		};

		i2s@0 {
			compatible = "sprd,i2s";
			status = "okay";
			sprd,dai_name = "i2s_bt_sco0";
			sprd,id = <0x0>;
			sprd,hw_port = <0x0>;
			sprd,base = <0x70d00000 0x100000>;
			sprd,dma_rx_no = <0x3>;
			sprd,dma_tx_no = <0x4>;
			sprd,config_type = "pcm";
			sprd,slave_timeout = <0xf11>;
			sprd,_hw_port = <0x0>;
			sprd,fs = <0x1f40>;
			sprd,bus_type = <0x1>;
			sprd,rtx_mode = <0x3>;
			sprd,byte_per_chan = <0x1>;
			sprd,slave_mode = <0x0>;
			sprd,lsb = <0x1>;
			sprd,lrck = <0x1>;
			sprd,low_for_left = <0x1>;
			sprd,clk_inv = <0x0>;
			sprd,pcm_short_frame = <0x1>;
			sprd,pcm_slot = <0x1>;
			sprd,pcm_cycle = <0x1>;
			sprd,tx_watermark = <0xc>;
			sprd,rx_watermark = <0x14>;
			linux,phandle = <0x2d>;
			phandle = <0x2d>;
		};

		i2s@1 {
			compatible = "sprd,i2s";
			status = "okay";
			sprd,dai_name = "i2s_bt_sco1";
			sprd,id = <0x1>;
			sprd,hw_port = <0x1>;
			sprd,base = <0x70e00000 0x100000>;
			sprd,dma_rx_no = <0x5>;
			sprd,dma_tx_no = <0x6>;
			linux,phandle = <0x2e>;
			phandle = <0x2e>;
		};

		i2s@2 {
			compatible = "sprd,i2s";
			status = "okay";
			sprd,dai_name = "i2s_bt_sco2";
			sprd,id = <0x2>;
			sprd,hw_port = <0x2>;
			sprd,base = <0x70f00000 0x100000>;
			sprd,dma_rx_no = <0x7>;
			sprd,dma_tx_no = <0x8>;
			linux,phandle = <0x2f>;
			phandle = <0x2f>;
		};

		i2s@3 {
			compatible = "sprd,i2s";
			status = "okay";
			sprd,dai_name = "i2s_bt_sco3";
			sprd,id = <0x3>;
			sprd,hw_port = <0x3>;
			sprd,base = <0x71000000 0x100000>;
			sprd,dma_rx_no = <0x9>;
			sprd,dma_tx_no = <0xa>;
			linux,phandle = <0x30>;
			phandle = <0x30>;
		};

		sprd-pcm-audio {
			compatible = "sprd,sprd-pcm";
			linux,phandle = <0x2b>;
			phandle = <0x2b>;
		};

		sound@0 {
			compatible = "sprd,vbc-r2p0-sprd-codec";
			sprd,model = "sprdphone";
			sprd,vaudio = <0x28>;
			sprd,vbc = <0x29>;
			sprd,codec = <0x2a>;
			sprd,pcm = <0x2b>;
		};

		sound@1 {
			compatible = "sprd,vbc-r2p0-sprd-codec-v3";
			sprd,model = "sprdphone";
			sprd,vaudio = <0x28>;
			sprd,vbc = <0x29>;
			sprd,codec = <0x2c>;
			sprd,pcm = <0x2b>;
		};

		sound@2 {
			compatible = "sprd,i2s-null-codec";
			sprd,model = "all-i2s";
			sprd,i2s = <0x2d 0x2e 0x2f 0x30>;
			sprd,codec = <0x31>;
			sprd,pcm = <0x2b>;
		};
	};

	sprd_battery {
		compatible = "sprd,sprd-battery";
		gpios = <0x32 0x0 0x0 0x32 0x4 0x0 0x32 0x6 0x0>;
		chg-end-vol-h = <0x1081>;
		chg-end-vol-pure = <0x1068>;
		chg-end-vol-l = <0x1036>;
		chg-bat-safety-vol = <0x10b8>;
		rechg-vol = <0x1023>;
		adp-cdp-cur = <0x226>;
		adp-dcp-cur = <0x226>;
		adp-sdp-cur = <0x1c2>;
		ovp-stop = <0x1964>;
		ovp-restart = <0x16a8>;
		chg-timeout = <0x5460>;
		chgtimeout-show-full = <0x0>;
		chg-rechg-timeout = <0x1518>;
		chg-cv-timeout = <0xe10>;
		chg-eoc-level = <0x3>;
		cccv-default = <0x0>;
		chg-end-cur = <0x50>;
		otp-high-stop = <0x640>;
		otp-high-restart = <0x60e>;
		otp-low-stop = <0x3b6>;
		otp-low-restart = <0x3e8>;
		chg-polling-time = <0x1e>;
		chg-polling-time-fast = <0x1>;
		bat-polling-time = <0xf>;
		bat-polling-time-fast = <0xf>;
		cap-one-per-time = <0x1e>;
		cap-valid-range-poweron = <0x1e>;
		temp-support = <0x1>;
		temp-adc-ch = <0x0>;
		temp-adc-scale = <0x1>;
		temp-adc-sample-cnt = <0xf>;
		temp-table-mode = <0x0>;
		temp-comp-res = <0x1e>;
		temp-tab-size = <0x13>;
		temp-tab-val = <0xffa 0xc98 0x9d4 0x7bc 0x623 0x4e8 0x3f5 0x337 0x2a1 0x22b 0x1cd 0x181 0x144 0x113 0xeb 0xca 0xaf 0x98 0x85>;
		temp-tab-temp = <0x2ee 0x320 0x352 0x384 0x3b6 0x3e8 0x41a 0x44c 0x47e 0x4b0 0x4e2 0x514 0x546 0x578 0x5aa 0x5dc 0x60e 0x640 0x672>;
		fgu-mode = <0x1>;
		alm-soc = <0x5>;
		alm-vol = <0xe10>;
		soft-vbat-uvlo = <0xc1c>;
		rint = <0xfa>;
		cnom = <0x5dc>;
		rsense-real = <0xd7>;
		rsense-spec = <0xc8>;
		relax-current = <0x32>;
		fgu-cal-ajust = <0x0>;
		ocv-tab-size = <0x15>;
		ocv-tab-vol = <0x1055 0x1013 0xfec 0xfb9 0xf94 0xf7a 0xf57 0xf3f 0xf1e 0xef7 0xee2 0xed2 0xec6 0xebf 0xeba 0xeaa 0xe9b 0xe81 0xe66 0xe56 0xd48>;
		ocv-tab-cap = <0x64 0x5f 0x5a 0x55 0x50 0x4b 0x46 0x41 0x3c 0x37 0x32 0x2d 0x28 0x23 0x1e 0x19 0x14 0xf 0xa 0x5 0x0>;
		cnom-temp-tab = <0x3fc 0x708 0x3f2 0x514 0x3e8 0x42e 0x3de 0x3e8>;
		rint-temp-tab = <0x3fc 0xc8 0x3f2 0x1c2 0x3e8 0x28a 0x3de 0x44c>;

		sprd_chg {
			compatible = "sprd,sprd_chg";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x78 0x0>;
		};

		sprd_fgu {
			compatible = "sprd,sprd_fgu";
			interrupt-parent = <0x27>;
			interrupts = <0x4 0x0>;
		};
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu@f00 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf00>;
		};

		cpu@f01 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf01>;
		};

		cpu@f02 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf02>;
		};

		cpu@f03 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf03>;
		};
	};

	pmu {
		compatible = "arm,cortex-a7-pmu";
		interrupts = <0x0 0x5c 0x0 0x0 0x5d 0x0 0x0 0x5e 0x0 0x0 0x5f 0x0>;
	};

	interrupt-controller@12001000 {
		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
		#interrupt-cells = <0x3>;
		#address-cells = <0x0>;
		interrupt-controller;
		reg = <0x12001000 0x1000 0x12002000 0x1000>;
		linux,phandle = <0x1>;
		phandle = <0x1>;
	};

	uart@70000000 {
		compatible = "sprd,serial";
		interrupts = <0x0 0x2 0x0>;
		reg = <0x70000000 0x1000>;
		clock-names = "clk_uart0";
		clocks = <0x33 0x3c>;
		sprdclk = <0x2dc6c00>;
		sprdwaketype = "BT_RTS_HIGH_WHEN_SLEEP";
	};

	uart@70100000 {
		compatible = "sprd,serial";
		interrupts = <0x0 0x3 0x0>;
		reg = <0x70100000 0x1000>;
		clock-names = "clk_uart1";
		clocks = <0x33 0x3d>;
		sprdclk = <0x18cba80>;
		sprdwaketype = "BT_RTS_HIGH_WHEN_SLEEP";
	};

	uart@70200000 {
		compatible = "sprd,serial";
		interrupts = <0x0 0x4 0x0>;
		reg = <0x70200000 0x1000>;
		clock-names = "clk_uart2";
		clocks = <0x33 0x3e>;
		sprdclk = <0x18cba80>;
		sprdwaketype = "BT_RTS_HIGH_WHEN_SLEEP";
	};

	uart@70300000 {
		compatible = "sprd,serial";
		interrupts = <0x0 0x5 0x0>;
		reg = <0x70300000 0x1000>;
		clock-names = "clk_uart3";
		clocks = <0x33 0x3f>;
		sprdclk = <0x18cba80>;
		sprdwaketype = "BT_RTS_HIGH_WHEN_SLEEP";
	};

	timer {
		compatible = "sprd,scx35-timer";
		reg = <0x40230000 0x1000 0x40050000 0x1000 0x40220000 0x1000 0x40330000 0x1000 0x40340000 0x1000>;
		interrupts = <0x0 0x76 0x0 0x0 0x1c 0x0 0x0 0x1d 0x0 0x0 0x77 0x0 0x0 0x79 0x0 0x0 0x1f 0x0>;
	};

	clockdevice {
		compatible = "sprd,scx35-clock";
		#clock-cells = <0x1>;
		linux,phandle = <0x33>;
		phandle = <0x33>;
	};

	gpio@40210000 {
		compatible = "sprd,d-eic-gpio";
		reg = <0x40210000 0x1000>;
		gpio-controller;
		interrupt-controller;
		#interrupt-cells = <0x2>;
		#gpio-cells = <0x2>;
		gpiobase = <0x120>;
		ngpios = <0x10>;
		interrupts = <0x0 0x25 0x0>;
	};

	gpio@40280000 {
		compatible = "sprd,d-gpio-gpio";
		reg = <0x40280000 0x1000>;
		gpio-controller;
		interrupt-controller;
		#interrupt-cells = <0x2>;
		#gpio-cells = <0x2>;
		gpiobase = <0x0>;
		ngpios = <0x100>;
		interrupts = <0x0 0x23 0x0>;
		linux,phandle = <0x34>;
		phandle = <0x34>;
	};

	pinctrl {
		compatible = "sprd,pinctrl";
		reg = <0x402a0000 0x1000>;
		pwr_domain = "vddsim0", "vddsim1", "vddsim2", "vddsd", "vdd18";
		ctrl_desc = <0x10 0x2 0x1 0x10 0x3 0x1 0x10 0x4 0x1 0x10 0x5 0x1 0x10 0x6 0x1>;
	};

	adic {
		compatible = "sprd,adi";
		reg = <0x40030000 0x10000>;
	};

	adi_bus {
		compatible = "sprd,adi-bus";
		interrupts = <0x0 0x26 0x0>;
		reg = <0x40038000 0x1000>;
		interrupt-controller;
		sprd,irqnums = <0xb>;
		#interrupt-cells = <0x2>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x40 0x40038040 0x40 0x80 0x40038080 0x80 0x100 0x40038100 0x80 0x480 0x40038480 0x80>;
		linux,phandle = <0x27>;
		phandle = <0x27>;

		sprd_backlight {
			compatible = "sprd,sprd_backlight";
			start = <0x3>;
			end = <0x3>;
			flags = <0x100>;
		};

		hall_key {
			compatible = "sprd,hall_key";
			gpios = <0x34 0xe2 0x0>;
		};

		leds_sprd_bltc_rgb {
			compatible = "sprd,sprd-leds-bltc-rgb";
			reg = <0x3c0 0x40 0x800 0xf0>;
		};

		headset_detect {
			compatible = "sprd,headset-detect";
			gpio_switch = <0x0>;
			gpio_detect = <0x135>;
			gpio_button = <0x133>;
			irq_trigger_level_detect = <0x1>;
			irq_trigger_level_button = <0x1>;
			adc_threshold_3pole_detect = <0x64>;
			adc_threshold_4pole_detect = <0xc1c>;
			irq_threshold_buttont = <0x1>;
			voltage_headmicbias = <0x2dc6c0>;
			nbuttons = <0x1>;

			headset_buttons {
				adc_min = <0x0>;
				adc_max = <0xaa>;
				code = <0xe2>;
				type = <0x0>;
			};
		};

		keyboard_backlight {
			compatible = "sprd,keyboard-backlight";
		};

		watchdog@40 {
			compatible = "sprd,watchdog";
			reg = <0x40 0x40>;
			interrupts = <0x3 0x0>;
		};

		rtc@80 {
			compatible = "sprd,rtc";
			reg = <0x80 0x80>;
			interrupts = <0x2 0x0>;
		};

		gpio@100 {
			compatible = "sprd,a-eic-gpio";
			reg = <0x100 0x80>;
			gpio-controller;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			#gpio-cells = <0x2>;
			gpiobase = <0x130>;
			ngpios = <0x10>;
			interrupt-parent = <0x27>;
			interrupts = <0x5 0x0>;
			linux,phandle = <0x32>;
			phandle = <0x32>;
		};

		gpio@480 {
			compatible = "sprd,a-gpio-gpio";
			reg = <0x480 0x80>;
			gpio-controller;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			#gpio-cells = <0x2>;
			gpiobase = <0x100>;
			ngpios = <0x20>;
			interrupt-parent = <0x27>;
			interrupts = <0x1 0x0>;
		};
	};

	keypad@40250000 {
		compatible = "sprd,sci-keypad";
		reg = <0x40250000 0x1000>;
		gpios = <0x32 0x2 0x0>;
		interrupts = <0x0 0x24 0x0>;
		sprd,keypad-num-rows = <0x2>;
		sprd,keypad-num-columns = <0x2>;
		sprd,keypad-rows-choose-hw = <0x30000>;
		sprd,keypad-cols-choose-hw = <0x300>;
		sprd,debounce_time = <0x3a98>;
		linux,keypad-no-autorepeat;
		sprd,support_long_key;

		key_volume_down {
			keypad,row = <0x1>;
			keypad,column = <0x0>;
			linux,code = <0x72>;
		};

		key_volume_up {
			keypad,row = <0x0>;
			keypad,column = <0x0>;
			linux,code = <0x73>;
		};

		key_home {
			keypad,row = <0x0>;
			keypad,column = <0x1>;
			linux,code = <0x66>;
		};
	};

	sprd_vsp@60900000 {
		compatible = "sprd,sprd_vsp";
		reg = <0x60900000 0xc000>;
		interrupts = <0x0 0x2b 0x0>;
		clock-names = "clk_mm_i", "clk_vsp", "clk_mm_axi";
		clocks = <0x22 0x35 0x23>;
		version = <0x2>;
	};

	sprd_jpg {
		compatible = "sprd,sprd_jpg";
		reg = <0x60b00000 0x8000>;
		interrupts = <0x0 0x2a 0x0>;
		clock-names = "clk_mm_i", "clk_jpg";
		clocks = <0x22 0x36>;
	};

	i2c@70500000 {
		compatible = "sprd,i2c";
		interrupts = <0x0 0xb 0x0>;
		reg = <0x70500000 0x1000>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		sensor_main@0x3c {
			compatible = "sprd,sensor_main";
			reg = <0x3c>;
		};

		sensor_sub@0x21 {
			compatible = "sprd,sensor_sub";
			reg = <0x21>;
		};
	};

	i2c@70600000 {
		compatible = "sprd,i2c";
		interrupts = <0x0 0xc 0x0>;
		reg = <0x70600000 0x1000>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
	};

	i2c@70700000 {
		compatible = "sprd,i2c";
		interrupts = <0x0 0xd 0x0>;
		reg = <0x70700000 0x1000>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		kionix_accel@0x0E {
			compatible = "KXCJK,kionix_accel";
			reg = <0xe>;
			min_interval = <0x5>;
			poll_interval = <0xc8>;
			accel_direction = <0x6>;
			accel_irq_use_drdy = <0x0>;
			irq_gpio_number = <0xd7>;
			accel_res = <0x0>;
			accel_g_range = <0x0>;
		};

		lis3dh_acc@18 {
			compatible = "ST,lis3dh_acc";
			reg = <0x18>;
			gpios = <0x34 0xd7 0x0>;
			poll_interval = <0xa>;
			min_interval = <0xa>;
			g_range = <0x0>;
			axis_map_x = <0x1>;
			axis_map_y = <0x0>;
			axis_map_z = <0x2>;
			negate_x = <0x0>;
			negate_y = <0x0>;
			negate_z = <0x1>;
		};

		mc3xxx@0x4C {
			compatible = "mc,mc3xxx";
			reg = <0x4c>;
		};

		epl259x_pls@49 {
			compatible = "epl,epl259x";
			reg = <0x49>;
			gpios = <0x34 0xd8 0x0>;
		};
	};

	i2c@70800000 {
		compatible = "sprd,i2c";
		interrupts = <0x0 0xe 0x0>;
		reg = <0x70800000 0x1000>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
	};

	i2c@70900000 {
		compatible = "sprd,i2c";
		interrupts = <0x0 0xf 0x0>;
		reg = <0x70900000 0x1000>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		focaltech_ts@38 {
			compatible = "focaltech,focaltech_ts";
			reg = <0x38>;
			gpios = <0x34 0x53 0x0 0x34 0x4a 0x0>;
			vdd_name = "vdd28";
			virtualkeys = <0x190 0x578 0x3c 0x28 0xf0 0x578 0x3c 0x28 0x50 0x578 0x3c 0x28>;
			TP_MAX_X = <0x1e0>;
			TP_MAX_Y = <0x356>;
		};

		goodix_ts@5d {
			compatible = "Goodix,goodix_ts";
			reg = <0x5d>;
			gpios = <0x34 0x53 0x0 0x34 0x4a 0x0>;
			vdd_name = "vdd28";
			virtualkeys = <0x28 0x3d4 0x3c 0x28 0x78 0x3d4 0x3c 0x28 0xc8 0x3d4 0x3c 0x28>;
			TP_MAX_X = <0x1e0>;
			TP_MAX_Y = <0x356>;
		};

		gslx680@40 {
			compatible = "gslx680.ts";
			reg = <0x40>;
			gpios = <0x34 0x53 0x0 0x34 0x4a 0x0>;
			vdd_name = "vdd28";
			virtualkeys = <0x28 0x3d4 0x3c 0x28 0x78 0x3d4 0x3c 0x28 0xc8 0x3d4 0x3c 0x28>;
			TP_MAX_X = <0x1e0>;
			TP_MAX_Y = <0x356>;
		};
	};

	sprd_dcam {
		compatible = "sprd,sprd_dcam";
		interrupts = <0x0 0x2d 0x0>;
		reg = <0x60800000 0x100000>;
		clock-names = "clk_mm_i", "clk_dcam";
		clocks = <0x22 0x37>;
	};

	sprd_scale {
		compatible = "sprd,sprd_scale";
	};

	sprd_rotation {
		compatible = "sprd,sprd_rotation";
	};

	sprd_sensor {
		compatible = "sprd,sprd_sensor";
		reg = <0x60c00000 0x1000>;
		gpios = <0x34 0xba 0x0 0x34 0xbb 0x0 0x34 0xba 0x0 0x34 0xbc 0x0 0x34 0x0 0x0 0x34 0x0 0x0 0x34 0x0 0x0 0x34 0x0 0x0>;
		clock-names = "clk_mm_i", "clk_sensor", "clk_ccir", "clk_dcam", "clk_dcam_mipi";
		clocks = <0x22 0x38 0x39 0x37 0x3a>;
	};

	sprd_isp {
		compatible = "sprd,sprd_isp";
		reg = <0x60a00000 0x100000>;
		clock-names = "clk_mm_i", "clk_isp";
		clocks = <0x22 0x3b>;
	};

	sprd_dma_copy {
		compatible = "sprd,sprd_dma_copy";
	};

	fb@20800000 {
		compatible = "sprd,sprdfb";
		reg = <0x20800000 0x1000 0x21800000 0x1000>;
		interrupts = <0x0 0x2e 0x0 0x0 0x30 0x0 0x0 0x31 0x0>;
		clock-names = "dispc_clk_parent", "dispc_dbi_clk_parent", "dispc_dpi_clk_parent", "dispc_emc_clk_parent", "dispc_clk", "dispc_dbi_clk", "dispc_dpi_clk", "dispc_emc_clk", "fb_spi_clock", "fb_spi_clock_parent";
		clocks = <0x1a 0x1a 0x1c 0x18 0x3c 0x3d 0x3e 0x3f 0x40 0x8>;
		clock-src = <0xf424000 0xf424000 0x16e36000>;
		dpi_clk_div = <0x7>;
		sprd,fb_use_reservemem;
		sprd,fb_mem = <0x9ed74000 0xa8c000>;
		sprd,fb_display_size = <0x1e0 0x356>;
	};

	gsp@20a00000 {
		compatible = "sprd,gsp";
		reg = <0x20a00000 0x1000>;
		interrupts = <0x0 0x33 0x0>;
		clock-names = "clk_gsp", "clk_gsp_emc", "clk_gsp_parent", "clk_aon_apb";
		clocks = <0x41 0x42 0x1a 0x18>;
		gsp_mmu_ctrl_base = <0x21408000>;
	};

	sprd_fm@40270000 {
		compatible = "sprd,sprd_fm";
		reg = <0x40270000 0x1000 0x402e0000 0x10000 0x402b0000 0x10000 0x402d0000 0x1000 0x402a0000 0x1000>;
	};

	sipc@0x87800000 {
		compatible = "sprd,sipc";
		reg = <0x87800000 0x200000>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x8000000 0x88000000 0x1b00000 0x7800000 0x87800000 0x140000 0x9aff000 0x89aff000 0x1000 0xa800000 0x8a800000 0x201000 0x7940000 0x87940000 0xc0000 0xaa00000 0x8aa00000 0x1000>;

		sipc_cpw@0x8000000 {
			sprd,name = "sipc-w";
			sprd,dst = <0x2>;
			sprd,ap2cp = <0x402c0000>;
			sprd,cp2ap = <0x402c0004>;
			sprd,trig = <0x1>;
			sprd,clr = <0x1>;
			interrupts = <0x0 0x44 0x0>;
			reg = <0x8000000 0x1b00000 0x7800000 0x140000 0x9aff000 0x1000>;
		};

		sipc_wcn@0x0a800000 {
			sprd,name = "sipc-wcn";
			sprd,dst = <0x3>;
			sprd,ap2cp = <0x402c0000>;
			sprd,cp2ap = <0x402c0004>;
			sprd,trig = <0x100>;
			sprd,clr = <0x100>;
			interrupts = <0x0 0x49 0x0>;
			reg = <0xa800000 0x201000 0x7940000 0xc0000 0xaa00000 0x1000>;
		};
	};

	spipe-cpw {
		compatible = "sprd,spipe";
		sprd,name = "spipe_w";
		sprd,dst = <0x2>;
		sprd,channel = <0x4>;
		sprd,ringnr = <0x9>;
		sprd,size-rxbuf = <0x1000>;
		sprd,size-txbuf = <0x1000>;
	};

	slog-cpw {
		compatible = "sprd,spipe";
		sprd,name = "slog_w";
		sprd,dst = <0x2>;
		sprd,channel = <0x5>;
		sprd,ringnr = <0x1>;
		sprd,size-rxbuf = <0x40000>;
		sprd,size-txbuf = <0x8000>;
	};

	stty-cpw {
		compatible = "sprd,spipe";
		sprd,name = "stty_w";
		sprd,dst = <0x2>;
		sprd,channel = <0x6>;
		sprd,ringnr = <0x20>;
		sprd,size-rxbuf = <0x800>;
		sprd,size-txbuf = <0x800>;
	};

	seth0-cpw {
		compatible = "sprd,seth";
		sprd,name = "seth_w0";
		sprd,dst = <0x2>;
		sprd,channel = <0x7>;
		sprd,blknum = <0x40>;
	};

	seth1-cpw {
		compatible = "sprd,seth";
		sprd,name = "seth_w1";
		sprd,dst = <0x2>;
		sprd,channel = <0x8>;
		sprd,blknum = <0x40>;
	};

	seth2-cpw {
		compatible = "sprd,seth";
		sprd,name = "seth_w2";
		sprd,dst = <0x2>;
		sprd,channel = <0x9>;
		sprd,blknum = <0x40>;
	};

	scproc@0x88000000 {
		compatible = "sprd,scproc";
		sprd,name = "cpw";
		sprd,ctrl-reg = <0x44 0x44 0xb0 0xff>;
		sprd,ctrl-mask = <0x2000000 0x10000000 0x1 0xf0000>;
		sprd,iram-data = <0xe59f0000 0xe12fff10 0x88300000>;
		reg = <0x88000000 0x1b00000 0x50000000 0xc 0x402b0000 0x10000 0x402b0000 0x10000 0x402b0000 0x10000 0x402b0000 0x10000>;
		interrupts = <0x0 0x54 0x0>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x300000 0x88300000 0x800000 0x20000 0x88020000 0x220000>;

		modem@0x300000 {
			cproc,name = "modem";
			reg = <0x300000 0x800000>;
		};

		dsp@0x20000 {
			cproc,name = "dsp";
			reg = <0x20000 0x220000>;
		};
	};

	saudio_w {
		compatible = "sprd,saudio";
		sprd,saudio-dst-id = <0x2>;
		sprd,ctrl_channel = <0xa>;
		sprd,playback_channel = <0xb>;
		sprd,capture_channel = <0xc>;
		sprd,monitor_channel = <0xd>;
		sprd,saudio-names = "VIRTUAL AUDIO W";
	};

	saudio_voip {
		compatible = "sprd,saudio";
		sprd,saudio-dst-id = <0x2>;
		sprd,ctrl_channel = <0xe>;
		sprd,playback_channel = <0xf>;
		sprd,capture_channel = <0x10>;
		sprd,monitor_channel = <0x11>;
		sprd,saudio-names = "saudiovoip";
	};

	spipe_cpwcn {
		compatible = "sprd,spipe";
		sprd,name = "spipe_wcn";
		sprd,dst = <0x3>;
		sprd,channel = <0x4>;
		sprd,ringnr = <0xd>;
		sprd,size-rxbuf = <0x1000>;
		sprd,size-txbuf = <0x1000>;
	};

	slog_cpwcn {
		compatible = "sprd,spipe";
		sprd,name = "slog_wcn";
		sprd,dst = <0x3>;
		sprd,channel = <0x5>;
		sprd,ringnr = <0x1>;
		sprd,size-rxbuf = <0x40000>;
		sprd,size-txbuf = <0x8000>;
	};

	stty4bt_cpwcn {
		compatible = "sprd,stty4bt";
		sprd,name = "sttybt";
		sprd,dst = <0x3>;
		sprd,channel = <0x4>;
		sprd,bufid = <0xa>;
	};

	scproc@0x8a800000 {
		compatible = "sprd,scproc";
		sprd,name = "cpwcn";
		sprd,ctrl-reg = <0x68 0x68 0xb0 0xb0>;
		sprd,ctrl-mask = <0x2000000 0x10000000 0x4 0x4>;
		sprd,iram-data = <0xe59f0000 0xe12fff10 0x8a808000>;
		reg = <0x8a800000 0x201000 0x50003000 0x1000 0x402b0000 0x10000 0x402b0000 0x10000 0x402b0000 0x10000 0x402b0000 0x10000>;
		interrupts = <0x0 0x55 0x0>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x8000 0x8a808000 0x201000>;

		modem@0x8000 {
			cproc,name = "modem";
			reg = <0x8000 0x201000>;
		};
	};

	sprd_wlan {
		compatible = "sprd,sprd_wlan";
	};

	sdios {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		sdio@20600000 {
			compatible = "sprd,sdhost-3.0";
			reg = <0x0 0x20600000 0x0 0x1000>;
			interrupts = <0x0 0x3c 0x0>;
			sprd,name = "sdio_emmc";
			SD_Pwr_Name = "vddemmccore";
			_1_8V_signal_Name = "vddemmcio";
			signal_default_Voltage = <0x1b7740>;
			ocr_avail = <0x40000>;
			clocks = <0x43 0x1c>;
			base_clk = <0x16e36000>;
			caps = <0xc00f8d47>;
			caps2 = <0x202>;
			pm_caps = <0x4>;
			writeDelay = <0x4>;
			readPosDelay = <0x4>;
			readNegDelay = <0x4>;
		};

		sdio@20300000 {
			compatible = "sprd,sdhost-3.0";
			reg = <0x0 0x20300000 0x0 0x1000>;
			interrupts = <0x0 0x39 0x0>;
			sprd,name = "sdio_sd";
			detect_gpio = <0x8d>;
			SD_Pwr_Name = "vddsd";
			signal_default_Voltage = <0x2dc6c0>;
			ocr_avail = <0x40000>;
			clocks = <0x44 0x1c>;
			base_clk = <0x16e36000>;
			caps = <0xc0000407>;
			caps2 = <0x200>;
			pm_caps = <0x4>;
			writeDelay = <0x4>;
			readPosDelay = <0x4>;
			readNegDelay = <0x4>;
		};

		sdio@20400000 {
			compatible = "sprd,sdhost-3.0";
			reg = <0x0 0x20400000 0x0 0x1000>;
			interrupts = <0x0 0x3a 0x0>;
			sprd,name = "sdio_wifi";
			ocr_avail = <0x360080>;
			clocks = <0x45 0xa>;
			base_clk = <0x5b8d800>;
			caps = <0xc00fa407>;
			caps2 = <0x0>;
			pm_caps = <0x5>;
			writeDelay = <0x3>;
			readPosDelay = <0x3>;
			readNegDelay = <0x3>;
		};
	};

	usb@20200000 {
		compatible = "sprd,usb";
		interrupts = <0x0 0x37 0x0>;
		ngpios = <0x2>;
		gpios = <0x32 0x0 0x0 0x34 0x48 0x0>;
		reg = <0x20200000 0x1000>;
		tune_value = <0x44073e33>;
		usb-supply = <0x46>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
	};

	sprd_thermal {
		compatible = "sprd,sprd-thermal";
		id = <0x0>;
		interrupts = <0x0 0x1a 0x0>;
		reg = <0x402f0000 0x1000>;
		trip_points_active = <0x41 0x45 0x5f 0x6e>;
		trip_points_lowoff = <0x0 0x39 0x3d 0x50>;
		trip_points_critical = <0x6e>;
		trip_num = <0x5>;
		cool_num = <0x3>;
		cooling-names = "thermal-cpufreq-0", "thermal-cpufreq-0", "thermal-cpufreq-0", "thermal-cpufreq-0", "charge", "charge", "charge", "charge", "thermal-cpufreq-0", "thermal-bl", "thermal-bl", "thermal-bl";
	};

	sprd_thermal1 {
		compatible = "sprd,sprd-thermal";
		id = <0x1>;
		interrupts = <0x0 0x1a 0x0>;
		reg = <0x402f0000 0x1000>;
		trip_points_active = <0x6e>;
		trip_points_lowoff = <0x48>;
		trip_points_critical = <0x6e>;
		trip_num = <0x2>;
	};

	sprd_cpu_cooling {
		compatible = "sprd,sprd-cpu-cooling";
		id = <0x0>;
		max_freq = <0x13d620 0x124f80 0xf4240 0xbb800>;
		max_core = <0x4 0x4 0x4 0x1>;
		state_num = <0x4>;
	};

	spi@70a00000 {
		compatible = "sprd,sprd-spi";
		interrupts = <0x0 0x7 0x0>;
		reg = <0x70a00000 0x1000>;
		clock-names = "clk_spi0";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
	};

	spi@70b00000 {
		compatible = "sprd,sprd-spi";
		interrupts = <0x0 0x8 0x0>;
		reg = <0x70b00000 0x1000>;
		clock-names = "clk_spi1";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
	};

	spi@70c00000 {
		compatible = "sprd,sprd-spi";
		interrupts = <0x0 0x9 0x0>;
		reg = <0x70c00000 0x1000>;
		clock-names = "clk_spi2";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
	};

	dmac@20100000 {
		compatible = "sprd,sprd-dma";
		interrupts = <0x0 0x32 0x0>;
		reg = <0x20100000 0x4000>;
	};

	adc@40038300 {
		compatible = "sprd,sprd-adc";
		reg = <0x40038300 0x400>;
	};

	hwspinlock0@20c00000 {
		compatible = "sprd,sprd-hwspinlock";
		reg = <0x20c00000 0x1000>;
	};

	hwspinlock1@40060000 {
		compatible = "sprd,sprd-hwspinlock";
		reg = <0x40060000 0x1000>;
	};

	gpu@60000000 {
		compatible = "arm,mali-400", "arm,mali-utgard";
		reg = <0x60000000 0x10000>;
		interrupts = <0x0 0x27 0x0 0x0 0x27 0x0 0x0 0x27 0x0 0x0 0x27 0x0 0x0 0x27 0x0 0x0 0x27 0x0 0x0 0x27 0x0>;
		interrupt-names = "IRQGP", "IRQGPMMU", "IRQPP0", "IRQPPMMU0", "IRQPP1", "IRQPPMMU1", "IRQPMU";
		pmu_domain_config = <0x1000 0x1000 0x1000 0x0 0x0 0x0 0x0 0x0 0x0 0x1000 0x0 0x0>;
		pmu_switch_delay = <0xffff>;
		clocks = <0x47 0x48 0xc 0x1d 0x1a 0x1b 0x1c 0x21>;
		clock-names = "clk_gpu_axi", "clk_gpu", "clk_153m6", "clk_208m", "clk_256m", "clk_312m", "clk_384m", "clk_460m8";
		freq-list-len = <0x4>;
		freq-lists = <0x25800 0x2 0x1 0x3e800 0x4 0x1 0x5dc00 0x6 0x1 0x70800 0x7 0x1>;
		freq-default = <0x1>;
		freq-9 = <0x3>;
		freq-8 = <0x3>;
		freq-7 = <0x1>;
		freq-5 = <0x0>;
		freq-range-max = <0x3>;
		freq-range-min = <0x1>;
		freq-list-len-overclk = <0x5>;
		freq-lists-overclk = <0x25800 0x2 0x1 0x3e800 0x4 0x1 0x5dc00 0x6 0x1 0x70800 0x7 0x1 0x7d000 0x5 0x1>;
		freq-default-overclk = <0x1>;
		freq-9-overclk = <0x4>;
		freq-8-overclk = <0x4>;
		freq-7-overclk = <0x1>;
		freq-5-overclk = <0x0>;
		freq-range-max-overclk = <0x4>;
		freq-range-min-overclk = <0x0>;
		freq-clk-nb = <0x4>;
		freq-clk-nb-prev = <0x3>;
	};

	ion {
		compatible = "sprd,ion-sprd";
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		sprd,ion-heap@1 {
			reg = <0x1>;
			reg-names = "ion_heap_system";
			sprd,ion-heap-type = <0x0>;
			sprd,ion-heap-mem = <0x0 0x0>;
		};

		sprd,ion-heap@2 {
			reg = <0x2>;
			reg-names = "ion_heap_carveout_mm";
			sprd,ion-heap-type = <0x0>;
			sprd,ion-heap-mem = <0x98800000 0x7100000>;
		};

		sprd,ion-heap@3 {
			reg = <0x3>;
			reg-names = "ion_heap_carveout_overlay";
			sprd,ion-heap-type = <0x2>;
			sprd,ion-heap-mem = <0x9f800000 0x800000>;
		};
	};

	sprd_iommu@21400000 {
		compatible = "sprd,sprd_iommu";
		func-name = "sprd_iommu_gsp";
		reg = <0x10000000 0x2000000 0x21400000 0x8000 0x21408000 0x8000>;
		reg_name = "iova", "pgt", "ctrl_reg";
		clock-names = "clk_gsp_emc", "clk_153m6", "clk_gsp";
		clocks = <0x42 0xc 0x41>;
		status = "ok";
	};

	sprd_iommu@60f00000 {
		compatible = "sprd,sprd_iommu";
		func-name = "sprd_iommu_mm";
		reg = <0x20000000 0x8000000 0x60f00000 0x20000 0x60f20000 0x2000>;
		reg_name = "iova", "pgt", "ctrl_reg";
		clock-names = "clk_mmu", "clk_mm_i", "clk_mm_axi";
		clocks = <0x49 0x22 0x23>;
		status = "ok";
	};

	sprd_rf2351@40070000 {
		compatible = "sprd,sprd_rf2351";
		reg = <0x40070000 0x1000 0x402e0000 0x10000>;
		clock-names = "clk_cpll";
		clocks = <0x6>;
	};

	gps_2351@21c00000 {
		compatible = "sprd,gps_2351";
		interrupts = <0x0 0x34 0x0>;
		gpios = <0x34 0x32 0x0>;
		reg = <0x21c00000 0x1000 0x20d00000 0x10000 0x402b0000 0x10000>;
	};

	sprd-io-base {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x80000000>;

		ahb {
			compatible = "sprd,ahb";
			reg = <0x20d00000 0x10000>;
		};

		aonapb {
			compatible = "sprd,aonapb";
			reg = <0x402e0000 0x10000>;
		};

		apbreg {
			compatible = "sprd,apbreg";
			reg = <0x71300000 0x10000>;
		};

		pmu {
			compatible = "sprd,pmu";
			reg = <0x402b0000 0x10000>;
		};

		mmahb {
			compatible = "sprd,mmahb";
			reg = <0x60d00000 0x4000>;
		};

		mmckg {
			compatible = "sprd,mmckg";
			reg = <0x60e00000 0x1000>;
		};

		adislave {
			compatible = "sprd,adislave";
			reg = <0x40038000 0x1000>;
		};

		gpuapb {
			compatible = "sprd,gpuapb";
			reg = <0x60100000 0x1000>;
		};

		aonckg {
			compatible = "sprd,aonckg";
			reg = <0x402d0000 0x1000>;
		};

		apbckg {
			compatible = "sprd,apbckg";
			reg = <0x71200000 0x10000>;
		};

		gpuckg {
			compatible = "sprd,gpuckg";
			reg = <0x60200000 0x1000>;
		};

		core {
			compatible = "sprd,core";
			reg = <0x12000000 0x10000>;
		};

		int {
			compatible = "sprd,int";
			reg = <0x40200000 0x1000>;
		};

		intc0 {
			compatible = "sprd,intc0";
			reg = <0x71400000 0x1000>;
		};

		intc1 {
			compatible = "sprd,intc1";
			reg = <0x71500000 0x1000>;
		};

		intc2 {
			compatible = "sprd,intc2";
			reg = <0x71600000 0x1000>;
		};

		intc3 {
			compatible = "sprd,intc3";
			reg = <0x71700000 0x1000>;
		};

		uidefuse {
			compatible = "sprd,uidefuse";
			reg = <0x40240000 0x1000>;
		};

		isp {
			compatible = "sprd,isp";
			reg = <0x60a00000 0x8000>;
		};

		csi2 {
			compatible = "sprd,csi2";
			reg = <0x60c00000 0x1000>;
		};

		ipi {
			compatible = "sprd,ipi";
			reg = <0x402c0000 0x1000>;
		};

		dcam {
			compatible = "sprd,dcam";
			reg = <0x60800000 0x10000>;
		};

		syscnt {
			compatible = "sprd,syscnt";
			reg = <0x40230000 0x1000>;
		};

		dma0 {
			compatible = "sprd,dma0";
			reg = <0x20100000 0x4000>;
		};

		pub {
			compatible = "sprd,pub";
			reg = <0x30020000 0x10000>;
		};

		pin {
			compatible = "sprd,pin";
			reg = <0x402a0000 0x1000>;
		};

		axibm0 {
			compatible = "sprd,axibm0";
			reg = <0x0 0x30040000 0x0 0x20000>;
			interrupts = <0x0 0x56 0x0>;
		};
	};

	sprd_bm {
		compatible = "sprd,sprd_bm";
		reg = <0x30040000 0xa0000 0x20e00000 0x300000>;
		interrupts = <0x0 0x56 0x0>;
		sprd,bm_status = <0x1>;
		sprd,bm_count = <0xa 0xa>;
		sprd,mm_chn = <0x0 0x1>;
		sprd,gpu_chn = <0x1 0x1>;
		sprd,disp_chn = <0x2 0x1>;
		sprd,cpu_chn = <0x3 0x1>;
		sprd,cp0_dsp_chn = <0x4 0x1>;
		sprd,cp0_arm1_chn = <0x5 0x1>;
		sprd,cp0_arm0_chn = <0x6 0x1>;
		sprd,ap_chn = <0x7 0x1>;
		sprd,zip_chn = <0x8 0x1>;
		sprd,cp2_chn = <0x9 0x1>;
		sprd,ap_cpu_chn = <0x0 0x0>;
		sprd,ap_dap_chn = <0x0 0x1>;
		sprd,ap_dma_w_chn = <0x1 0x0>;
		sprd,ap_dma_r_chn = <0x1 0x1>;
		sprd,ap_sdio_0_chn = <0x1 0x2>;
		sprd,ap_sdio_1_chn = <0x1 0x3>;
		sprd,ap_emmc_chn = <0x2 0x0>;
		sprd,ap_sdio_2_chn = <0x2 0x1>;
		sprd,ap_nfc_chn = <0x2 0x2>;
		sprd,ap_usb_chn = <0x2 0x3>;
	};

	wdt@40290000 {
		compatible = "sprd,sprd-wdt";
		reg = <0x40290000 0x1000 0x40320000 0x1000>;
		interrupts = <0x0 0x7c 0x0>;
	};
};
