Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Jun  3 15:13:12 2020
| Host         : hkermabon-PC running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file xilinx_dma_pcie_ep_timing_summary_routed.rpt -pb xilinx_dma_pcie_ep_timing_summary_routed.pb -rpx xilinx_dma_pcie_ep_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_dma_pcie_ep
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                67027        0.035        0.000                      0                67027        0.000        0.000                       0                 24720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y1            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y1        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y1  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y1        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y1  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 1.000}        2.000           500.000         
  userclk2               {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                        9.049        0.000                      0                   56        0.172        0.000                      0                   56        4.450        0.000                       0                    84  
txoutclk_x0y1                                                                                                                                                              3.000        0.000                       0                     2  
  clk_125mhz_x0y1              2.102        0.000                      0                 1891        0.084        0.000                      0                 1891        2.286        0.000                       0                   827  
    clk_125mhz_mux_x0y1        4.322        0.000                      0                 6328        0.080        0.000                      0                 6328        0.549        0.000                       0                  2685  
  clk_250mhz_x0y1                                                                                                                                                          2.651        0.000                       0                     2  
    clk_250mhz_mux_x0y1        0.328        0.000                      0                 6328        0.080        0.000                      0                 6328        0.000        0.000                       0                  2685  
  mmcm_fb                                                                                                                                                                  9.063        0.000                       0                     2  
  userclk1                     0.284        0.000                      0                 1192        0.035        0.000                      0                 1192        0.000        0.000                       0                    35  
  userclk2                     0.344        0.000                      0                57442        0.049        0.000                      0                57442        0.000        0.000                       0                 21083  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y1  clk_125mhz_x0y1            4.521        0.000                      0                   43        0.246        0.000                      0                   43  
clk_250mhz_mux_x0y1  clk_125mhz_x0y1            0.401        0.000                      0                   43        0.055        0.000                      0                   43  
clk_125mhz_x0y1      clk_125mhz_mux_x0y1        5.894        0.000                      0                   18        0.278        0.000                      0                   18  
userclk2             clk_125mhz_mux_x0y1        2.321        0.000                      0                    2        0.078        0.000                      0                    2  
clk_125mhz_x0y1      clk_250mhz_mux_x0y1        1.774        0.000                      0                   18        0.086        0.000                      0                   18  
userclk2             clk_250mhz_mux_x0y1        2.328        0.000                      0                    2        0.085        0.000                      0                    2  
clk_125mhz_mux_x0y1  userclk2                   1.444        0.000                      0                    1        0.574        0.000                      0                    1  
clk_250mhz_mux_x0y1  userclk2                   1.451        0.000                      0                    1        0.581        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_125mhz_mux_x0y1  userclk2                   1.280        0.000                      0                    2        0.248        0.000                      0                    2  
**async_default**    clk_250mhz_mux_x0y1  userclk2                   1.286        0.000                      0                    2        0.255        0.000                      0                    2  
**async_default**    userclk2             userclk2                   0.417        0.000                      0                   53        0.246        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 14.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    1.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.372     5.170    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y244       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y244       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.150 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.150    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y244       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.254    14.090    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y244       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.080    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X220Y244       FDRE (Setup_fdre_C_D)        0.064    15.199    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.367     5.165    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y284       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y284       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.145 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.145    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y284       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.241    14.077    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y284       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.088    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X220Y284       FDRE (Setup_fdre_C_D)        0.064    15.194    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 14.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.366     5.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y283       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y283       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.144 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.144    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y283       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.240    14.076    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y283       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.088    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X220Y283       FDRE (Setup_fdre_C_D)        0.064    15.193    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.367     5.165    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y265       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y265       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.145 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.145    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y265       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.241    14.077    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y265       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.088    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X220Y265       FDRE (Setup_fdre_C_D)        0.064    15.194    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 14.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.366     5.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y266       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.144 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.144    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y266       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.240    14.076    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.088    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X220Y266       FDRE (Setup_fdre_C_D)        0.064    15.193    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    1.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.371     5.169    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y243       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y243       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.149 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.149    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y243       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.253    14.089    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y243       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.080    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X220Y243       FDRE (Setup_fdre_C_D)        0.064    15.198    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    1.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.361     5.159    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y231       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y231       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.139 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.139    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y231       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.245    14.081    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y231       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.078    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X220Y231       FDRE (Setup_fdre_C_D)        0.064    15.188    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 14.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    1.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.362     5.160    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y232       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y232       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.140 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.140    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.246    14.082    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.078    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X220Y232       FDRE (Setup_fdre_C_D)        0.064    15.189    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 14.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    1.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.362     5.160    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y217       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y217       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.140 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.140    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y217       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.246    14.082    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y217       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.078    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X220Y217       FDRE (Setup_fdre_C_D)        0.064    15.189    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 14.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    1.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=11, routed)          1.583     3.718    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.362     5.160    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y217       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y217       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.140 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.140    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y217       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=11, routed)          1.479    12.764    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.246    14.082    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y217       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.078    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X216Y217       FDRE (Setup_fdre_C_D)        0.064    15.189    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  9.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.703     1.885    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y232       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y232       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.156 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y232       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.906     2.468    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y232       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.583     1.885    
    SLICE_X220Y232       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.984    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.703     1.885    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y217       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y217       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.156 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y217       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.906     2.468    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y217       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.583     1.885    
    SLICE_X220Y217       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.984    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.703     1.885    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y217       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y217       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.156 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y217       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.906     2.468    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y217       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.583     1.885    
    SLICE_X216Y217       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.984    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.708     1.890    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y208       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y208       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.161 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.161    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y208       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.913     2.475    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y208       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.585     1.890    
    SLICE_X220Y208       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.989    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.691     1.873    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y294       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y294       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.144 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y294       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.901     2.463    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y294       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.590     1.873    
    SLICE_X220Y294       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.972    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.691     1.873    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y295       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y295       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.144 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y295       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.901     2.463    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y295       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.590     1.873    
    SLICE_X220Y295       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.972    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.687     1.869    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y284       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.140 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.140    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y284       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.895     2.457    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y284       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.869    
    SLICE_X220Y284       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.968    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.686     1.868    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y283       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y283       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.139 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.139    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y283       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.894     2.456    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y283       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.868    
    SLICE_X220Y283       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.967    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.687     1.869    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y265       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y265       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.140 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.140    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y265       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.895     2.457    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y265       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.869    
    SLICE_X220Y265       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.968    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.686     1.868    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y266       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.139 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.139    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y266       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.894     2.456    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.868    
    SLICE_X220Y266       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.967    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.349         10.000      8.651      BUFGCTRL_X0Y20       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.219         10.000      8.781      IBUFDS_GTE2_X1Y11    refclk_ibuf/I
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.219         10.000      8.781      GTHE2_COMMON_X1Y5    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y17  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y22  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y16  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y21  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y20  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y244       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y244       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y244       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y244       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y294       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y294       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y294       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y295       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y295       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y295       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y294       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y294       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y294       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y295       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y295       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y295       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y295       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y232       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y232       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y232       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y1
  To Clock:  txoutclk_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5      xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5      xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.198ns (3.704%)  route 5.147ns (96.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         5.147     9.203    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[2]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.198ns (3.704%)  route 5.147ns (96.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         5.147     9.203    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[3]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.198ns (3.704%)  route 5.147ns (96.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         5.147     9.203    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[6]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.198ns (3.704%)  route 5.147ns (96.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         5.147     9.203    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[6]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.198ns (3.704%)  route 5.147ns (96.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         5.147     9.203    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.198ns (3.705%)  route 5.146ns (96.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         5.146     9.202    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X219Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X219Y200       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.198ns (3.705%)  route 5.146ns (96.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         5.146     9.202    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X219Y200       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[3]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X219Y200       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.198ns (3.834%)  route 4.967ns (96.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.967     9.023    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X215Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X215Y204       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.198ns (3.834%)  route 4.967ns (96.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.967     9.023    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X215Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg2_reg[1]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X215Y204       FDRE (Setup_fdre_C_R)       -0.373    11.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.198ns (3.825%)  route 4.978ns (96.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y281       FDRE (Prop_fdre_C_Q)         0.198     4.056 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.978     9.034    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y201       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y201       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[10]/C
                         clock pessimism              0.172    11.750    
                         clock uncertainty           -0.071    11.679    
    SLICE_X220Y201       FDRE (Setup_fdre_C_R)       -0.349    11.330    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.241%)  route 0.235ns (64.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.710     1.827    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X214Y249       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.100     1.927 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[1]/Q
                         net (fo=48, routed)          0.235     2.162    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg_n_0_[1]
    SLICE_X216Y250       LUT6 (Prop_lut6_I2_O)        0.028     2.190 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.190    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[3]
    SLICE_X216Y250       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.902     2.153    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X216Y250       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[3]/C
                         clock pessimism             -0.134     2.019    
    SLICE_X216Y250       FDRE (Hold_fdre_C_D)         0.087     2.106    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.680     1.797    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X217Y272       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y272       FDRE (Prop_fdre_C_Q)         0.100     1.897 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.952    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1
    SLICE_X217Y272       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.888     2.139    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X217Y272       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/C
                         clock pessimism             -0.342     1.797    
    SLICE_X217Y272       FDRE (Hold_fdre_C_D)         0.047     1.844    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X221Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y234       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     1.977    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1[2]
    SLICE_X221Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.908     2.159    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X221Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[2]/C
                         clock pessimism             -0.337     1.822    
    SLICE_X221Y234       FDRE (Hold_fdre_C_D)         0.047     1.869    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y234       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.977    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1[0]
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.908     2.159    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg2_reg[0]/C
                         clock pessimism             -0.337     1.822    
    SLICE_X217Y234       FDRE (Hold_fdre_C_D)         0.047     1.869    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y234       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.977    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.908     2.159    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.337     1.822    
    SLICE_X217Y234       FDRE (Hold_fdre_C_D)         0.047     1.869    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.708     1.825    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X219Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y207       FDRE (Prop_fdre_C_Q)         0.100     1.925 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.980    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1[4]
    SLICE_X219Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X219Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.339     1.825    
    SLICE_X219Y207       FDRE (Hold_fdre_C_D)         0.047     1.872    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.708     1.825    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X215Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y209       FDRE (Prop_fdre_C_Q)         0.100     1.925 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.980    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1
    SLICE_X215Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X215Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.339     1.825    
    SLICE_X215Y209       FDRE (Hold_fdre_C_D)         0.047     1.872    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.710     1.827    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y201       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDRE (Prop_fdre_C_Q)         0.100     1.927 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[12]/Q
                         net (fo=1, routed)           0.055     1.982    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1[12]
    SLICE_X217Y201       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.915     2.166    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y201       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[12]/C
                         clock pessimism             -0.339     1.827    
    SLICE_X217Y201       FDRE (Hold_fdre_C_D)         0.047     1.874    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.708     1.825    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X215Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y207       FDRE (Prop_fdre_C_Q)         0.100     1.925 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.980    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1
    SLICE_X215Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X215Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.339     1.825    
    SLICE_X215Y207       FDRE (Hold_fdre_C_D)         0.047     1.872    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.690     1.807    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X219Y290       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     1.962    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[10]
    SLICE_X219Y290       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X219Y290       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism             -0.344     1.807    
    SLICE_X219Y290       FDRE (Hold_fdre_C_D)         0.047     1.854    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y5    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y17  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y22  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y16  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y21  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y20  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y19  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y4    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5      xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y286       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y272       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y272       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y272       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y272       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y272       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/rdy_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y211       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg2_reg[11]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y211       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y210       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y211       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y288       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y288       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y288       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y288       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y288       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y288       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y288       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y288       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X213Y225       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X213Y225       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/fsm_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg1_reg/C
                         clock pessimism              0.172    11.739    
                         clock uncertainty           -0.071    11.668    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373    11.295    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2_reg/C
                         clock pessimism              0.172    11.739    
                         clock uncertainty           -0.071    11.668    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373    11.295    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg1_reg/C
                         clock pessimism              0.172    11.739    
                         clock uncertainty           -0.071    11.668    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373    11.295    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg2_reg/C
                         clock pessimism              0.172    11.739    
                         clock uncertainty           -0.071    11.668    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373    11.295    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/C
                         clock pessimism              0.172    11.739    
                         clock uncertainty           -0.071    11.668    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373    11.295    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg2_reg/C
                         clock pessimism              0.172    11.739    
                         clock uncertainty           -0.071    11.668    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373    11.295    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.198ns (6.414%)  route 2.889ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 11.568 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.889     6.937    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X214Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.244    11.568    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X214Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg1_reg/C
                         clock pessimism              0.172    11.740    
                         clock uncertainty           -0.071    11.669    
    SLICE_X214Y220       FDRE (Setup_fdre_C_R)       -0.373    11.296    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.198ns (6.414%)  route 2.889ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 11.568 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.889     6.937    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X214Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.244    11.568    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X214Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg2_reg/C
                         clock pessimism              0.172    11.740    
                         clock uncertainty           -0.071    11.669    
    SLICE_X214Y220       FDRE (Setup_fdre_C_R)       -0.373    11.296    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.198ns (6.437%)  route 2.878ns (93.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 11.566 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.878     6.926    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.242    11.566    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg1_reg/C
                         clock pessimism              0.172    11.738    
                         clock uncertainty           -0.071    11.667    
    SLICE_X213Y220       FDRE (Setup_fdre_C_R)       -0.373    11.294    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.198ns (6.437%)  route 2.878ns (93.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 11.566 - 8.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.878     6.926    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.242    11.566    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg2_reg/C
                         clock pessimism              0.172    11.738    
                         clock uncertainty           -0.071    11.667    
    SLICE_X213Y220       FDRE (Setup_fdre_C_R)       -0.373    11.294    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  4.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQLPNEWTXCOEFFORPRESET[3]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.155ns (24.980%)  route 0.465ns (75.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.707     1.824    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X209Y249       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y249       FDRE (Prop_fdre_C_Q)         0.091     1.915 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/Q
                         net (fo=1, routed)           0.176     2.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[3]
    SLICE_X208Y249       LUT2 (Prop_lut2_I0_O)        0.064     2.155 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_148/O
                         net (fo=1, routed)           0.289     2.444    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX6EQLPNEWTXCOEFFORPRESET[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQLPNEWTXCOEFFORPRESET[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX6EQLPNEWTXCOEFFORPRESET[3])
                                                      0.347     2.364    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.128ns (25.918%)  route 0.366ns (74.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.688     1.805    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X213Y260       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y260       FDRE (Prop_fdre_C_Q)         0.100     1.905 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]_rep__1/Q
                         net (fo=86, routed)          0.113     2.018    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]_rep__1_n_0
    SLICE_X213Y259       LUT5 (Prop_lut5_I0_O)        0.028     2.046 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_292/O
                         net (fo=1, routed)           0.253     2.299    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX3DATA[5])
                                                      0.371     2.215    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7EQLPNEWTXCOEFFORPRESET[12]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.155ns (25.527%)  route 0.452ns (74.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.707     1.824    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X207Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y248       FDRE (Prop_fdre_C_Q)         0.091     1.915 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/Q
                         net (fo=1, routed)           0.215     2.130    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[12]
    SLICE_X207Y249       LUT2 (Prop_lut2_I0_O)        0.064     2.194 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_157/O
                         net (fo=1, routed)           0.238     2.431    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX7EQLPNEWTXCOEFFORPRESET[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7EQLPNEWTXCOEFFORPRESET[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX7EQLPNEWTXCOEFFORPRESET[12])
                                                      0.330     2.347    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.118ns (24.537%)  route 0.363ns (75.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.678     1.795    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X206Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y271       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.363     2.276    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/txeq_done_reg_0
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.329     1.822    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX2EQDONE)
                                                      0.364     2.186    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.118ns (22.726%)  route 0.401ns (77.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.708     1.825    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X212Y243       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y243       FDRE (Prop_fdre_C_Q)         0.118     1.943 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.401     2.344    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PLGEN3PCSRXSYNCDONE[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[6])
                                                      0.237     2.254    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[14]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.157ns (23.863%)  route 0.501ns (76.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.698     1.815    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X207Y230       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y230       FDRE (Prop_fdre_C_Q)         0.091     1.906 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/Q
                         net (fo=1, routed)           0.265     2.171    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[14]
    SLICE_X206Y230       LUT2 (Prop_lut2_I0_O)        0.066     2.237 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_47/O
                         net (fo=1, routed)           0.236     2.473    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[14]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[14])
                                                      0.365     2.382    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQLPNEWTXCOEFFORPRESET[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.155ns (23.804%)  route 0.496ns (76.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.709     1.826    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X211Y249       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y249       FDRE (Prop_fdre_C_Q)         0.091     1.917 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/Q
                         net (fo=1, routed)           0.182     2.099    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[8]
    SLICE_X211Y249       LUT2 (Prop_lut2_I0_O)        0.064     2.163 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_143/O
                         net (fo=1, routed)           0.314     2.477    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX6EQLPNEWTXCOEFFORPRESET[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQLPNEWTXCOEFFORPRESET[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX6EQLPNEWTXCOEFFORPRESET[8])
                                                      0.368     2.385    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.216%)  route 0.062ns (32.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.679     1.796    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X217Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y273       FDRE (Prop_fdre_C_Q)         0.100     1.896 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/Q
                         net (fo=10, routed)          0.062     1.958    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[0]
    SLICE_X216Y273       LUT6 (Prop_lut6_I4_O)        0.028     1.986 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_i_1/O
                         net (fo=1, routed)           0.000     1.986    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_i_1_n_0
    SLICE_X216Y273       FDSE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.886     2.137    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y273       FDSE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_reg/C
                         clock pessimism             -0.330     1.807    
    SLICE_X216Y273       FDSE (Hold_fdse_C_D)         0.087     1.894    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.866%)  route 0.403ns (80.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.672     1.789    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X202Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y276       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/Q
                         net (fo=2, routed)           0.403     2.292    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/EQ_TXEQ_DEEMPH_OUT[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQCOEFF[4])
                                                      0.354     2.198    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.576%)  route 0.372ns (74.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.688     1.805    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X211Y261       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y261       FDRE (Prop_fdre_C_Q)         0.100     1.905 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]_rep__1/Q
                         net (fo=88, routed)          0.170     2.075    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]_rep__1_n_0
    SLICE_X208Y260       LUT5 (Prop_lut5_I3_O)        0.028     2.103 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_296/O
                         net (fo=1, routed)           0.202     2.305    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX3DATA[1])
                                                      0.367     2.211    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X214Y271       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y278       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X220Y277       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X220Y277       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y278       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y271       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y272       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y271       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/phystatus_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X219Y277       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxpmaresetdone_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X219Y277       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxpmaresetdone_reg2_reg[1]/C
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[15]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.019       0.716      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y1
  To Clock:  clk_250mhz_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.349         4.000       2.651      BUFGCTRL_X0Y17   xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            0.937         4.000       3.063      MMCME2_ADV_X1Y5  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y5  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg1_reg/C
                         clock pessimism              0.172     7.739    
                         clock uncertainty           -0.065     7.674    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373     7.301    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.301    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2_reg/C
                         clock pessimism              0.172     7.739    
                         clock uncertainty           -0.065     7.674    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373     7.301    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.301    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg1_reg/C
                         clock pessimism              0.172     7.739    
                         clock uncertainty           -0.065     7.674    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373     7.301    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.301    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg2_reg/C
                         clock pessimism              0.172     7.739    
                         clock uncertainty           -0.065     7.674    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373     7.301    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_idle_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.301    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/C
                         clock pessimism              0.172     7.739    
                         clock uncertainty           -0.065     7.674    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373     7.301    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.301    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.198ns (6.340%)  route 2.925ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.925     6.973    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y219       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg2_reg/C
                         clock pessimism              0.172     7.739    
                         clock uncertainty           -0.065     7.674    
    SLICE_X213Y219       FDRE (Setup_fdre_C_R)       -0.373     7.301    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.301    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.198ns (6.414%)  route 2.889ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 7.568 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.889     6.937    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X214Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.244     7.568    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X214Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg1_reg/C
                         clock pessimism              0.172     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X214Y220       FDRE (Setup_fdre_C_R)       -0.373     7.302    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.198ns (6.414%)  route 2.889ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 7.568 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.889     6.937    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X214Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.244     7.568    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X214Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg2_reg/C
                         clock pessimism              0.172     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X214Y220       FDRE (Setup_fdre_C_R)       -0.373     7.302    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_rxsync_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.198ns (6.437%)  route 2.878ns (93.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 7.566 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.878     6.926    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.242     7.566    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg1_reg/C
                         clock pessimism              0.172     7.738    
                         clock uncertainty           -0.065     7.673    
    SLICE_X213Y220       FDRE (Setup_fdre_C_R)       -0.373     7.300    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.300    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.198ns (6.437%)  route 2.878ns (93.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 7.566 - 4.000 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.354     3.850    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y275       FDRE (Prop_fdre_C_Q)         0.198     4.048 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=184, routed)         2.878     6.926    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/RST_RXUSRCLK_RESET
    SLICE_X213Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.242     7.566    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y220       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg2_reg/C
                         clock pessimism              0.172     7.738    
                         clock uncertainty           -0.065     7.673    
    SLICE_X213Y220       FDRE (Setup_fdre_C_R)       -0.373     7.300    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rate_done_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.300    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQLPNEWTXCOEFFORPRESET[3]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.155ns (24.980%)  route 0.465ns (75.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.707     1.824    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X209Y249       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y249       FDRE (Prop_fdre_C_Q)         0.091     1.915 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/Q
                         net (fo=1, routed)           0.176     2.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[3]
    SLICE_X208Y249       LUT2 (Prop_lut2_I0_O)        0.064     2.155 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_148/O
                         net (fo=1, routed)           0.289     2.444    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX6EQLPNEWTXCOEFFORPRESET[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQLPNEWTXCOEFFORPRESET[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX6EQLPNEWTXCOEFFORPRESET[3])
                                                      0.347     2.364    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.128ns (25.918%)  route 0.366ns (74.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.688     1.805    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X213Y260       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y260       FDRE (Prop_fdre_C_Q)         0.100     1.905 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]_rep__1/Q
                         net (fo=86, routed)          0.113     2.018    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]_rep__1_n_0
    SLICE_X213Y259       LUT5 (Prop_lut5_I0_O)        0.028     2.046 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_292/O
                         net (fo=1, routed)           0.253     2.299    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX3DATA[5])
                                                      0.371     2.215    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7EQLPNEWTXCOEFFORPRESET[12]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.155ns (25.527%)  route 0.452ns (74.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.707     1.824    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X207Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y248       FDRE (Prop_fdre_C_Q)         0.091     1.915 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/Q
                         net (fo=1, routed)           0.215     2.130    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[12]
    SLICE_X207Y249       LUT2 (Prop_lut2_I0_O)        0.064     2.194 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_157/O
                         net (fo=1, routed)           0.238     2.431    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX7EQLPNEWTXCOEFFORPRESET[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7EQLPNEWTXCOEFFORPRESET[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX7EQLPNEWTXCOEFFORPRESET[12])
                                                      0.330     2.347    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.118ns (24.537%)  route 0.363ns (75.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.678     1.795    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X206Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y271       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.363     2.276    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/txeq_done_reg_0
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.329     1.822    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX2EQDONE)
                                                      0.364     2.186    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.118ns (22.726%)  route 0.401ns (77.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.708     1.825    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/CLK_RXUSRCLK
    SLICE_X212Y243       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y243       FDRE (Prop_fdre_C_Q)         0.118     1.943 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.401     2.344    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PLGEN3PCSRXSYNCDONE[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[6])
                                                      0.237     2.254    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[14]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.157ns (23.863%)  route 0.501ns (76.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.698     1.815    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X207Y230       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y230       FDRE (Prop_fdre_C_Q)         0.091     1.906 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/Q
                         net (fo=1, routed)           0.265     2.171    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[14]
    SLICE_X206Y230       LUT2 (Prop_lut2_I0_O)        0.066     2.237 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_47/O
                         net (fo=1, routed)           0.236     2.473    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[14]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[14])
                                                      0.365     2.382    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQLPNEWTXCOEFFORPRESET[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.155ns (23.804%)  route 0.496ns (76.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.709     1.826    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X211Y249       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y249       FDRE (Prop_fdre_C_Q)         0.091     1.917 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/Q
                         net (fo=1, routed)           0.182     2.099    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[8]
    SLICE_X211Y249       LUT2 (Prop_lut2_I0_O)        0.064     2.163 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_143/O
                         net (fo=1, routed)           0.314     2.477    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX6EQLPNEWTXCOEFFORPRESET[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQLPNEWTXCOEFFORPRESET[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX6EQLPNEWTXCOEFFORPRESET[8])
                                                      0.368     2.385    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.216%)  route 0.062ns (32.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.679     1.796    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X217Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y273       FDRE (Prop_fdre_C_Q)         0.100     1.896 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/Q
                         net (fo=10, routed)          0.062     1.958    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[0]
    SLICE_X216Y273       LUT6 (Prop_lut6_I4_O)        0.028     1.986 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_i_1/O
                         net (fo=1, routed)           0.000     1.986    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_i_1_n_0
    SLICE_X216Y273       FDSE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.886     2.137    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y273       FDSE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_reg/C
                         clock pessimism             -0.330     1.807    
    SLICE_X216Y273       FDSE (Hold_fdse_C_D)         0.087     1.894    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.866%)  route 0.403ns (80.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.672     1.789    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X202Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y276       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/Q
                         net (fo=2, routed)           0.403     2.292    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/EQ_TXEQ_DEEMPH_OUT[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQCOEFF[4])
                                                      0.354     2.198    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.576%)  route 0.372ns (74.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.688     1.805    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X211Y261       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y261       FDRE (Prop_fdre_C_Q)         0.100     1.905 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]_rep__1/Q
                         net (fo=88, routed)          0.170     2.075    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]_rep__1_n_0
    SLICE_X208Y260       LUT5 (Prop_lut5_I3_O)        0.028     2.103 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_296/O
                         net (fo=1, routed)           0.202     2.305    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX3DATA[1])
                                                      0.367     2.211    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y18  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X122Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X122Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X122Y244       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X220Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X220Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/pclk_sel_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X217Y244       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rate_done_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X217Y246       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rate_gen3_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X219Y243       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rate_idle_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X217Y244       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rate_rxsync_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X122Y244       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[7]/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y247       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y247       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y247       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y247       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y248       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y248       xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt_reg[21]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.019       0.716      PCIE3_X0Y1           xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.285ns (25.100%)  route 0.850ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 5.573 - 2.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.358     3.854    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[6])
                                                      0.285     4.139 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[6]
                         net (fo=1, routed)           0.850     4.990    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[6]
    RAMB36_X12Y53        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.249     5.573    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y53        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKARDCLK
                         clock pessimism              0.249     5.822    
                         clock uncertainty           -0.059     5.762    
    RAMB36_X12Y53        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.489     5.273    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                          5.273    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[103]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.539ns (33.702%)  route 1.060ns (66.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 5.562 - 2.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.377     3.873    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y92        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y92        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      0.539     4.412 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DOBDO[12]
                         net (fo=1, routed)           1.060     5.472    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/MIREQUESTRAMREADDATA[103]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[103]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.238     5.562    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.172     5.734    
                         clock uncertainty           -0.059     5.675    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MIREQUESTRAMREADDATA[103])
                                                      0.095     5.770    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.539ns (30.796%)  route 1.211ns (69.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 5.562 - 2.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.371     3.867    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y90        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y90        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.539     4.406 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DOADO[14]
                         net (fo=1, routed)           1.211     5.617    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/MIREQUESTRAMREADDATA[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.238     5.562    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.172     5.734    
                         clock uncertainty           -0.059     5.675    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MIREQUESTRAMREADDATA[15])
                                                      0.252     5.927    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.289ns (26.224%)  route 0.813ns (73.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 5.573 - 2.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.358     3.854    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[13])
                                                      0.289     4.143 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[13]
                         net (fo=1, routed)           0.813     4.956    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[13]
    RAMB36_X12Y53        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.249     5.573    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y53        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKARDCLK
                         clock pessimism              0.249     5.822    
                         clock uncertainty           -0.059     5.762    
    RAMB36_X12Y53        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.489     5.273    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                          5.273    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.260ns (23.730%)  route 0.836ns (76.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 5.572 - 2.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.358     3.854    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[116])
                                                      0.260     4.114 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[116]
                         net (fo=1, routed)           0.836     4.950    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[116]
    RAMB36_X12Y54        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.248     5.572    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y54        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKBWRCLK
                         clock pessimism              0.249     5.821    
                         clock uncertainty           -0.059     5.761    
    RAMB36_X12Y54        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.489     5.272    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -4.950    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.539ns (31.731%)  route 1.160ns (68.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 5.562 - 2.000 ) 
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.384     3.880    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB18_X12Y96        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y96        RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.539     4.419 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/DOBDO[5]
                         net (fo=1, routed)           1.160     5.578    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMREADDATA[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.238     5.562    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.172     5.734    
                         clock uncertainty           -0.059     5.675    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MICOMPLETIONRAMREADDATA[5])
                                                      0.229     5.904    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          5.904    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[98]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.539ns (35.647%)  route 0.973ns (64.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 5.562 - 2.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.377     3.873    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y92        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y92        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPBDOP[0])
                                                      0.539     4.412 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DOPBDOP[0]
                         net (fo=1, routed)           0.973     5.385    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/MIREQUESTRAMREADDATA[98]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[98]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.238     5.562    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.172     5.734    
                         clock uncertainty           -0.059     5.675    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MIREQUESTRAMREADDATA[98])
                                                      0.043     5.718    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          5.718    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.271ns (25.097%)  route 0.809ns (74.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 5.589 - 2.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.362     3.858    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[53])
                                                      0.271     4.129 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[53]
                         net (fo=1, routed)           0.809     4.938    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[53]
    RAMB18_X12Y98        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.265     5.589    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB18_X12Y98        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/CLKARDCLK
                         clock pessimism              0.239     5.828    
                         clock uncertainty           -0.059     5.768    
    RAMB18_X12Y98        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                     -0.489     5.279    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.279ns (25.894%)  route 0.798ns (74.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 5.582 - 2.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.366     3.862    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[20])
                                                      0.279     4.141 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[20]
                         net (fo=1, routed)           0.798     4.940    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[92]
    RAMB18_X12Y101       RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.258     5.582    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB18_X12Y101       RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo/CLKARDCLK
                         clock pessimism              0.249     5.831    
                         clock uncertainty           -0.059     5.771    
    RAMB18_X12Y101       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.489     5.282    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[89]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.539ns (35.212%)  route 0.992ns (64.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 5.562 - 2.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.377     3.873    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y92        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y92        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      0.539     4.412 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DOPADOP[1]
                         net (fo=1, routed)           0.992     5.403    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/MIREQUESTRAMREADDATA[89]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[89]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     2.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     4.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.238     5.562    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.172     5.734    
                         clock uncertainty           -0.059     5.675    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MIREQUESTRAMREADDATA[89])
                                                      0.075     5.750    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          5.750    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.081ns (13.537%)  route 0.517ns (86.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.233     3.557    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[104])
                                                      0.081     3.638 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[104]
                         net (fo=1, routed)           0.517     4.156    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[104]
    RAMB36_X12Y54        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.371     3.867    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y54        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKARDCLK
                         clock pessimism             -0.249     3.618    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.503     4.121    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.121    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.123ns (20.044%)  route 0.491ns (79.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.882ns
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.244     3.568    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[64])
                                                      0.123     3.691 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[64]
                         net (fo=1, routed)           0.491     4.182    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[64]
    RAMB18_X12Y99        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.386     3.882    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB18_X12Y99        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo/CLKARDCLK
                         clock pessimism             -0.239     3.643    
    RAMB18_X12Y99        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.503     4.146    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.146    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.121ns (19.782%)  route 0.491ns (80.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.883ns
    Source Clock Delay      (SCD):    3.562ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.238     3.562    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[43])
                                                      0.121     3.683 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[43]
                         net (fo=1, routed)           0.491     4.174    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[115]
    RAMB18_X12Y102       RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.387     3.883    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB18_X12Y102       RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo/CLKARDCLK
                         clock pessimism             -0.249     3.634    
    RAMB18_X12Y102       RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.503     4.137    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                           4.174    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.124ns (20.141%)  route 0.492ns (79.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.881ns
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.244     3.568    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[29])
                                                      0.124     3.692 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[29]
                         net (fo=1, routed)           0.492     4.184    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[29]
    RAMB18_X12Y97        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.385     3.881    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB18_X12Y97        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.239     3.642    
    RAMB18_X12Y97        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.503     4.145    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.145    
                         arrival time                           4.184    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.077ns (12.756%)  route 0.527ns (87.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.241     3.565    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[65])
                                                      0.077     3.642 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[65]
                         net (fo=1, routed)           0.527     4.169    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[65]
    RAMB18_X12Y91        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.368     3.864    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y91        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.239     3.625    
    RAMB18_X12Y91        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.503     4.128    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.128    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.089ns (14.532%)  route 0.523ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.871ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.241     3.565    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[142])
                                                      0.089     3.654 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[142]
                         net (fo=1, routed)           0.523     4.178    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[142]
    RAMB18_X12Y93        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.375     3.871    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y93        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.239     3.632    
    RAMB18_X12Y93        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.503     4.135    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.135    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.080ns (13.143%)  route 0.529ns (86.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.233     3.557    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[96])
                                                      0.080     3.637 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[96]
                         net (fo=1, routed)           0.529     4.166    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[96]
    RAMB36_X12Y54        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.371     3.867    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y54        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKARDCLK
                         clock pessimism             -0.249     3.618    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.503     4.121    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.121    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.046ns (15.991%)  route 0.242ns (84.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          0.702     1.819    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[6])
                                                      0.046     1.865 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[6]
                         net (fo=2, routed)           0.242     2.107    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/mi_cpl_waddr0_i[6]
    RAMB18_X12Y96        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          0.930     2.181    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB18_X12Y96        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/CLKARDCLK
                         clock pessimism             -0.302     1.879    
    RAMB18_X12Y96        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.062    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.046ns (15.991%)  route 0.242ns (84.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          0.702     1.819    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[6])
                                                      0.046     1.865 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[6]
                         net (fo=2, routed)           0.242     2.107    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/mi_cpl_waddr0_i[6]
    RAMB18_X12Y97        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          0.930     2.181    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB18_X12Y97        RAMB18E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.302     1.879    
    RAMB18_X12Y97        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.062    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.076ns (12.295%)  route 0.542ns (87.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.876ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.233     3.557    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[60])
                                                      0.076     3.633 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[60]
                         net (fo=1, routed)           0.542     4.175    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[60]
    RAMB36_X12Y53        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.380     3.876    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y53        RAMB36E1                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKBWRCLK
                         clock pessimism             -0.249     3.627    
    RAMB36_X12Y53        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.503     4.130    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.130    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         2.000       0.000      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         2.000       0.000      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         2.000       0.000      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         2.000       0.000      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E1/CLKARDCLK                n/a                               1.663         2.000       0.337      RAMB18_X12Y99    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK                n/a                               1.663         2.000       0.337      RAMB18_X12Y99    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK                n/a                               1.663         2.000       0.337      RAMB18_X12Y100   xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK                n/a                               1.663         2.000       0.337      RAMB18_X12Y100   xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK                n/a                               1.663         2.000       0.337      RAMB18_X12Y101   xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK                n/a                               1.663         2.000       0.337      RAMB18_X12Y101   xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       2.000       211.360    MMCME2_ADV_X1Y5  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         1.000       0.200      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         1.000       0.200      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         1.000       0.200      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         1.000       0.200      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         1.000       0.200      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         1.000       0.200      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         1.000       0.200      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         1.000       0.200      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.463       0.097      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.560         0.463       0.097      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.457       0.103      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.735         0.401       0.334      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.735         0.400       0.335      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.735         0.394       0.341      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.195       0.365      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.192       0.368      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.232ns (7.597%)  route 2.822ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.307     3.803    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X178Y286       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y286       FDRE (Prop_fdre_C_Q)         0.232     4.035 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/Q
                         net (fo=279, routed)         2.822     6.857    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_0_in7_in
    SLICE_X102Y294       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.003     7.327    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X102Y294       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[17]/C
                         clock pessimism              0.184     7.511    
                         clock uncertainty           -0.065     7.446    
    SLICE_X102Y294       FDRE (Setup_fdre_C_CE)      -0.245     7.201    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.232ns (7.597%)  route 2.822ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.307     3.803    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X178Y286       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y286       FDRE (Prop_fdre_C_Q)         0.232     4.035 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/Q
                         net (fo=279, routed)         2.822     6.857    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_0_in7_in
    SLICE_X102Y294       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.003     7.327    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X102Y294       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[27]/C
                         clock pessimism              0.184     7.511    
                         clock uncertainty           -0.065     7.446    
    SLICE_X102Y294       FDRE (Setup_fdre_C_CE)      -0.245     7.201    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.232ns (7.597%)  route 2.822ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.307     3.803    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X178Y286       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y286       FDRE (Prop_fdre_C_Q)         0.232     4.035 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/Q
                         net (fo=279, routed)         2.822     6.857    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_0_in7_in
    SLICE_X102Y294       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.003     7.327    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X102Y294       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[29]/C
                         clock pessimism              0.184     7.511    
                         clock uncertainty           -0.065     7.446    
    SLICE_X102Y294       FDRE (Setup_fdre_C_CE)      -0.245     7.201    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.232ns (7.597%)  route 2.822ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.307     3.803    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X178Y286       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y286       FDRE (Prop_fdre_C_Q)         0.232     4.035 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/Q
                         net (fo=279, routed)         2.822     6.857    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_0_in7_in
    SLICE_X102Y294       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.003     7.327    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X102Y294       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[33]/C
                         clock pessimism              0.184     7.511    
                         clock uncertainty           -0.065     7.446    
    SLICE_X102Y294       FDRE (Setup_fdre_C_CE)      -0.245     7.201    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[33]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pkt_tot_302_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.772ns (49.968%)  route 1.774ns (50.032%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    3.685ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.189     3.685    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X149Y247       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pkt_tot_302_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y247       FDRE (Prop_fdre_C_Q)         0.216     3.901 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pkt_tot_302_reg[0]/Q
                         net (fo=3, routed)           0.411     4.312    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pkt_tot_302_reg[0]
    SLICE_X148Y248       LUT3 (Prop_lut3_I0_O)        0.043     4.355 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302[3]_i_17/O
                         net (fo=1, routed)           0.000     4.355    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302[3]_i_17_n_0
    SLICE_X148Y248       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.116     4.471 f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.237     4.708    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pkt_tot_301[0]
    SLICE_X147Y247       LUT3 (Prop_lut3_I1_O)        0.119     4.827 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302[3]_i_7/O
                         net (fo=1, routed)           0.268     5.095    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302[3]_i_7_n_0
    SLICE_X147Y248       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.279     5.374 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.374    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[3]_i_2_n_0
    SLICE_X147Y249       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.478 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[11]_i_8/O[0]
                         net (fo=2, routed)           0.450     5.928    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[11]_i_8_n_7
    SLICE_X153Y246       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     6.247 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.247    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[7]_i_2_n_0
    SLICE_X153Y247       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.400 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.408     6.808    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[11]_i_2_n_6
    SLICE_X152Y250       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.321     7.129 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[11]_i_1_n_0
    SLICE_X152Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.231 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.231    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_30201_out[12]
    SLICE_X152Y251       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.071     7.395    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X152Y251       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[12]/C
                         clock pessimism              0.172     7.567    
                         clock uncertainty           -0.065     7.502    
    SLICE_X152Y251       FDRE (Setup_fdre_C_D)        0.076     7.578    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302_reg[12]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[189]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.232ns (7.619%)  route 2.813ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.307     3.803    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X178Y286       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y286       FDRE (Prop_fdre_C_Q)         0.232     4.035 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/Q
                         net (fo=279, routed)         2.813     6.848    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_0_in7_in
    SLICE_X102Y298       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[189]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.003     7.327    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X102Y298       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[189]/C
                         clock pessimism              0.184     7.511    
                         clock uncertainty           -0.065     7.446    
    SLICE_X102Y298       FDRE (Setup_fdre_C_CE)      -0.245     7.201    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[189]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[193]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.232ns (7.619%)  route 2.813ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.307     3.803    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X178Y286       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y286       FDRE (Prop_fdre_C_Q)         0.232     4.035 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/Q
                         net (fo=279, routed)         2.813     6.848    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_0_in7_in
    SLICE_X102Y298       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[193]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.003     7.327    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X102Y298       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[193]/C
                         clock pessimism              0.184     7.511    
                         clock uncertainty           -0.065     7.446    
    SLICE_X102Y298       FDRE (Setup_fdre_C_CE)      -0.245     7.201    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[193]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[194]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.232ns (7.619%)  route 2.813ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.307     3.803    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X178Y286       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y286       FDRE (Prop_fdre_C_Q)         0.232     4.035 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/Q
                         net (fo=279, routed)         2.813     6.848    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_0_in7_in
    SLICE_X102Y298       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[194]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.003     7.327    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X102Y298       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[194]/C
                         clock pessimism              0.184     7.511    
                         clock uncertainty           -0.065     7.446    
    SLICE_X102Y298       FDRE (Setup_fdre_C_CE)      -0.245     7.201    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[194]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[195]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.232ns (7.619%)  route 2.813ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 7.327 - 4.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.307     3.803    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X178Y286       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y286       FDRE (Prop_fdre_C_Q)         0.232     4.035 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]/Q
                         net (fo=279, routed)         2.813     6.848    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_0_in7_in
    SLICE_X102Y298       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[195]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.003     7.327    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X102Y298       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[195]/C
                         clock pessimism              0.184     7.511    
                         clock uncertainty           -0.065     7.446    
    SLICE_X102Y298       FDRE (Setup_fdre_C_CE)      -0.245     7.201    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[195]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.216ns (7.016%)  route 2.863ns (92.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.192     3.688    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X151Y248       FDPE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y248       FDPE (Prop_fdpe_C_Q)         0.216     3.904 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/Q
                         net (fo=223, routed)         2.863     6.767    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/SR[1]
    SLICE_X121Y267       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.994     7.318    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X121Y267       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902_reg[0]/C
                         clock pessimism              0.172     7.490    
                         clock uncertainty           -0.065     7.425    
    SLICE_X121Y267       FDRE (Setup_fdre_C_R)       -0.295     7.130    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902_reg[0]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.773%)  route 0.145ns (59.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.728     1.845    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X175Y308       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y308       FDRE (Prop_fdre_C_Q)         0.100     1.945 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[73]/Q
                         net (fo=1, routed)           0.145     2.090    xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X11Y61        RAMB36E1                                     r  xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.985     2.236    xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y61        RAMB36E1                                     r  xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.349     1.887    
    RAMB36_X11Y61        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155     2.042    xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_ctl_nn1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.752%)  route 0.144ns (43.248%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.631     1.748    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X166Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_ctl_nn1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y249       FDRE (Prop_fdre_C_Q)         0.118     1.866 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_ctl_nn1_reg[13]/Q
                         net (fo=3, routed)           0.144     2.010    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_9_in_6[4]
    SLICE_X166Y251       LUT6 (Prop_lut6_I5_O)        0.028     2.038 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[13]_i_2__0/O
                         net (fo=1, routed)           0.000     2.038    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[13]_i_2__0_n_0
    SLICE_X166Y251       MUXF7 (Prop_muxf7_I0_O)      0.043     2.081 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.081    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout__0[13]
    SLICE_X166Y251       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.820     2.071    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X166Y251       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout_reg[13]/C
                         clock pessimism             -0.134     1.937    
    SLICE_X166Y251       FDRE (Hold_fdre_C_D)         0.092     2.029    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.798%)  route 0.144ns (61.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.670     1.787    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X193Y278       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y278       FDRE (Prop_fdre_C_Q)         0.091     1.878 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wptr_reg[8]/Q
                         net (fo=6, routed)           0.144     2.022    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/mem_rc_wptr_reg[8][8]
    RAMB36_X12Y55        RAMB36E1                                     r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.902     2.153    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/user_clk
    RAMB36_X12Y55        RAMB36E1                                     r  xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKBWRCLK
                         clock pessimism             -0.330     1.823    
    RAMB36_X12Y55        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.145     1.968    xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.171ns (47.094%)  route 0.192ns (52.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.573     1.690    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X144Y250       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.107     1.797 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[18]/Q
                         net (fo=1, routed)           0.192     1.989    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304[18]
    SLICE_X144Y249       LUT3 (Prop_lut3_I1_O)        0.064     2.053 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302[18]_i_1/O
                         net (fo=1, routed)           0.000     2.053    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_3011_in[18]
    SLICE_X144Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.793     2.044    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X144Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[18]/C
                         clock pessimism             -0.134     1.910    
    SLICE_X144Y249       FDRE (Hold_fdre_C_D)         0.087     1.997    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.130ns (37.970%)  route 0.212ns (62.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.552     1.669    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X121Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y249       FDRE (Prop_fdre_C_Q)         0.100     1.769 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[15]/Q
                         net (fo=1, routed)           0.212     1.981    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904[15]
    SLICE_X120Y250       LUT3 (Prop_lut3_I1_O)        0.030     2.011 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[15]_i_1/O
                         net (fo=1, routed)           0.000     2.011    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_901[15]
    SLICE_X120Y250       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.740     1.991    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X120Y250       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902_reg[15]/C
                         clock pessimism             -0.134     1.857    
    SLICE_X120Y250       FDRE (Hold_fdre_C_D)         0.096     1.953    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/req_wvld_nn1_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.155ns (45.073%)  route 0.189ns (54.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.623     1.740    xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/user_clk
    SLICE_X171Y253       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/req_wvld_nn1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y253       FDRE (Prop_fdre_C_Q)         0.091     1.831 r  xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/req_wvld_nn1_reg/Q
                         net (fo=6, routed)           0.189     2.020    xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/req_wvld_nn1
    SLICE_X173Y248       LUT6 (Prop_lut6_I3_O)        0.064     2.084 r  xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1/O
                         net (fo=1, routed)           0.000     2.084    xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1_n_0
    SLICE_X173Y248       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.846     2.097    xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/user_clk
    SLICE_X173Y248       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd_reg[2]/C
                         clock pessimism             -0.134     1.963    
    SLICE_X173Y248       FDRE (Hold_fdre_C_D)         0.060     2.023    xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.195ns (55.169%)  route 0.158ns (44.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.569     1.686    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X138Y250       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y250       FDRE (Prop_fdre_C_Q)         0.118     1.804 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[27]/Q
                         net (fo=2, routed)           0.158     1.962    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302[27]
    SLICE_X139Y249       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.039 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_3040[3]
    SLICE_X139Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.790     2.041    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X139Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[27]/C
                         clock pessimism             -0.134     1.907    
    SLICE_X139Y249       FDRE (Hold_fdre_C_D)         0.071     1.978    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.146ns (46.777%)  route 0.166ns (53.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.552     1.669    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X124Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y249       FDRE (Prop_fdre_C_Q)         0.118     1.787 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901_reg_rep__1/Q
                         net (fo=35, routed)          0.166     1.953    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901_reg_rep__1_n_0
    SLICE_X125Y252       LUT6 (Prop_lut6_I4_O)        0.028     1.981 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902[12]_i_1/O
                         net (fo=1, routed)           0.000     1.981    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_901[12]
    SLICE_X125Y252       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.741     1.992    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X125Y252       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[12]/C
                         clock pessimism             -0.134     1.858    
    SLICE_X125Y252       FDRE (Hold_fdre_C_D)         0.060     1.918    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.155ns (49.495%)  route 0.158ns (50.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.591     1.708    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X145Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.091     1.799 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304_reg[7]/Q
                         net (fo=1, routed)           0.158     1.957    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_nxt_304[7]
    SLICE_X145Y251       LUT3 (Prop_lut3_I1_O)        0.064     2.021 r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302[7]_i_1/O
                         net (fo=1, routed)           0.000     2.021    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_3011_in[7]
    SLICE_X145Y251       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.780     2.031    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X145Y251       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[7]/C
                         clock pessimism             -0.134     1.897    
    SLICE_X145Y251       FDRE (Hold_fdre_C_D)         0.061     1.958    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplPrep2Ptr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdcplpend_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.883%)  route 0.219ns (63.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.653     1.770    xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X182Y250       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplPrep2Ptr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y250       FDRE (Prop_fdre_C_Q)         0.100     1.870 r  xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplPrep2Ptr_ff_reg[0]/Q
                         net (fo=67, routed)          0.219     2.089    xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/Q[0]
    SLICE_X182Y249       LUT6 (Prop_lut6_I3_O)        0.028     2.117 r  xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdcplpend_ff[6]_i_1/O
                         net (fo=1, routed)           0.000     2.117    xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdcplpend_nxt[6]
    SLICE_X182Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdcplpend_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.875     2.126    xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X182Y249       FDRE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdcplpend_ff_reg[6]/C
                         clock pessimism             -0.134     1.992    
    SLICE_X182Y249       FDRE (Hold_fdre_C_D)         0.061     2.053    xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdcplpend_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK    n/a            4.000         4.000       0.000      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB36_X14Y48    xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB36_X14Y48    xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB36_X7Y61     xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB36_X7Y61     xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB36_X12Y44    xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB36_X12Y44    xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB36_X7Y60     xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB36_X7Y60     xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB36_X12Y47    xdma_0_i/inst/ram_top/MASTER_READ_BRAM/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y5  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X192Y280   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_288_293/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X192Y280   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_288_293/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X190Y290   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X190Y290   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X190Y290   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X190Y290   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X192Y280   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_288_293/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X192Y280   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_288_293/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X192Y280   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_288_293/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X192Y280   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_288_293/RAMC_D1/CLK
High Pulse Width  Slow    PCIE_3_0/USERCLK    n/a            1.600         2.000       0.400      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Fast    PCIE_3_0/USERCLK    n/a            1.600         2.000       0.400      PCIE3_X0Y1       xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X172Y299   xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_96_101/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X204Y285   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_282_287/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X204Y285   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_282_287/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X204Y285   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_282_287/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X204Y285   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_282_287/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.674         2.000       1.326      SLICE_X204Y285   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_282_287/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.674         2.000       1.326      SLICE_X204Y285   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_282_287/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         2.000       1.326      SLICE_X192Y289   xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_30_35/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.803ns (25.177%)  route 2.386ns (74.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     4.672 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.386     7.059    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X215Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.662    
                         clock uncertainty           -0.071    11.591    
    SLICE_X215Y204       FDRE (Setup_fdre_C_D)       -0.011    11.580    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.732ns (22.976%)  route 2.454ns (77.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 11.577 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     4.601 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.454     7.055    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[0]
    SLICE_X219Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.253    11.577    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X219Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.084    11.661    
                         clock uncertainty           -0.071    11.590    
    SLICE_X219Y207       FDRE (Setup_fdre_C_D)       -0.012    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.803ns (25.624%)  route 2.331ns (74.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 11.575 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     4.672 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.331     7.003    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y210       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.251    11.575    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X217Y210       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.659    
                         clock uncertainty           -0.071    11.588    
    SLICE_X217Y210       FDRE (Setup_fdre_C_D)       -0.031    11.557    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.732ns (23.399%)  route 2.396ns (76.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     4.601 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.396     6.998    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X214Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.084    11.662    
                         clock uncertainty           -0.071    11.591    
    SLICE_X214Y203       FDRE (Setup_fdre_C_D)       -0.011    11.580    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.268ns (8.986%)  route 2.715ns (91.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 11.575 - 8.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.359     3.855    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y278       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y278       FDRE (Prop_fdre_C_Q)         0.216     4.071 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           2.254     6.325    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y212       LUT2 (Prop_lut2_I0_O)        0.052     6.377 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__6/O
                         net (fo=1, routed)           0.461     6.838    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16
    SLICE_X214Y210       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.251    11.575    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X214Y210       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.084    11.659    
                         clock uncertainty           -0.071    11.588    
    SLICE_X214Y210       FDRE (Setup_fdre_C_D)       -0.100    11.488    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.330ns (11.540%)  route 2.530ns (88.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.359     3.855    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y278       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y278       FDRE (Prop_fdre_C_Q)         0.198     4.053 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.922     5.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X217Y214       LUT2 (Prop_lut2_I0_O)        0.132     6.107 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__6/O
                         net (fo=1, routed)           0.608     6.715    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.084    11.662    
                         clock uncertainty           -0.071    11.591    
    SLICE_X217Y203       FDRE (Setup_fdre_C_D)       -0.100    11.491    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.803ns (27.214%)  route 2.148ns (72.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 11.563 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     4.672 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.148     6.820    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y225       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.239    11.563    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X216Y225       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.647    
                         clock uncertainty           -0.071    11.576    
    SLICE_X216Y225       FDRE (Setup_fdre_C_D)        0.027    11.603    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.259ns (8.811%)  route 2.681ns (91.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 11.574 - 8.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.359     3.855    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y278       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y278       FDRE (Prop_fdre_C_Q)         0.216     4.071 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           2.254     6.325    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y212       LUT2 (Prop_lut2_I0_O)        0.043     6.368 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__5/O
                         net (fo=1, routed)           0.427     6.795    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_X16
    SLICE_X217Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.250    11.574    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X217Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.084    11.658    
                         clock uncertainty           -0.071    11.587    
    SLICE_X217Y211       FDRE (Setup_fdre_C_D)       -0.004    11.583    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.267ns (9.600%)  route 2.514ns (90.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 11.566 - 8.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.359     3.855    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y278       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y278       FDRE (Prop_fdre_C_Q)         0.216     4.071 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.977     6.048    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X215Y235       LUT2 (Prop_lut2_I0_O)        0.051     6.099 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__4/O
                         net (fo=1, routed)           0.537     6.636    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_X16
    SLICE_X216Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.242    11.566    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X216Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.084    11.650    
                         clock uncertainty           -0.071    11.579    
    SLICE_X216Y228       FDRE (Setup_fdre_C_D)       -0.064    11.515    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.515    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.803ns (29.377%)  route 1.930ns (70.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 11.572 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     4.672 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          1.930     6.603    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.248    11.572    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.656    
                         clock uncertainty           -0.071    11.585    
    SLICE_X217Y234       FDRE (Setup_fdre_C_D)       -0.012    11.573    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.112%)  route 0.486ns (78.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.687     1.804    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y286       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.486     2.390    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg
    SLICE_X216Y286       LUT2 (Prop_lut2_I1_O)        0.030     2.420 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     2.420    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X216Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.896     2.147    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X216Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.082    
    SLICE_X216Y286       FDRE (Hold_fdre_C_D)         0.092     2.174    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.148ns (24.515%)  route 0.456ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.691     1.808    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y255       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y255       FDRE (Prop_fdre_C_Q)         0.118     1.926 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.456     2.382    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_1
    SLICE_X215Y255       LUT2 (Prop_lut2_I1_O)        0.030     2.412 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.000     2.412    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y255       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.901     2.152    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X215Y255       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.087    
    SLICE_X215Y255       FDRE (Hold_fdre_C_D)         0.070     2.157    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.157ns (25.139%)  route 0.468ns (74.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y234       FDRE (Prop_fdre_C_Q)         0.091     1.913 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.221     2.134    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_2
    SLICE_X214Y234       LUT2 (Prop_lut2_I1_O)        0.066     2.200 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__3/O
                         net (fo=1, routed)           0.247     2.447    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.908     2.159    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.094    
    SLICE_X217Y234       FDRE (Hold_fdre_C_D)         0.033     2.127    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (20.008%)  route 0.512ns (79.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.704     1.821    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X218Y216       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y216       FDRE (Prop_fdre_C_Q)         0.100     1.921 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.284     2.205    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_4
    SLICE_X215Y211       LUT2 (Prop_lut2_I1_O)        0.028     2.233 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__6/O
                         net (fo=1, routed)           0.228     2.461    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_START
    SLICE_X215Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X215Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.099    
    SLICE_X215Y209       FDRE (Hold_fdre_C_D)         0.032     2.131    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.100ns (15.425%)  route 0.548ns (84.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.682     1.799    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y280       FDSE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y280       FDSE (Prop_fdse_C_Q)         0.100     1.899 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.548     2.447    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.890     2.141    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.076    
    SLICE_X213Y281       FDRE (Hold_fdre_C_D)         0.039     2.115    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.292ns (45.387%)  route 0.351ns (54.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.691     1.808    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.292     2.100 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          0.351     2.452    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X218Y260       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.899     2.150    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X218Y260       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism             -0.065     2.085    
    SLICE_X218Y260       FDRE (Hold_fdre_C_D)         0.032     2.117    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.132ns (21.289%)  route 0.488ns (78.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y283       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y283       FDRE (Prop_fdre_C_Q)         0.100     1.903 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.267     2.170    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg
    SLICE_X215Y283       LUT2 (Prop_lut2_I1_O)        0.032     2.202 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.221     2.423    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X215Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.892     2.143    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X215Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.078    
    SLICE_X215Y281       FDRE (Hold_fdre_C_D)         0.001     2.079    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.130ns (21.143%)  route 0.485ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y213       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y213       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.166     2.088    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_5
    SLICE_X217Y214       LUT2 (Prop_lut2_I1_O)        0.030     2.118 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__6/O
                         net (fo=1, routed)           0.319     2.437    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.914     2.165    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.100    
    SLICE_X217Y203       FDRE (Hold_fdre_C_D)        -0.009     2.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.129ns (21.239%)  route 0.478ns (78.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.703     1.820    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y232       FDRE (Prop_fdre_C_Q)         0.100     1.920 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.251     2.171    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_3
    SLICE_X215Y235       LUT2 (Prop_lut2_I1_O)        0.029     2.200 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__5/O
                         net (fo=1, routed)           0.227     2.427    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_START
    SLICE_X214Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.902     2.153    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X214Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.088    
    SLICE_X214Y228       FDRE (Hold_fdre_C_D)        -0.008     2.080    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.176ns (28.340%)  route 0.445ns (71.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.707     1.824    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y211       FDRE (Prop_fdre_C_Q)         0.107     1.931 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.220     2.151    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_5
    SLICE_X215Y211       LUT2 (Prop_lut2_I1_O)        0.069     2.220 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__7/O
                         net (fo=1, routed)           0.225     2.445    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_START
    SLICE_X215Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X215Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.099    
    SLICE_X215Y207       FDRE (Hold_fdre_C_D)        -0.009     2.090    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.189ns  (logic 0.803ns (25.177%)  route 2.386ns (74.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 7.869 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     7.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.672 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.386    11.059    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X215Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.662    
                         clock uncertainty           -0.191    11.471    
    SLICE_X215Y204       FDRE (Setup_fdre_C_D)       -0.011    11.460    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.186ns  (logic 0.732ns (22.976%)  route 2.454ns (77.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 11.577 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 7.869 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     7.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.601 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.454    11.055    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[0]
    SLICE_X219Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.253    11.577    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X219Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.084    11.661    
                         clock uncertainty           -0.191    11.470    
    SLICE_X219Y207       FDRE (Setup_fdre_C_D)       -0.012    11.458    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.134ns  (logic 0.803ns (25.624%)  route 2.331ns (74.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 11.575 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 7.869 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     7.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.672 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.331    11.003    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y210       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.251    11.575    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X217Y210       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.659    
                         clock uncertainty           -0.191    11.468    
    SLICE_X217Y210       FDRE (Setup_fdre_C_D)       -0.031    11.437    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.128ns  (logic 0.732ns (23.399%)  route 2.396ns (76.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 7.869 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     7.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.601 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.396    10.998    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X214Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.084    11.662    
                         clock uncertainty           -0.191    11.471    
    SLICE_X214Y203       FDRE (Setup_fdre_C_D)       -0.011    11.460    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.983ns  (logic 0.268ns (8.986%)  route 2.715ns (91.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 11.575 - 8.000 ) 
    Source Clock Delay      (SCD):    3.855ns = ( 7.855 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.359     7.855    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y278       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y278       FDRE (Prop_fdre_C_Q)         0.216     8.071 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           2.254    10.325    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y212       LUT2 (Prop_lut2_I0_O)        0.052    10.377 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__6/O
                         net (fo=1, routed)           0.461    10.838    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16
    SLICE_X214Y210       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.251    11.575    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X214Y210       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.084    11.659    
                         clock uncertainty           -0.191    11.468    
    SLICE_X214Y210       FDRE (Setup_fdre_C_D)       -0.100    11.368    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.860ns  (logic 0.330ns (11.540%)  route 2.530ns (88.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 11.578 - 8.000 ) 
    Source Clock Delay      (SCD):    3.855ns = ( 7.855 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.359     7.855    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y278       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y278       FDRE (Prop_fdre_C_Q)         0.198     8.053 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.922     9.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X217Y214       LUT2 (Prop_lut2_I0_O)        0.132    10.107 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__6/O
                         net (fo=1, routed)           0.608    10.715    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.254    11.578    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.084    11.662    
                         clock uncertainty           -0.191    11.471    
    SLICE_X217Y203       FDRE (Setup_fdre_C_D)       -0.100    11.371    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.951ns  (logic 0.803ns (27.214%)  route 2.148ns (72.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 11.563 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 7.869 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     7.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.672 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.148    10.820    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y225       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.239    11.563    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X216Y225       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.647    
                         clock uncertainty           -0.191    11.456    
    SLICE_X216Y225       FDRE (Setup_fdre_C_D)        0.027    11.483    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.940ns  (logic 0.259ns (8.811%)  route 2.681ns (91.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 11.574 - 8.000 ) 
    Source Clock Delay      (SCD):    3.855ns = ( 7.855 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.359     7.855    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y278       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y278       FDRE (Prop_fdre_C_Q)         0.216     8.071 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           2.254    10.325    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y212       LUT2 (Prop_lut2_I0_O)        0.043    10.368 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__5/O
                         net (fo=1, routed)           0.427    10.795    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_X16
    SLICE_X217Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.250    11.574    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X217Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.084    11.658    
                         clock uncertainty           -0.191    11.467    
    SLICE_X217Y211       FDRE (Setup_fdre_C_D)       -0.004    11.463    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.463    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.781ns  (logic 0.267ns (9.600%)  route 2.514ns (90.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 11.566 - 8.000 ) 
    Source Clock Delay      (SCD):    3.855ns = ( 7.855 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.359     7.855    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y278       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y278       FDRE (Prop_fdre_C_Q)         0.216     8.071 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.977    10.048    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X215Y235       LUT2 (Prop_lut2_I0_O)        0.051    10.099 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__4/O
                         net (fo=1, routed)           0.537    10.636    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_X16
    SLICE_X216Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.242    11.566    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X216Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.084    11.650    
                         clock uncertainty           -0.191    11.459    
    SLICE_X216Y228       FDRE (Setup_fdre_C_D)       -0.064    11.395    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.733ns  (logic 0.803ns (29.377%)  route 1.930ns (70.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 11.572 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 7.869 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     7.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.672 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          1.930    10.603    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.248    11.572    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.656    
                         clock uncertainty           -0.191    11.465    
    SLICE_X217Y234       FDRE (Setup_fdre_C_D)       -0.012    11.453    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  0.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.112%)  route 0.486ns (78.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.687     1.804    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y286       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.486     2.390    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg
    SLICE_X216Y286       LUT2 (Prop_lut2_I1_O)        0.030     2.420 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     2.420    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X216Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.896     2.147    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X216Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.191     2.273    
    SLICE_X216Y286       FDRE (Hold_fdre_C_D)         0.092     2.365    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.148ns (24.515%)  route 0.456ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.691     1.808    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y255       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y255       FDRE (Prop_fdre_C_Q)         0.118     1.926 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.456     2.382    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_1
    SLICE_X215Y255       LUT2 (Prop_lut2_I1_O)        0.030     2.412 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.000     2.412    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y255       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.901     2.152    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X215Y255       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.087    
                         clock uncertainty            0.191     2.278    
    SLICE_X215Y255       FDRE (Hold_fdre_C_D)         0.070     2.348    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.157ns (25.139%)  route 0.468ns (74.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y234       FDRE (Prop_fdre_C_Q)         0.091     1.913 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.221     2.134    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_2
    SLICE_X214Y234       LUT2 (Prop_lut2_I1_O)        0.066     2.200 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__3/O
                         net (fo=1, routed)           0.247     2.447    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.908     2.159    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y234       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.094    
                         clock uncertainty            0.191     2.285    
    SLICE_X217Y234       FDRE (Hold_fdre_C_D)         0.033     2.318    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (20.008%)  route 0.512ns (79.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.704     1.821    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X218Y216       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y216       FDRE (Prop_fdre_C_Q)         0.100     1.921 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.284     2.205    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_4
    SLICE_X215Y211       LUT2 (Prop_lut2_I1_O)        0.028     2.233 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__6/O
                         net (fo=1, routed)           0.228     2.461    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_START
    SLICE_X215Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X215Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.099    
                         clock uncertainty            0.191     2.290    
    SLICE_X215Y209       FDRE (Hold_fdre_C_D)         0.032     2.322    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.100ns (15.425%)  route 0.548ns (84.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.682     1.799    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y280       FDSE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y280       FDSE (Prop_fdse_C_Q)         0.100     1.899 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.548     2.447    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.890     2.141    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.076    
                         clock uncertainty            0.191     2.267    
    SLICE_X213Y281       FDRE (Hold_fdre_C_D)         0.039     2.306    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.292ns (45.387%)  route 0.351ns (54.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.691     1.808    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.292     2.100 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          0.351     2.452    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X218Y260       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.899     2.150    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X218Y260       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X218Y260       FDRE (Hold_fdre_C_D)         0.032     2.308    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.132ns (21.289%)  route 0.488ns (78.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y283       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y283       FDRE (Prop_fdre_C_Q)         0.100     1.903 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.267     2.170    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg
    SLICE_X215Y283       LUT2 (Prop_lut2_I1_O)        0.032     2.202 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.221     2.423    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X215Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.892     2.143    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X215Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.078    
                         clock uncertainty            0.191     2.269    
    SLICE_X215Y281       FDRE (Hold_fdre_C_D)         0.001     2.270    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.130ns (21.143%)  route 0.485ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y213       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y213       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.166     2.088    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_5
    SLICE_X217Y214       LUT2 (Prop_lut2_I1_O)        0.030     2.118 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__6/O
                         net (fo=1, routed)           0.319     2.437    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.914     2.165    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y203       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.100    
                         clock uncertainty            0.191     2.291    
    SLICE_X217Y203       FDRE (Hold_fdre_C_D)        -0.009     2.282    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.129ns (21.239%)  route 0.478ns (78.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.703     1.820    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y232       FDRE (Prop_fdre_C_Q)         0.100     1.920 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.251     2.171    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_3
    SLICE_X215Y235       LUT2 (Prop_lut2_I1_O)        0.029     2.200 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__5/O
                         net (fo=1, routed)           0.227     2.427    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_START
    SLICE_X214Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.902     2.153    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X214Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.088    
                         clock uncertainty            0.191     2.279    
    SLICE_X214Y228       FDRE (Hold_fdre_C_D)        -0.008     2.271    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.176ns (28.340%)  route 0.445ns (71.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.707     1.824    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y211       FDRE (Prop_fdre_C_Q)         0.107     1.931 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.220     2.151    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_5
    SLICE_X215Y211       LUT2 (Prop_lut2_I1_O)        0.069     2.220 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__7/O
                         net (fo=1, routed)           0.225     2.445    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_START
    SLICE_X215Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X215Y207       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.099    
                         clock uncertainty            0.191     2.290    
    SLICE_X215Y207       FDRE (Hold_fdre_C_D)        -0.009     2.281    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.254ns (14.015%)  route 1.558ns (85.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 11.570 - 8.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.372     3.868    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X216Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y204       FDRE (Prop_fdre_C_Q)         0.254     4.122 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.558     5.680    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[7]
    SLICE_X214Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.246    11.570    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/C
                         clock pessimism              0.084    11.654    
                         clock uncertainty           -0.071    11.583    
    SLICE_X214Y232       FDRE (Setup_fdre_C_D)       -0.008    11.575    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.216ns (13.834%)  route 1.345ns (86.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X215Y292       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y292       FDRE (Prop_fdre_C_Q)         0.216     4.085 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.345     5.430    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X215Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.071    11.580    
    SLICE_X215Y286       FDRE (Setup_fdre_C_D)       -0.011    11.569    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.216ns (14.309%)  route 1.294ns (85.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 11.570 - 8.000 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.375     3.871    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y253       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y253       FDRE (Prop_fdre_C_Q)         0.216     4.087 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.294     5.381    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y256       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.246    11.570    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y256       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.084    11.654    
                         clock uncertainty           -0.071    11.583    
    SLICE_X216Y256       FDRE (Setup_fdre_C_D)        0.021    11.604    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.254ns (17.672%)  route 1.183ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 11.557 - 8.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.356     3.852    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X216Y222       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y222       FDRE (Prop_fdre_C_Q)         0.254     4.106 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.183     5.289    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X216Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.233    11.557    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.084    11.641    
                         clock uncertainty           -0.071    11.570    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.027    11.597    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.216ns (16.033%)  route 1.131ns (83.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 11.570 - 8.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.366     3.862    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X215Y236       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y236       FDRE (Prop_fdre_C_Q)         0.216     4.078 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.131     5.209    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[4]
    SLICE_X214Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.246    11.570    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/C
                         clock pessimism              0.084    11.654    
                         clock uncertainty           -0.071    11.583    
    SLICE_X214Y232       FDRE (Setup_fdre_C_D)       -0.004    11.579    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.216ns (16.992%)  route 1.055ns (83.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.352     3.848    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X213Y226       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y226       FDRE (Prop_fdre_C_Q)         0.216     4.064 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.055     5.119    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X213Y231       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y231       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.071    11.580    
    SLICE_X213Y231       FDRE (Setup_fdre_C_D)       -0.011    11.569    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.119    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.216ns (17.620%)  route 1.010ns (82.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.369     3.865    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X214Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y209       FDRE (Prop_fdre_C_Q)         0.216     4.081 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.010     5.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[6]
    SLICE_X213Y230       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243    11.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y230       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.071    11.580    
    SLICE_X213Y230       FDRE (Setup_fdre_C_D)       -0.011    11.569    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.216ns (18.098%)  route 0.978ns (81.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 11.564 - 8.000 ) 
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.363     3.859    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X215Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y281       FDRE (Prop_fdre_C_Q)         0.216     4.075 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.978     5.053    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y283       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.240    11.564    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y283       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.084    11.648    
                         clock uncertainty           -0.071    11.577    
    SLICE_X216Y283       FDRE (Setup_fdre_C_D)       -0.009    11.568    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.216ns (18.194%)  route 0.971ns (81.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 11.557 - 8.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.356     3.852    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y275       FDRE (Prop_fdre_C_Q)         0.216     4.068 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.971     5.039    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X218Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.233    11.557    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X218Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.084    11.641    
                         clock uncertainty           -0.071    11.570    
    SLICE_X218Y276       FDRE (Setup_fdre_C_D)       -0.010    11.560    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.216ns (18.969%)  route 0.923ns (81.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 11.559 - 8.000 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.375     3.871    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y253       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y253       FDRE (Prop_fdre_C_Q)         0.216     4.087 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.923     5.010    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X215Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.235    11.559    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.084    11.643    
                         clock uncertainty           -0.071    11.572    
    SLICE_X215Y271       FDRE (Setup_fdre_C_D)       -0.002    11.570    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  6.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.074%)  route 0.486ns (82.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.691     1.808    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y253       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y253       FDRE (Prop_fdre_C_Q)         0.100     1.908 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.486     2.394    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X215Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.889     2.140    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.075    
    SLICE_X215Y271       FDRE (Hold_fdre_C_D)         0.041     2.116    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.118ns (19.639%)  route 0.483ns (80.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.709     1.826    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X216Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y204       FDRE (Prop_fdre_C_Q)         0.118     1.944 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.483     2.427    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.912     2.163    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.098    
    SLICE_X214Y211       FDRE (Hold_fdre_C_D)         0.032     2.130    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.100ns (16.339%)  route 0.512ns (83.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.690     1.807    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X215Y292       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y292       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.512     2.419    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y296       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.901     2.152    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y296       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.087    
    SLICE_X215Y296       FDRE (Hold_fdre_C_D)         0.032     2.119    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.118ns (19.480%)  route 0.488ns (80.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.689     1.806    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X216Y261       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y261       FDRE (Prop_fdre_C_Q)         0.118     1.924 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.488     2.412    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X217Y267       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.893     2.144    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y267       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.079    
    SLICE_X217Y267       FDRE (Hold_fdre_C_D)         0.032     2.111    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.414%)  route 0.509ns (83.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X215Y236       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y236       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.509     2.431    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y238       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.912     2.163    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y238       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.098    
    SLICE_X214Y238       FDRE (Hold_fdre_C_D)         0.032     2.130    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.100ns (16.334%)  route 0.512ns (83.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.678     1.795    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y275       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.512     2.407    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X218Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.886     2.137    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X218Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.072    
    SLICE_X218Y276       FDRE (Hold_fdre_C_D)         0.033     2.105    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.311%)  route 0.513ns (83.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.684     1.801    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X215Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y281       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.513     2.414    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X215Y280       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.891     2.142    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y280       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.077    
    SLICE_X215Y280       FDRE (Hold_fdre_C_D)         0.032     2.109    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.100ns (16.376%)  route 0.511ns (83.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.696     1.813    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X213Y226       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y226       FDRE (Prop_fdre_C_Q)         0.100     1.913 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.511     2.424    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/RATE_DRP_DONE
    SLICE_X213Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X213Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.086    
    SLICE_X213Y228       FDRE (Hold_fdre_C_D)         0.032     2.118    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.507%)  route 0.506ns (83.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.708     1.825    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X214Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y209       FDRE (Prop_fdre_C_Q)         0.100     1.925 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.506     2.431    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/RATE_DRP_DONE
    SLICE_X213Y215       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.906     2.157    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X213Y215       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.092    
    SLICE_X213Y215       FDRE (Hold_fdre_C_D)         0.032     2.124    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.118ns (19.415%)  route 0.490ns (80.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.689     1.806    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X216Y261       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y261       FDRE (Prop_fdre_C_Q)         0.118     1.924 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.490     2.414    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X217Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.886     2.137    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.072    
    SLICE_X217Y273       FDRE (Hold_fdre_C_D)         0.032     2.104    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        1.334ns  (logic 0.216ns (16.186%)  route 1.118ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 11.576 - 8.000 ) 
    Source Clock Delay      (SCD):    3.846ns = ( 7.846 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.350     7.846    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X193Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y233       FDRE (Prop_fdre_C_Q)         0.216     8.062 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.118     9.180    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X210Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.252    11.576    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X210Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.084    11.660    
                         clock uncertainty           -0.191    11.469    
    SLICE_X210Y248       FDRE (Setup_fdre_C_D)        0.033    11.502    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.574%)  route 0.823ns (76.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    3.846ns = ( 7.846 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     5.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     6.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     6.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.350     7.846    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y233       FDRE (Prop_fdre_C_Q)         0.254     8.100 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.823     8.923    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X206Y235       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.245    11.569    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X206Y235       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.084    11.653    
                         clock uncertainty           -0.191    11.462    
    SLICE_X206Y235       FDRE (Setup_fdre_C_D)        0.033    11.495    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  2.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.118ns (19.141%)  route 0.498ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.693     1.810    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y233       FDRE (Prop_fdre_C_Q)         0.118     1.928 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.498     2.426    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X206Y235       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.905     2.156    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X206Y235       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.091    
                         clock uncertainty            0.191     2.282    
    SLICE_X206Y235       FDRE (Hold_fdre_C_D)         0.066     2.348    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.100ns (13.360%)  route 0.648ns (86.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.693     1.810    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X193Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y233       FDRE (Prop_fdre_C_Q)         0.100     1.910 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.648     2.558    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X210Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X210Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.099    
                         clock uncertainty            0.191     2.290    
    SLICE_X210Y248       FDRE (Hold_fdre_C_D)         0.067     2.357    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.254ns (14.015%)  route 1.558ns (85.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 7.570 - 4.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.372     3.868    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X216Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y204       FDRE (Prop_fdre_C_Q)         0.254     4.122 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.558     5.680    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[7]
    SLICE_X214Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.246     7.570    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/C
                         clock pessimism              0.084     7.654    
                         clock uncertainty           -0.191     7.463    
    SLICE_X214Y232       FDRE (Setup_fdre_C_D)       -0.008     7.455    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.216ns (13.834%)  route 1.345ns (86.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X215Y292       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y292       FDRE (Prop_fdre_C_Q)         0.216     4.085 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.345     5.430    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X215Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y286       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.084     7.651    
                         clock uncertainty           -0.191     7.460    
    SLICE_X215Y286       FDRE (Setup_fdre_C_D)       -0.011     7.449    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.216ns (14.309%)  route 1.294ns (85.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 7.570 - 4.000 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.375     3.871    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y253       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y253       FDRE (Prop_fdre_C_Q)         0.216     4.087 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.294     5.381    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y256       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.246     7.570    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y256       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.084     7.654    
                         clock uncertainty           -0.191     7.463    
    SLICE_X216Y256       FDRE (Setup_fdre_C_D)        0.021     7.484    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.254ns (17.672%)  route 1.183ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 7.557 - 4.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.356     3.852    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X216Y222       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y222       FDRE (Prop_fdre_C_Q)         0.254     4.106 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.183     5.289    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X216Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.233     7.557    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X216Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.084     7.641    
                         clock uncertainty           -0.191     7.450    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.027     7.477    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.477    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.216ns (16.033%)  route 1.131ns (83.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 7.570 - 4.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.366     3.862    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X215Y236       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y236       FDRE (Prop_fdre_C_Q)         0.216     4.078 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.131     5.209    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[4]
    SLICE_X214Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.246     7.570    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y232       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/C
                         clock pessimism              0.084     7.654    
                         clock uncertainty           -0.191     7.463    
    SLICE_X214Y232       FDRE (Setup_fdre_C_D)       -0.004     7.459    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.216ns (16.992%)  route 1.055ns (83.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.352     3.848    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X213Y226       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y226       FDRE (Prop_fdre_C_Q)         0.216     4.064 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.055     5.119    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X213Y231       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y231       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism              0.084     7.651    
                         clock uncertainty           -0.191     7.460    
    SLICE_X213Y231       FDRE (Setup_fdre_C_D)       -0.011     7.449    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -5.119    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.216ns (17.620%)  route 1.010ns (82.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.865ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.369     3.865    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X214Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y209       FDRE (Prop_fdre_C_Q)         0.216     4.081 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.010     5.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[6]
    SLICE_X213Y230       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.243     7.567    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X213Y230       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/C
                         clock pessimism              0.084     7.651    
                         clock uncertainty           -0.191     7.460    
    SLICE_X213Y230       FDRE (Setup_fdre_C_D)       -0.011     7.449    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.216ns (18.098%)  route 0.978ns (81.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 7.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.363     3.859    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X215Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y281       FDRE (Prop_fdre_C_Q)         0.216     4.075 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.978     5.053    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y283       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.240     7.564    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y283       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.084     7.648    
                         clock uncertainty           -0.191     7.457    
    SLICE_X216Y283       FDRE (Setup_fdre_C_D)       -0.009     7.448    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.216ns (18.194%)  route 0.971ns (81.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 7.557 - 4.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.356     3.852    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y275       FDRE (Prop_fdre_C_Q)         0.216     4.068 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.971     5.039    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X218Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.233     7.557    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X218Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.084     7.641    
                         clock uncertainty           -0.191     7.450    
    SLICE_X218Y276       FDRE (Setup_fdre_C_D)       -0.010     7.440    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.440    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.216ns (18.969%)  route 0.923ns (81.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 7.559 - 4.000 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.375     3.871    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y253       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y253       FDRE (Prop_fdre_C_Q)         0.216     4.087 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.923     5.010    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X215Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.235     7.559    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.084     7.643    
                         clock uncertainty           -0.191     7.452    
    SLICE_X215Y271       FDRE (Setup_fdre_C_D)       -0.002     7.450    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.450    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  2.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.074%)  route 0.486ns (82.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.691     1.808    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y253       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y253       FDRE (Prop_fdre_C_Q)         0.100     1.908 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.486     2.394    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X215Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.889     2.140    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y271       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.075    
                         clock uncertainty            0.191     2.266    
    SLICE_X215Y271       FDRE (Hold_fdre_C_D)         0.041     2.307    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.118ns (19.639%)  route 0.483ns (80.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.709     1.826    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X216Y204       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y204       FDRE (Prop_fdre_C_Q)         0.118     1.944 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.483     2.427    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.912     2.163    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y211       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.098    
                         clock uncertainty            0.191     2.289    
    SLICE_X214Y211       FDRE (Hold_fdre_C_D)         0.032     2.321    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.100ns (16.339%)  route 0.512ns (83.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.690     1.807    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X215Y292       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y292       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.512     2.419    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y296       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.901     2.152    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y296       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.087    
                         clock uncertainty            0.191     2.278    
    SLICE_X215Y296       FDRE (Hold_fdre_C_D)         0.032     2.310    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.118ns (19.480%)  route 0.488ns (80.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.689     1.806    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X216Y261       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y261       FDRE (Prop_fdre_C_Q)         0.118     1.924 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.488     2.412    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X217Y267       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.893     2.144    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y267       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.079    
                         clock uncertainty            0.191     2.270    
    SLICE_X217Y267       FDRE (Hold_fdre_C_D)         0.032     2.302    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.414%)  route 0.509ns (83.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.705     1.822    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X215Y236       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y236       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.509     2.431    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y238       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.912     2.163    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y238       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.098    
                         clock uncertainty            0.191     2.289    
    SLICE_X214Y238       FDRE (Hold_fdre_C_D)         0.032     2.321    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.100ns (16.334%)  route 0.512ns (83.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.678     1.795    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y275       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y275       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.512     2.407    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X218Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.886     2.137    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X218Y276       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.072    
                         clock uncertainty            0.191     2.263    
    SLICE_X218Y276       FDRE (Hold_fdre_C_D)         0.033     2.296    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.311%)  route 0.513ns (83.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.684     1.801    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X215Y281       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y281       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.513     2.414    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X215Y280       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.891     2.142    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y280       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.077    
                         clock uncertainty            0.191     2.268    
    SLICE_X215Y280       FDRE (Hold_fdre_C_D)         0.032     2.300    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.100ns (16.376%)  route 0.511ns (83.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.696     1.813    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X213Y226       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y226       FDRE (Prop_fdre_C_Q)         0.100     1.913 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.511     2.424    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/RATE_DRP_DONE
    SLICE_X213Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.900     2.151    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X213Y228       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.086    
                         clock uncertainty            0.191     2.277    
    SLICE_X213Y228       FDRE (Hold_fdre_C_D)         0.032     2.309    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.507%)  route 0.506ns (83.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.708     1.825    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X214Y209       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y209       FDRE (Prop_fdre_C_Q)         0.100     1.925 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.506     2.431    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/RATE_DRP_DONE
    SLICE_X213Y215       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.906     2.157    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X213Y215       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.092    
                         clock uncertainty            0.191     2.283    
    SLICE_X213Y215       FDRE (Hold_fdre_C_D)         0.032     2.315    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.118ns (19.415%)  route 0.490ns (80.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.689     1.806    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X216Y261       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y261       FDRE (Prop_fdre_C_Q)         0.118     1.924 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.490     2.414    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X217Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.886     2.137    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.072    
                         clock uncertainty            0.191     2.263    
    SLICE_X217Y273       FDRE (Hold_fdre_C_D)         0.032     2.295    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.216ns (16.186%)  route 1.118ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 7.576 - 4.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.350     3.846    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X193Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y233       FDRE (Prop_fdre_C_Q)         0.216     4.062 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.118     5.180    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X210Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.252     7.576    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X210Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.084     7.660    
                         clock uncertainty           -0.185     7.475    
    SLICE_X210Y248       FDRE (Setup_fdre_C_D)        0.033     7.508    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.574%)  route 0.823ns (76.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.350     3.846    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y233       FDRE (Prop_fdre_C_Q)         0.254     4.100 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.823     4.923    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X206Y235       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.245     7.569    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X206Y235       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.084     7.653    
                         clock uncertainty           -0.185     7.468    
    SLICE_X206Y235       FDRE (Setup_fdre_C_D)        0.033     7.501    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.118ns (19.141%)  route 0.498ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.693     1.810    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y233       FDRE (Prop_fdre_C_Q)         0.118     1.928 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.498     2.426    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X206Y235       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.905     2.156    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X206Y235       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.091    
                         clock uncertainty            0.185     2.276    
    SLICE_X206Y235       FDRE (Hold_fdre_C_D)         0.066     2.342    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.100ns (13.360%)  route 0.648ns (86.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.693     1.810    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X193Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y233       FDRE (Prop_fdre_C_Q)         0.100     1.910 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.648     2.558    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X210Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.913     2.164    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X210Y248       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.099    
                         clock uncertainty            0.185     2.284    
    SLICE_X210Y248       FDRE (Hold_fdre_C_D)         0.067     2.351    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.815ns (37.009%)  route 1.387ns (62.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 7.559 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.729     4.598 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.165     5.763    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X193Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.806 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.222     6.029    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X192Y233       LUT6 (Prop_lut6_I0_O)        0.043     6.072 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     6.072    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.235     7.559    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.084     7.643    
                         clock uncertainty           -0.191     7.452    
    SLICE_X192Y233       FDRE (Setup_fdre_C_D)        0.064     7.516    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.336ns (29.835%)  route 0.790ns (70.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.691     1.808    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.088 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.675     2.763    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X193Y232       LUT6 (Prop_lut6_I3_O)        0.028     2.791 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.115     2.907    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X192Y233       LUT6 (Prop_lut6_I0_O)        0.028     2.935 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     2.935    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.896     2.147    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.191     2.273    
    SLICE_X192Y233       FDRE (Hold_fdre_C_D)         0.087     2.360    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.574    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.815ns (37.009%)  route 1.387ns (62.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 7.559 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.373     3.869    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.729     4.598 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.165     5.763    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X193Y232       LUT6 (Prop_lut6_I3_O)        0.043     5.806 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.222     6.029    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X192Y233       LUT6 (Prop_lut6_I0_O)        0.043     6.072 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     6.072    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.235     7.559    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.084     7.643    
                         clock uncertainty           -0.185     7.458    
    SLICE_X192Y233       FDRE (Setup_fdre_C_D)        0.064     7.522    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  1.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.336ns (29.835%)  route 0.790ns (70.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.691     1.808    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.088 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.675     2.763    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X193Y232       LUT6 (Prop_lut6_I3_O)        0.028     2.791 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.115     2.907    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X192Y233       LUT6 (Prop_lut6_I0_O)        0.028     2.935 r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     2.935    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.896     2.147    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/CLK_USERCLK2
    SLICE_X192Y233       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.185     2.267    
    SLICE_X192Y233       FDRE (Hold_fdre_C_D)         0.087     2.354    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.581    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.360ns (16.801%)  route 1.783ns (83.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 7.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.357     3.853    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y229       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y229       FDRE (Prop_fdre_C_Q)         0.198     4.051 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.698     4.749    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_966
    SLICE_X213Y243       LUT4 (Prop_lut4_I2_O)        0.119     4.868 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.726     5.594    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X213Y274       LUT5 (Prop_lut5_I4_O)        0.043     5.637 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.359     5.996    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y274       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.230     7.554    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.084     7.638    
                         clock uncertainty           -0.191     7.447    
    SLICE_X211Y274       FDPE (Recov_fdpe_C_PRE)     -0.171     7.276    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                          7.276    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.360ns (16.801%)  route 1.783ns (83.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 7.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.357     3.853    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y229       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y229       FDRE (Prop_fdre_C_Q)         0.198     4.051 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.698     4.749    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_966
    SLICE_X213Y243       LUT4 (Prop_lut4_I2_O)        0.119     4.868 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.726     5.594    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X213Y274       LUT5 (Prop_lut5_I4_O)        0.043     5.637 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.359     5.996    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y274       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.230     7.554    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.084     7.638    
                         clock uncertainty           -0.191     7.447    
    SLICE_X211Y274       FDPE (Recov_fdpe_C_PRE)     -0.171     7.276    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                          7.276    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  1.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.157ns (24.510%)  route 0.484ns (75.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.679     1.796    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/CLK_RXUSRCLK
    SLICE_X215Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y273       FDRE (Prop_fdre_C_Q)         0.091     1.887 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.302     2.189    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/out
    SLICE_X213Y274       LUT5 (Prop_lut5_I1_O)        0.066     2.255 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.181     2.437    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y274       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.883     2.134    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.069    
                         clock uncertainty            0.191     2.260    
    SLICE_X211Y274       FDPE (Remov_fdpe_C_PRE)     -0.072     2.188    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.157ns (24.510%)  route 0.484ns (75.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.679     1.796    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/CLK_RXUSRCLK
    SLICE_X215Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y273       FDRE (Prop_fdre_C_Q)         0.091     1.887 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.302     2.189    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/out
    SLICE_X213Y274       LUT5 (Prop_lut5_I1_O)        0.066     2.255 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.181     2.437    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y274       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.883     2.134    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.069    
                         clock uncertainty            0.191     2.260    
    SLICE_X211Y274       FDPE (Remov_fdpe_C_PRE)     -0.072     2.188    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.360ns (16.801%)  route 1.783ns (83.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 7.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.357     3.853    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y229       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y229       FDRE (Prop_fdre_C_Q)         0.198     4.051 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.698     4.749    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_966
    SLICE_X213Y243       LUT4 (Prop_lut4_I2_O)        0.119     4.868 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.726     5.594    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X213Y274       LUT5 (Prop_lut5_I4_O)        0.043     5.637 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.359     5.996    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y274       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.230     7.554    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.084     7.638    
                         clock uncertainty           -0.185     7.453    
    SLICE_X211Y274       FDPE (Recov_fdpe_C_PRE)     -0.171     7.282    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.360ns (16.801%)  route 1.783ns (83.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 7.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        1.357     3.853    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y229       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y229       FDRE (Prop_fdre_C_Q)         0.198     4.051 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.698     4.749    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_966
    SLICE_X213Y243       LUT4 (Prop_lut4_I2_O)        0.119     4.868 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.726     5.594    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X213Y274       LUT5 (Prop_lut5_I4_O)        0.043     5.637 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.359     5.996    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y274       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.230     7.554    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.084     7.638    
                         clock uncertainty           -0.185     7.453    
    SLICE_X211Y274       FDPE (Recov_fdpe_C_PRE)     -0.171     7.282    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  1.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.157ns (24.510%)  route 0.484ns (75.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.679     1.796    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/CLK_RXUSRCLK
    SLICE_X215Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y273       FDRE (Prop_fdre_C_Q)         0.091     1.887 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.302     2.189    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/out
    SLICE_X213Y274       LUT5 (Prop_lut5_I1_O)        0.066     2.255 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.181     2.437    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y274       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.883     2.134    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.069    
                         clock uncertainty            0.185     2.254    
    SLICE_X211Y274       FDPE (Remov_fdpe_C_PRE)     -0.072     2.182    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.157ns (24.510%)  route 0.484ns (75.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2685, routed)        0.679     1.796    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/CLK_RXUSRCLK
    SLICE_X215Y273       FDRE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y273       FDRE (Prop_fdre_C_Q)         0.091     1.887 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.302     2.189    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/out
    SLICE_X213Y274       LUT5 (Prop_lut5_I1_O)        0.066     2.255 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.181     2.437    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y274       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.883     2.134    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.069    
                         clock uncertainty            0.185     2.254    
    SLICE_X211Y274       FDPE (Remov_fdpe_C_PRE)     -0.072     2.182    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.216ns (6.878%)  route 2.924ns (93.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 7.403 - 4.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.251     3.747    xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X170Y277       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y277       FDPE (Prop_fdpe_C_Q)         0.216     3.963 f  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=128, routed)         2.924     6.887    xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X159Y244       FDCE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.079     7.403    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/C
                         clock pessimism              0.172     7.575    
                         clock uncertainty           -0.065     7.510    
    SLICE_X159Y244       FDCE (Recov_fdce_C_CLR)     -0.206     7.304    xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.216ns (6.878%)  route 2.924ns (93.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 7.403 - 4.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.251     3.747    xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X170Y277       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y277       FDPE (Prop_fdpe_C_Q)         0.216     3.963 f  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=128, routed)         2.924     6.887    xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X159Y244       FDCE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.079     7.403    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/C
                         clock pessimism              0.172     7.575    
                         clock uncertainty           -0.065     7.510    
    SLICE_X159Y244       FDCE (Recov_fdce_C_CLR)     -0.206     7.304    xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.216ns (6.878%)  route 2.924ns (93.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 7.403 - 4.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.251     3.747    xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X170Y277       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y277       FDPE (Prop_fdpe_C_Q)         0.216     3.963 f  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=128, routed)         2.924     6.887    xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X159Y244       FDCE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.079     7.403    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                         clock pessimism              0.172     7.575    
                         clock uncertainty           -0.065     7.510    
    SLICE_X159Y244       FDCE (Recov_fdce_C_CLR)     -0.206     7.304    xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.216ns (7.520%)  route 2.656ns (92.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 7.323 - 4.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.251     3.747    xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X170Y277       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y277       FDPE (Prop_fdpe_C_Q)         0.216     3.963 f  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=128, routed)         2.656     6.619    xdma_0_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X123Y289       FDCE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.999     7.323    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X123Y289       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/C
                         clock pessimism              0.249     7.572    
                         clock uncertainty           -0.065     7.507    
    SLICE_X123Y289       FDCE (Recov_fdce_C_CLR)     -0.206     7.301    xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          7.301    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.259ns (10.021%)  route 2.326ns (89.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 7.311 - 4.000 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.193     3.689    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y244       FDCE (Prop_fdce_C_Q)         0.216     3.905 r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=2, routed)           0.195     4.100    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X159Y244       LUT1 (Prop_lut1_I0_O)        0.043     4.143 f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1/O
                         net (fo=26, routed)          2.131     6.274    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1_n_0
    SLICE_X119Y275       FDPE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.987     7.311    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X119Y275       FDPE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/C
                         clock pessimism              0.172     7.483    
                         clock uncertainty           -0.065     7.418    
    SLICE_X119Y275       FDPE (Recov_fdpe_C_PRE)     -0.171     7.247    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.259ns (10.021%)  route 2.326ns (89.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 7.311 - 4.000 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.193     3.689    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y244       FDCE (Prop_fdce_C_Q)         0.216     3.905 r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=2, routed)           0.195     4.100    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X159Y244       LUT1 (Prop_lut1_I0_O)        0.043     4.143 f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1/O
                         net (fo=26, routed)          2.131     6.274    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1_n_0
    SLICE_X119Y275       FDPE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.987     7.311    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X119Y275       FDPE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/C
                         clock pessimism              0.172     7.483    
                         clock uncertainty           -0.065     7.418    
    SLICE_X119Y275       FDPE (Recov_fdpe_C_PRE)     -0.171     7.247    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.760ns (29.062%)  route 1.855ns (70.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 7.452 - 4.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.366     3.862    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK2
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGHOTRESETOUT)
                                                      0.717     4.579 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGHOTRESETOUT
                         net (fo=1, routed)           0.703     5.282    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/cfg_hot_reset_out
    SLICE_X194Y263       LUT2 (Prop_lut2_I1_O)        0.043     5.325 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           1.152     6.478    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i_n_1671
    SLICE_X170Y277       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.128     7.452    xdma_0_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X170Y277       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                         clock pessimism              0.249     7.701    
                         clock uncertainty           -0.065     7.636    
    SLICE_X170Y277       FDPE (Recov_fdpe_C_PRE)     -0.171     7.465    xdma_0_i/inst/pcie3_ip_i/inst/user_reset_reg
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.259ns (10.214%)  route 2.277ns (89.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 7.322 - 4.000 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.193     3.689    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y244       FDCE (Prop_fdce_C_Q)         0.216     3.905 r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=2, routed)           0.195     4.100    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X159Y244       LUT1 (Prop_lut1_I0_O)        0.043     4.143 f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1/O
                         net (fo=26, routed)          2.082     6.225    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1_n_0
    SLICE_X115Y256       FDPE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.998     7.322    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X115Y256       FDPE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/C
                         clock pessimism              0.172     7.494    
                         clock uncertainty           -0.065     7.429    
    SLICE_X115Y256       FDPE (Recov_fdpe_C_PRE)     -0.171     7.258    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.259ns (10.214%)  route 2.277ns (89.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 7.322 - 4.000 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.193     3.689    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y244       FDCE (Prop_fdce_C_Q)         0.216     3.905 r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=2, routed)           0.195     4.100    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X159Y244       LUT1 (Prop_lut1_I0_O)        0.043     4.143 f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1/O
                         net (fo=26, routed)          2.082     6.225    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1_n_0
    SLICE_X115Y256       FDPE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.998     7.322    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X115Y256       FDPE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/C
                         clock pessimism              0.172     7.494    
                         clock uncertainty           -0.065     7.429    
    SLICE_X115Y256       FDPE (Recov_fdpe_C_PRE)     -0.171     7.258    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.259ns (10.546%)  route 2.197ns (89.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 7.322 - 4.000 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       1.193     3.689    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y244       FDCE (Prop_fdce_C_Q)         0.216     3.905 r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=2, routed)           0.195     4.100    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X159Y244       LUT1 (Prop_lut1_I0_O)        0.043     4.143 f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1/O
                         net (fo=26, routed)          2.002     6.145    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1_n_0
    SLICE_X115Y257       FDPE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.960 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292     6.252    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.998     7.322    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X115Y257       FDPE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5/C
                         clock pessimism              0.172     7.494    
                         clock uncertainty           -0.065     7.429    
    SLICE_X115Y257       FDPE (Recov_fdpe_C_PRE)     -0.171     7.258    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.100ns (53.634%)  route 0.086ns (46.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.677     1.794    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y274       FDPE (Prop_fdpe_C_Q)         0.100     1.894 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           0.086     1.980    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/Q[0]
    SLICE_X211Y273       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.884     2.135    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X211Y273       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.329     1.806    
    SLICE_X211Y273       FDPE (Remov_fdpe_C_PRE)     -0.072     1.734    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.100ns (53.634%)  route 0.086ns (46.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.677     1.794    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/CLK_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y274       FDPE (Prop_fdpe_C_Q)         0.100     1.894 f  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           0.086     1.980    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/Q[0]
    SLICE_X211Y273       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.884     2.135    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X211Y273       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.329     1.806    
    SLICE_X211Y273       FDPE (Remov_fdpe_C_PRE)     -0.072     1.734    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.764%)  route 0.186ns (61.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X212Y263       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDPE (Prop_fdpe_C_Q)         0.118     1.921 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=13, routed)          0.186     2.107    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X210Y261       FDCE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.897     2.148    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X210Y261       FDCE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X210Y261       FDCE (Remov_fdce_C_CLR)     -0.050     1.769    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.764%)  route 0.186ns (61.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X212Y263       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDPE (Prop_fdpe_C_Q)         0.118     1.921 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=13, routed)          0.186     2.107    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X210Y261       FDCE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.897     2.148    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X210Y261       FDCE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X210Y261       FDCE (Remov_fdce_C_CLR)     -0.050     1.769    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.764%)  route 0.186ns (61.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X212Y263       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDPE (Prop_fdpe_C_Q)         0.118     1.921 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=13, routed)          0.186     2.107    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X210Y261       FDCE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.897     2.148    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X210Y261       FDCE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X210Y261       FDCE (Remov_fdce_C_CLR)     -0.050     1.769    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.764%)  route 0.186ns (61.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X212Y263       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDPE (Prop_fdpe_C_Q)         0.118     1.921 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=13, routed)          0.186     2.107    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X210Y261       FDPE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.897     2.148    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X210Y261       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X210Y261       FDPE (Remov_fdpe_C_PRE)     -0.052     1.767    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.307%)  route 0.182ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X212Y263       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDPE (Prop_fdpe_C_Q)         0.118     1.921 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=13, routed)          0.182     2.103    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X211Y260       FDCE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.897     2.148    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X211Y260       FDCE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X211Y260       FDCE (Remov_fdce_C_CLR)     -0.069     1.750    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.307%)  route 0.182ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X212Y263       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDPE (Prop_fdpe_C_Q)         0.118     1.921 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=13, routed)          0.182     2.103    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X211Y260       FDCE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.897     2.148    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X211Y260       FDCE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X211Y260       FDCE (Remov_fdce_C_CLR)     -0.069     1.750    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.307%)  route 0.182ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.686     1.803    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X212Y263       FDPE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDPE (Prop_fdpe_C_Q)         0.118     1.921 f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=13, routed)          0.182     2.103    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X211Y260       FDCE                                         f  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.897     2.148    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/CLK_USERCLK2
    SLICE_X211Y260       FDCE                                         r  xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X211Y260       FDCE (Remov_fdce_C_CLR)     -0.069     1.750    xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.894%)  route 0.201ns (61.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.596     1.713    xdma_0_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X159Y244       FDCE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y244       FDCE (Prop_fdce_C_Q)         0.100     1.813 r  xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=2, routed)           0.109     1.922    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X159Y244       LUT1 (Prop_lut1_I0_O)        0.028     1.950 f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1/O
                         net (fo=26, routed)          0.092     2.042    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff[2]_i_1_n_0
    SLICE_X158Y245       FDPE                                         f  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=21081, routed)       0.799     2.050    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X158Y245       FDPE                                         r  xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0]/C
                         clock pessimism             -0.323     1.727    
    SLICE_X158Y245       FDPE (Remov_fdpe_C_PRE)     -0.052     1.675    xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.367    





