<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AnodeDriver.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AnodeDriver.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AnodeDriver.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AnodeDriver.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AnodeDriver.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AnodeDriverClock.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AnodeDriverClock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AnodeDriverClock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AnodeDriverClock.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AnodeDriverClock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AnodeDriverClock.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AnodeDriverClock.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="AnodeDriverClock.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AnodeDriverClock.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AnodeDriverClock.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AnodeDriverClock.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="AnodeDriverClock.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AnodeDriverClock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AnodeDriverClock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AnodeDriverClock.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AnodeDriverClock.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AnodeDriverClock.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="AnodeDriverClock.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="AnodeDriverClock.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AnodeDriverClock.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AnodeDriverClock_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AnodeDriverClock_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AnodeDriverClock_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AnodeDriverClock_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AnodeDriverClock_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AnodeDriverClock_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AnodeDriverClock_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AnodeDriverClock_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AnodeDriverClock_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AnodeDriverClock_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AnodeDriverClock_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AnodeDriverClock_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="AnodeDriverClock_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="AnodeDriverClock_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AnodeDriverClock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AnodeDriver_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AnodeDriver_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AnodeDriver_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hex7Continuous.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hex7Continuous.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Hex7Continuous.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="anodedriverclock.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="anodedriverclock.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="anodedriverclock.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1382984112" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1382984112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382984112" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8741827853639297019" xil_pn:start_ts="1382984112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382984112" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6386593236291054931" xil_pn:start_ts="1382984112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382984112" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1382984112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382984112" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3842314069004339581" xil_pn:start_ts="1382984112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382984112" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1382984112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382984112" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="442931687764583965" xil_pn:start_ts="1382984112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383527830" xil_pn:in_ck="-6658660732233729394" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8151195749932464353" xil_pn:start_ts="1383527813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AnodeDriverClock.lso"/>
      <outfile xil_pn:name="AnodeDriverClock.ngc"/>
      <outfile xil_pn:name="AnodeDriverClock.ngr"/>
      <outfile xil_pn:name="AnodeDriverClock.prj"/>
      <outfile xil_pn:name="AnodeDriverClock.stx"/>
      <outfile xil_pn:name="AnodeDriverClock.syr"/>
      <outfile xil_pn:name="AnodeDriverClock.xst"/>
      <outfile xil_pn:name="AnodeDriverClock_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1382987138" xil_pn:in_ck="-819453681053431733" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1578259396649706497" xil_pn:start_ts="1382987138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382987143" xil_pn:in_ck="-4521472773300856880" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3166009077772846782" xil_pn:start_ts="1382987138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="AnodeDriverClock.bld"/>
      <outfile xil_pn:name="AnodeDriverClock.ngd"/>
      <outfile xil_pn:name="AnodeDriverClock_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1382987147" xil_pn:in_ck="-8644326005242441135" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1382987143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AnodeDriverClock.pcf"/>
      <outfile xil_pn:name="AnodeDriverClock_map.map"/>
      <outfile xil_pn:name="AnodeDriverClock_map.mrp"/>
      <outfile xil_pn:name="AnodeDriverClock_map.ncd"/>
      <outfile xil_pn:name="AnodeDriverClock_map.ngm"/>
      <outfile xil_pn:name="AnodeDriverClock_map.xrpt"/>
      <outfile xil_pn:name="AnodeDriverClock_summary.xml"/>
      <outfile xil_pn:name="AnodeDriverClock_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1382987159" xil_pn:in_ck="-7320811794282305942" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1382987147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AnodeDriverClock.ncd"/>
      <outfile xil_pn:name="AnodeDriverClock.pad"/>
      <outfile xil_pn:name="AnodeDriverClock.par"/>
      <outfile xil_pn:name="AnodeDriverClock.ptwx"/>
      <outfile xil_pn:name="AnodeDriverClock.unroutes"/>
      <outfile xil_pn:name="AnodeDriverClock.xpi"/>
      <outfile xil_pn:name="AnodeDriverClock_pad.csv"/>
      <outfile xil_pn:name="AnodeDriverClock_pad.txt"/>
      <outfile xil_pn:name="AnodeDriverClock_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1382987168" xil_pn:in_ck="-819453681053439358" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1382987159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AnodeDriverClock.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="anodedriverclock.bgn"/>
      <outfile xil_pn:name="anodedriverclock.bit"/>
      <outfile xil_pn:name="anodedriverclock.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1382987159" xil_pn:in_ck="616722473469683661" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1382987156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AnodeDriverClock.twr"/>
      <outfile xil_pn:name="AnodeDriverClock.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
