

================================================================
== Vitis HLS Report for 'ms_mergesort'
================================================================
* Date:           Thu Sep  1 11:41:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        merge_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.366 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_merge_1_fu_78  |merge_1  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mergesort_label1   |        ?|        ?|         ?|          -|          -|    11|        no|
        | + mergesort_label2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    186|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    -|     656|    839|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     823|   1112|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-------------+---------+----+-----+-----+-----+
    |      Instance     |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------+-------------+---------+----+-----+-----+-----+
    |BUS_A_s_axi_U      |BUS_A_s_axi  |        4|   0|  116|  110|    0|
    |grp_merge_1_fu_78  |merge_1      |        4|   0|  540|  729|    0|
    +-------------------+-------------+---------+----+-----+-----+-----+
    |Total              |             |        8|   0|  656|  839|    0|
    +-------------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_127_p2               |         +|   0|  0|  32|          32|          32|
    |i_fu_161_p2                      |         +|   0|  0|  39|          32|          32|
    |mid_fu_133_p2                    |         +|   0|  0|  32|          32|           2|
    |to_fu_139_p2                     |         +|   0|  0|  39|          32|          32|
    |icmp_ln43_fu_99_p2               |      icmp|   0|  0|  14|          21|           1|
    |icmp_ln44_fu_121_p2              |      icmp|   0|  0|  14|          21|           1|
    |icmp_ln48_fu_155_p2              |      icmp|   0|  0|  14|          21|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 186|         192|         102|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_ce0                   |   9|          2|    1|          2|
    |a_we0                   |   9|          2|    1|          2|
    |ap_NS_fsm               |  37|          7|    1|          7|
    |grp_merge_1_fu_78_stop  |  14|          3|   32|         96|
    |i_2_reg_66              |   9|          2|   32|         64|
    |m_reg_54                |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  87|         18|   99|        235|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |grp_merge_1_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_66                      |  32|   0|   32|          0|
    |icmp_ln48_reg_188               |   1|   0|    1|          0|
    |m_1_reg_169                     |  31|   0|   32|          1|
    |m_reg_54                        |  32|   0|   32|          0|
    |mid_reg_178                     |  32|   0|   32|          0|
    |to_reg_183                      |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 167|   0|  168|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   14|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   14|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 2 
4 --> 5 
5 --> 3 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %a, i32 666, i32 17, i32 1"   --->   Operation 9 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [merge/sort.c:43]   --->   Operation 13 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%m = phi i32 1, void, i32 %m_1, void"   --->   Operation 14 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %m, i32 11, i32 31" [merge/sort.c:43]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.44ns)   --->   "%icmp_ln43 = icmp_slt  i21 %tmp, i21 1" [merge/sort.c:43]   --->   Operation 16 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 17 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void, void" [merge/sort.c:43]   --->   Operation 18 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [merge/sort.c:36]   --->   Operation 19 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%m_1 = shl i32 %m, i32 1"   --->   Operation 20 'shl' 'm_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln44 = br void" [merge/sort.c:44]   --->   Operation 21 'br' 'br_ln44' <Predicate = (icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [merge/sort.c:56]   --->   Operation 22 'ret' 'ret_ln56' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.36>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_2 = phi i32 0, void, i32 %i, void"   --->   Operation 23 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %i_2, i32 11, i32 31" [merge/sort.c:44]   --->   Operation 24 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.44ns)   --->   "%icmp_ln44 = icmp_slt  i21 %tmp_1, i21 1" [merge/sort.c:44]   --->   Operation 25 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void, void" [merge/sort.c:44]   --->   Operation 26 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [merge/sort.c:36]   --->   Operation 27 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46 = add i32 %i_2, i32 %m" [merge/sort.c:46]   --->   Operation 28 'add' 'add_ln46' <Predicate = (icmp_ln44)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 29 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%mid = add i32 %add_ln46, i32 4294967295" [merge/sort.c:46]   --->   Operation 29 'add' 'mid' <Predicate = (icmp_ln44)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%to = add i32 %mid, i32 %m" [merge/sort.c:47]   --->   Operation 30 'add' 'to' <Predicate = (icmp_ln44)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %to, i32 11, i32 31" [merge/sort.c:48]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.44ns)   --->   "%icmp_ln48 = icmp_slt  i21 %tmp_2, i21 1" [merge/sort.c:48]   --->   Operation 32 'icmp' 'icmp_ln48' <Predicate = (icmp_ln44)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void, void" [merge/sort.c:48]   --->   Operation 33 'br' 'br_ln48' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln43 = br void" [merge/sort.c:43]   --->   Operation 34 'br' 'br_ln43' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 35 [2/2] (4.14ns)   --->   "%call_ln52 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 2048" [merge/sort.c:52]   --->   Operation 35 'call' 'call_ln52' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln52 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 2048" [merge/sort.c:52]   --->   Operation 36 'call' 'call_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln49 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 %to" [merge/sort.c:49]   --->   Operation 38 'call' 'call_ln49' <Predicate = (icmp_ln48)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln50 = br void" [merge/sort.c:50]   --->   Operation 39 'br' 'br_ln50' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.55ns)   --->   "%i = add i32 %m_1, i32 %i_2" [merge/sort.c:44]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln44 = br void" [merge/sort.c:44]   --->   Operation 41 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.14>
ST_6 : Operation 42 [2/2] (4.14ns)   --->   "%call_ln49 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 %to" [merge/sort.c:49]   --->   Operation 42 'call' 'call_ln49' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
empty             (specmemcore      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln43           (br               ) [ 0111111]
m                 (phi              ) [ 0011111]
tmp               (partselect       ) [ 0000000]
icmp_ln43         (icmp             ) [ 0011111]
empty_15          (speclooptripcount) [ 0000000]
br_ln43           (br               ) [ 0000000]
specloopname_ln36 (specloopname     ) [ 0000000]
m_1               (shl              ) [ 0111111]
br_ln44           (br               ) [ 0011111]
ret_ln56          (ret              ) [ 0000000]
i_2               (phi              ) [ 0001111]
tmp_1             (partselect       ) [ 0000000]
icmp_ln44         (icmp             ) [ 0011111]
br_ln44           (br               ) [ 0000000]
specloopname_ln36 (specloopname     ) [ 0000000]
add_ln46          (add              ) [ 0000000]
mid               (add              ) [ 0000111]
to                (add              ) [ 0000111]
tmp_2             (partselect       ) [ 0000000]
icmp_ln48         (icmp             ) [ 0011111]
br_ln48           (br               ) [ 0000000]
br_ln43           (br               ) [ 0111111]
call_ln52         (call             ) [ 0000000]
br_ln0            (br               ) [ 0000000]
call_ln49         (call             ) [ 0000000]
br_ln50           (br               ) [ 0000000]
i                 (add              ) [ 0011111]
br_ln44           (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge.1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1005" name="m_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="1"/>
<pin id="56" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="m_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="66" class="1005" name="i_2_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="1"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_2_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="32" slack="1"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_merge_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="0" index="3" bw="32" slack="1"/>
<pin id="83" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/4 call_ln49/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="21" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="0" index="3" bw="6" slack="0"/>
<pin id="94" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln43_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="21" slack="0"/>
<pin id="101" dir="0" index="1" bw="21" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="m_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="21" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="0" index="3" bw="6" slack="0"/>
<pin id="116" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln44_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="21" slack="0"/>
<pin id="123" dir="0" index="1" bw="21" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln46_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="mid_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mid/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="to_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="to/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="21" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="0" index="3" bw="6" slack="0"/>
<pin id="150" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln48_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="21" slack="0"/>
<pin id="157" dir="0" index="1" bw="21" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="3"/>
<pin id="163" dir="0" index="1" bw="32" slack="2"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="m_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="mid_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mid "/>
</bind>
</comp>

<comp id="183" class="1005" name="to_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="to "/>
</bind>
</comp>

<comp id="188" class="1005" name="icmp_ln48_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="2"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="58" pin="4"/><net_sink comp="54" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="70" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="85"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="66" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="58" pin="4"/><net_sink comp="89" pin=1"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="103"><net_src comp="89" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="58" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="70" pin="4"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="125"><net_src comp="111" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="70" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="54" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="54" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="159"><net_src comp="145" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="66" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="105" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="181"><net_src comp="133" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="186"><net_src comp="139" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="191"><net_src comp="155" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="161" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {4 5 6 }
 - Input state : 
	Port: ms_mergesort : a | {4 5 6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		icmp_ln43 : 2
		br_ln43 : 3
		m_1 : 1
	State 3
		tmp_1 : 1
		icmp_ln44 : 2
		br_ln44 : 3
		add_ln46 : 1
		mid : 2
		to : 3
		tmp_2 : 4
		icmp_ln48 : 5
		br_ln48 : 6
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|---------|
| Operation|  Functional Unit  |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|---------|
|   call   | grp_merge_1_fu_78 |    4    |  6.9485 |   860   |   567   |
|----------|-------------------|---------|---------|---------|---------|
|          |  add_ln46_fu_127  |    0    |    0    |    0    |    32   |
|    add   |     mid_fu_133    |    0    |    0    |    0    |    32   |
|          |     to_fu_139     |    0    |    0    |    0    |    39   |
|          |      i_fu_161     |    0    |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|---------|
|          |  icmp_ln43_fu_99  |    0    |    0    |    0    |    14   |
|   icmp   |  icmp_ln44_fu_121 |    0    |    0    |    0    |    14   |
|          |  icmp_ln48_fu_155 |    0    |    0    |    0    |    14   |
|----------|-------------------|---------|---------|---------|---------|
|          |     tmp_fu_89     |    0    |    0    |    0    |    0    |
|partselect|    tmp_1_fu_111   |    0    |    0    |    0    |    0    |
|          |    tmp_2_fu_145   |    0    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|---------|
|    shl   |     m_1_fu_105    |    0    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|---------|
|   Total  |                   |    4    |  6.9485 |   860   |   751   |
|----------|-------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_2_reg_66   |   32   |
|    i_reg_192    |   32   |
|icmp_ln48_reg_188|    1   |
|   m_1_reg_169   |   32   |
|     m_reg_54    |   32   |
|   mid_reg_178   |   32   |
|    to_reg_183   |   32   |
+-----------------+--------+
|      Total      |   193  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|      m_reg_54     |  p0  |   2  |  32  |   64   ||    9    |
|     i_2_reg_66    |  p0  |   2  |  32  |   64   ||    9    |
| grp_merge_1_fu_78 |  p4  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    6   |   860  |   751  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   193  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   11   |  1053  |   778  |
+-----------+--------+--------+--------+--------+
