0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sim_1/imports/tb/tb_aes.v,1596275339,verilog,,,,tb_aes,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sim_1/imports/tb/tb_aes_core.v,1596011391,verilog,,,,tb_aes_core,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sim_1/new/Testbench.v,1596208329,verilog,,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,testbench,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/AES-on-FPGA.srcs/sources_1/new/AES_TOP.v,1596015171,verilog,,,,AES_TOP,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes.v,1596252450,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_core.v,,aes,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_core.v,1596251310,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_encipher_block.v,,aes_core,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_decipher_block.v,1596011391,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_encipher_block.v,,aes_decipher_block,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_encipher_block.v,1596011391,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_key_mem.v,,aes_encipher_block,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_inv_sbox.v,1596011391,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_key_mem.v,,aes_inv_sbox,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_key_mem.v,1596013427,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_sbox.v,,aes_key_mem,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/imports/rtl/aes_sbox.v,1596011391,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sim_1/imports/tb/tb_aes.v,,aes_sbox,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/AddRoundKey.v,1596207256,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/ByteSub.v,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,AddRoundKey,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/ByteSub.v,1596206292,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/DataMap.v,,ByteSub,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,1596207581,verilog,,,,,,,,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/DataMap.v,1596207672,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/KeyExpander.v,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,DataMap,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/KeyExpander.v,1596207971,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/KeyMap.v,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,KeyExpander,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/KeyMap.v,1596206860,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/KeySelector.v,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,KeyMap,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/KeySelector.v,1596206910,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/MixColumn.v,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,KeySelector,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/MixColumn.v,1596207762,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Rijndael.v,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,MixColumn,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Rijndael.v,1596207063,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/ShiftRow.v,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,Rijndael,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/ShiftRow.v,1596207437,verilog,,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sim_1/new/Testbench.v,C:/Users/Kevin/Documents/GitHub/AES-on-FPGA/AES_on_FPGA.srcs/sources_1/new/Constants.v,ShiftRow,,,../../../../AES_on_FPGA.srcs/sources_1/new,,,,,
