Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 20a5da7e8be3489ca9109b6988df2a59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.design_1_Instruction_Decoder_0_0
Compiling module xil_defaultlib.Register_A
Compiling module xil_defaultlib.design_1_Register_A_0_0
Compiling module xil_defaultlib.Register_B
Compiling module xil_defaultlib.design_1_Register_B_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
