// Seed: 3812418331
module module_0 (
    input wor id_0,
    output wire id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6
);
  tri0 id_8, id_9;
  always @(negedge id_4) id_1 = 1;
  always $display;
  assign id_9 = id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    output uwire id_8
);
  assign id_8 = 1'b0;
  module_0(
      id_3, id_1, id_1, id_0, id_5, id_3, id_6
  );
endmodule
