// Seed: 3700084161
module module_0;
  supply0 id_1, id_2;
  wor id_3;
  assign id_1 = -1;
  tri id_5, id_6;
  id_7 :
  assert property (@(id_3) 1'b0) id_6 = id_1;
  tri0 id_8, id_9, id_10, id_11, id_12;
  assign id_7 = -1;
  assign id_2 = id_3 - id_3;
  wor id_13, id_14, id_15 = id_15, id_16;
  assign id_15 = id_12;
  assign id_3  = id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 ();
endmodule
