
Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Feb 18 15:39:00 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

17 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.251ns (weighted slack = 56.275ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        r_globalRST  (to i_clk_c +)

   Delay:               2.576ns  (15.9% logic, 84.1% route), 1 logic levels.

 Constraint Details:

      2.576ns physical path delay Comand/SLICE_226 to SLICE_465 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 83.333ns)
      3.333ns delay constraint less
      0.085ns skew and
     -1.882ns feedback compensation and
      0.303ns M_SET requirement (totaling 4.827ns) by 2.251ns

 Physical Path Details:

      Data path Comand/SLICE_226 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C18B.CLK to     R14C18B.Q0 Comand/SLICE_226 (from w_CLK_100MHZ)
ROUTE        18     2.167     R14C18B.Q0 to     R14C20B.M0 o_test2_c (to i_clk_c)
                  --------
                    2.576   (15.9% logic, 84.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C18B.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     2.565       C8.PADDI to    R14C20B.CLK i_clk_c
                  --------
                    3.937   (34.8% logic, 65.2% route), 1 logic levels.

Report:   36.966MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "PIXCLK" 24.000000 MHz ;
            699 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 31.463ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:              10.054ns  (42.0% logic, 58.0% route), 11 logic levels.

 Constraint Details:

     10.054ns physical path delay u_colorbar_gen/SLICE_360 to u_colorbar_gen/SLICE_358 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.463ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_360 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C18D.CLK to     R15C18D.Q0 u_colorbar_gen/SLICE_360 (from PIXCLK)
ROUTE         6     2.021     R15C18D.Q0 to     R14C19B.B1 u_colorbar_gen/pixcnt[4]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 u_colorbar_gen/SLICE_481
ROUTE         2     0.664     R14C19B.F1 to     R14C20C.C1 u_colorbar_gen/g3_1_0
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R11C22B.FCI to     R11C22B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.954     R11C22B.F0 to     R12C21D.C0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R12C21D.C0 to     R12C21D.F0 u_colorbar_gen/SLICE_358
ROUTE         1     0.000     R12C21D.F0 to    R12C21D.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                   10.054   (42.0% logic, 58.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C18D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.506ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:              10.011ns  (40.7% logic, 59.3% route), 10 logic levels.

 Constraint Details:

     10.011ns physical path delay u_colorbar_gen/SLICE_360 to u_colorbar_gen/SLICE_357 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.506ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_360 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C18D.CLK to     R15C18D.Q0 u_colorbar_gen/SLICE_360 (from PIXCLK)
ROUTE         6     2.021     R15C18D.Q0 to     R14C19B.B1 u_colorbar_gen/pixcnt[4]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 u_colorbar_gen/SLICE_481
ROUTE         2     0.664     R14C19B.F1 to     R14C20C.C1 u_colorbar_gen/g3_1_0
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R11C22A.FCI to     R11C22A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     1.057     R11C22A.F0 to     R12C21A.C1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R12C21A.C1 to     R12C21A.F1 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R12C21A.F1 to    R12C21A.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                   10.011   (40.7% logic, 59.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C18D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[9]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.915ns  (42.6% logic, 57.4% route), 11 logic levels.

 Constraint Details:

      9.915ns physical path delay u_colorbar_gen/SLICE_362 to u_colorbar_gen/SLICE_358 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.602ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_362 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C19B.CLK to     R15C19B.Q0 u_colorbar_gen/SLICE_362 (from PIXCLK)
ROUTE         7     1.656     R15C19B.Q0 to     R14C19A.B1 u_colorbar_gen/pixcnt[9]
CTOF_DEL    ---     0.452     R14C19A.B1 to     R14C19A.F1 u_colorbar_gen/SLICE_552
ROUTE         2     0.890     R14C19A.F1 to     R14C20C.B1 u_colorbar_gen/g0_0_1
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R11C22B.FCI to     R11C22B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.954     R11C22B.F0 to     R12C21D.C0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R12C21D.C0 to     R12C21D.F0 u_colorbar_gen/SLICE_358
ROUTE         1     0.000     R12C21D.F0 to    R12C21D.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.915   (42.6% logic, 57.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C19B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.645ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[9]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.872ns  (41.3% logic, 58.7% route), 10 logic levels.

 Constraint Details:

      9.872ns physical path delay u_colorbar_gen/SLICE_362 to u_colorbar_gen/SLICE_357 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.645ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_362 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C19B.CLK to     R15C19B.Q0 u_colorbar_gen/SLICE_362 (from PIXCLK)
ROUTE         7     1.656     R15C19B.Q0 to     R14C19A.B1 u_colorbar_gen/pixcnt[9]
CTOF_DEL    ---     0.452     R14C19A.B1 to     R14C19A.F1 u_colorbar_gen/SLICE_552
ROUTE         2     0.890     R14C19A.F1 to     R14C20C.B1 u_colorbar_gen/g0_0_1
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R11C22A.FCI to     R11C22A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     1.057     R11C22A.F0 to     R12C21A.C1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R12C21A.C1 to     R12C21A.F1 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R12C21A.F1 to    R12C21A.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.872   (41.3% logic, 58.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C19B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.744ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[6]  (to PIXCLK +)

   Delay:               9.773ns  (40.8% logic, 59.2% route), 9 logic levels.

 Constraint Details:

      9.773ns physical path delay u_colorbar_gen/SLICE_360 to u_colorbar_gen/SLICE_357 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.744ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_360 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C18D.CLK to     R15C18D.Q0 u_colorbar_gen/SLICE_360 (from PIXCLK)
ROUTE         6     2.021     R15C18D.Q0 to     R14C19B.B1 u_colorbar_gen/pixcnt[4]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 u_colorbar_gen/SLICE_481
ROUTE         2     0.664     R14C19B.F1 to     R14C20C.C1 u_colorbar_gen/g3_1_0
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R11C21D.FCI to     R11C21D.F1 u_colorbar_gen/SLICE_2
ROUTE         1     0.913     R11C21D.F1 to     R12C21A.D0 u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R12C21A.D0 to     R12C21A.F0 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R12C21A.F0 to    R12C21A.DI0 u_colorbar_gen/un65_linecnt[6] (to PIXCLK)
                  --------
                    9.773   (40.8% logic, 59.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C18D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.798ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.719ns  (43.5% logic, 56.5% route), 11 logic levels.

 Constraint Details:

      9.719ns physical path delay SLICE_361 to u_colorbar_gen/SLICE_358 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.798ns

 Physical Path Details:

      Data path SLICE_361 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16D.CLK to     R15C16D.Q0 SLICE_361 (from PIXCLK)
ROUTE         6     1.686     R15C16D.Q0 to     R14C19B.D1 u_colorbar_gen/pixcnt[6]
CTOF_DEL    ---     0.452     R14C19B.D1 to     R14C19B.F1 u_colorbar_gen/SLICE_481
ROUTE         2     0.664     R14C19B.F1 to     R14C20C.C1 u_colorbar_gen/g3_1_0
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R11C22B.FCI to     R11C22B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.954     R11C22B.F0 to     R12C21D.C0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R12C21D.C0 to     R12C21D.F0 u_colorbar_gen/SLICE_358
ROUTE         1     0.000     R12C21D.F0 to    R12C21D.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.719   (43.5% logic, 56.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C16D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.676ns  (42.1% logic, 57.9% route), 10 logic levels.

 Constraint Details:

      9.676ns physical path delay SLICE_361 to u_colorbar_gen/SLICE_357 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.841ns

 Physical Path Details:

      Data path SLICE_361 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16D.CLK to     R15C16D.Q0 SLICE_361 (from PIXCLK)
ROUTE         6     1.686     R15C16D.Q0 to     R14C19B.D1 u_colorbar_gen/pixcnt[6]
CTOF_DEL    ---     0.452     R14C19B.D1 to     R14C19B.F1 u_colorbar_gen/SLICE_481
ROUTE         2     0.664     R14C19B.F1 to     R14C20C.C1 u_colorbar_gen/g3_1_0
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R11C22A.FCI to     R11C22A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     1.057     R11C22A.F0 to     R12C21A.C1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R12C21A.C1 to     R12C21A.F1 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R12C21A.F1 to    R12C21A.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.676   (42.1% logic, 57.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C16D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[9]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[6]  (to PIXCLK +)

   Delay:               9.634ns  (41.3% logic, 58.7% route), 9 logic levels.

 Constraint Details:

      9.634ns physical path delay u_colorbar_gen/SLICE_362 to u_colorbar_gen/SLICE_357 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.883ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_362 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C19B.CLK to     R15C19B.Q0 u_colorbar_gen/SLICE_362 (from PIXCLK)
ROUTE         7     1.656     R15C19B.Q0 to     R14C19A.B1 u_colorbar_gen/pixcnt[9]
CTOF_DEL    ---     0.452     R14C19A.B1 to     R14C19A.F1 u_colorbar_gen/SLICE_552
ROUTE         2     0.890     R14C19A.F1 to     R14C20C.B1 u_colorbar_gen/g0_0_1
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R11C21D.FCI to     R11C21D.F1 u_colorbar_gen/SLICE_2
ROUTE         1     0.913     R11C21D.F1 to     R12C21A.D0 u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R12C21A.D0 to     R12C21A.F0 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R12C21A.F0 to    R12C21A.DI0 u_colorbar_gen/un65_linecnt[6] (to PIXCLK)
                  --------
                    9.634   (41.3% logic, 58.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C19B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.967ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.550ns  (44.2% logic, 55.8% route), 11 logic levels.

 Constraint Details:

      9.550ns physical path delay u_colorbar_gen/SLICE_355 to u_colorbar_gen/SLICE_358 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.967ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_355 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C21C.CLK to     R12C21C.Q0 u_colorbar_gen/SLICE_355 (from PIXCLK)
ROUTE         4     1.683     R12C21C.Q0 to     R12C20D.B1 u_colorbar_gen/linecnt[0]
CTOF_DEL    ---     0.452     R12C20D.B1 to     R12C20D.F1 u_colorbar_gen/SLICE_506
ROUTE         1     0.610     R12C20D.F1 to     R12C20C.B0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R12C20C.B0 to     R12C20C.F0 u_colorbar_gen/SLICE_410
ROUTE         1     0.742     R12C20C.F0 to     R14C20C.C0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R14C20C.C0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R11C22B.FCI to     R11C22B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.954     R11C22B.F0 to     R12C21D.C0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R12C21D.C0 to     R12C21D.F0 u_colorbar_gen/SLICE_358
ROUTE         1     0.000     R12C21D.F0 to    R12C21D.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.550   (44.2% logic, 55.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21C.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.973ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[3]  (to PIXCLK +)

   Delay:               9.544ns  (39.7% logic, 60.3% route), 8 logic levels.

 Constraint Details:

      9.544ns physical path delay u_colorbar_gen/SLICE_360 to u_colorbar_gen/SLICE_356 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.973ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_360 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C18D.CLK to     R15C18D.Q0 u_colorbar_gen/SLICE_360 (from PIXCLK)
ROUTE         6     2.021     R15C18D.Q0 to     R14C19B.B1 u_colorbar_gen/pixcnt[4]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 u_colorbar_gen/SLICE_481
ROUTE         2     0.664     R14C19B.F1 to     R14C20C.C1 u_colorbar_gen/g3_1_0
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.854     R14C20C.F1 to     R14C20C.A0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R14C20C.A0 to     R14C20C.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.338     R14C20C.F0 to     R11C21A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R11C21A.A0 to    R11C21A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOF0_DE  ---     0.517    R11C21C.FCI to     R11C21C.F0 u_colorbar_gen/SLICE_3
ROUTE         1     0.882     R11C21C.F0 to     R12C21B.B0 u_colorbar_gen/un2_linecnt_cry_3_0_S0
CTOF_DEL    ---     0.452     R12C21B.B0 to     R12C21B.F0 u_colorbar_gen/SLICE_356
ROUTE         1     0.000     R12C21B.F0 to    R12C21B.DI0 u_colorbar_gen/un65_linecnt[3] (to PIXCLK)
                  --------
                    9.544   (39.7% logic, 60.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R15C18D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.729     RPLL.CLKOP to    R12C21B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   98.001MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            2646 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.956ns (weighted slack = 14.780ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.741ns  (19.5% logic, 80.5% route), 3 logic levels.

 Constraint Details:

      6.741ns physical path delay Comand/SLICE_209 to SLICE_540 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 2.956ns

 Physical Path Details:

      Data path Comand/SLICE_209 to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.375     R11C17D.Q0 to      R9C11C.B1 Start_w
CTOF_DEL    ---     0.452      R9C11C.B1 to      R9C11C.F1 SLICE_549
ROUTE         2     1.542      R9C11C.F1 to      R7C10A.A0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452      R7C10A.A0 to      R7C10A.F0 Serial_busN/SLICE_165
ROUTE         2     0.511      R7C10A.F0 to      R7C10C.M0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.741   (19.5% logic, 80.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R7C10C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.985ns (weighted slack = 14.925ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_5_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.712ns  (26.3% logic, 73.7% route), 4 logic levels.

 Constraint Details:

      6.712ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_483 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 2.985ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_483:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     1.992     R11C17D.Q0 to       R8C8B.C1 Start_w
CTOF_DEL    ---     0.452       R8C8B.C1 to       R8C8B.F1 Serial_busN/SLICE_422
ROUTE         2     0.865       R8C8B.F1 to       R8C9B.A1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452       R8C9B.A1 to       R8C9B.F1 Serial_busN/SLICE_421
ROUTE         2     0.555       R8C9B.F1 to      R8C10B.D0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452      R8C10B.D0 to      R8C10B.F0 Serial_busN/SLICE_166
ROUTE         2     1.535      R8C10B.F0 to      R9C10D.M0 Serial_busN/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    6.712   (26.3% logic, 73.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_483:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R9C10D.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.218ns (weighted slack = 16.090ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_2_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.479ns  (20.3% logic, 79.7% route), 3 logic levels.

 Constraint Details:

      6.479ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_429 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.218ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.774     R11C17D.Q0 to      R9C13C.B1 Start_w
CTOF_DEL    ---     0.452      R9C13C.B1 to      R9C13C.F1 Serial_busP/SLICE_192
ROUTE         2     0.881      R9C13C.F1 to      R9C12A.A0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.452      R9C12A.A0 to      R9C12A.F0 Serial_busP/SLICE_186
ROUTE         2     0.511      R9C12A.F0 to      R9C12C.M0 Serial_busP/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    6.479   (20.3% logic, 79.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R9C12C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.240ns (weighted slack = 16.200ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_2_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.457ns  (20.3% logic, 79.7% route), 3 logic levels.

 Constraint Details:

      6.457ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_429 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.240ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.445     R11C17D.Q0 to     R10C14A.D0 Start_w
CTOF_DEL    ---     0.452     R10C14A.D0 to     R10C14A.F0 Serial_busP/SLICE_511
ROUTE         2     1.188     R10C14A.F0 to      R9C12A.B0 Serial_busP/o_0_sqmuxa
CTOF_DEL    ---     0.452      R9C12A.B0 to      R9C12A.F0 Serial_busP/SLICE_186
ROUTE         2     0.511      R9C12A.F0 to      R9C12C.M0 Serial_busP/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    6.457   (20.3% logic, 79.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R9C12C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.338ns (weighted slack = 16.690ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_3_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.359ns  (20.6% logic, 79.4% route), 3 logic levels.

 Constraint Details:

      6.359ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_428 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.338ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.774     R11C17D.Q0 to      R9C13C.B1 Start_w
CTOF_DEL    ---     0.452      R9C13C.B1 to      R9C13C.F1 Serial_busP/SLICE_192
ROUTE         2     0.392      R9C13C.F1 to      R9C13C.C0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.452      R9C13C.C0 to      R9C13C.F0 Serial_busP/SLICE_192
ROUTE         2     0.880      R9C13C.F0 to      R9C12B.M0 Serial_busP/un1_pars_11_axbxc3 (to w_CLK_20MHZ)
                  --------
                    6.359   (20.6% logic, 79.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R9C12B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.370ns (weighted slack = 16.850ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.327ns  (27.9% logic, 72.1% route), 4 logic levels.

 Constraint Details:

      6.327ns physical path delay Comand/SLICE_209 to SLICE_540 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.370ns

 Physical Path Details:

      Data path Comand/SLICE_209 to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     1.992     R11C17D.Q0 to       R8C8B.C1 Start_w
CTOF_DEL    ---     0.452       R8C8B.C1 to       R8C8B.F1 Serial_busN/SLICE_422
ROUTE         2     0.865       R8C8B.F1 to       R8C9B.A1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452       R8C9B.A1 to       R8C9B.F1 Serial_busN/SLICE_421
ROUTE         2     1.194       R8C9B.F1 to      R7C10A.B0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452      R7C10A.B0 to      R7C10A.F0 Serial_busN/SLICE_165
ROUTE         2     0.511      R7C10A.F0 to      R7C10C.M0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.327   (27.9% logic, 72.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R7C10C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.466ns (weighted slack = 17.330ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.231ns  (21.1% logic, 78.9% route), 3 logic levels.

 Constraint Details:

      6.231ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_496 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.466ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.445     R11C17D.Q0 to     R10C14A.D0 Start_w
CTOF_DEL    ---     0.452     R10C14A.D0 to     R10C14A.F0 Serial_busP/SLICE_511
ROUTE         2     0.962     R10C14A.F0 to     R10C11B.C0 Serial_busP/o_0_sqmuxa
CTOF_DEL    ---     0.452     R10C11B.C0 to     R10C11B.F0 Serial_busP/SLICE_190
ROUTE         2     0.511     R10C11B.F0 to     R10C11C.M0 Serial_busP/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.231   (21.1% logic, 78.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R10C11C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.551ns (weighted slack = 17.755ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.146ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.146ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_496 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.551ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     1.719     R11C17D.Q0 to      R9C12C.A1 Start_w
CTOF_DEL    ---     0.452      R9C12C.A1 to      R9C12C.F1 Serial_busP/SLICE_429
ROUTE         2     0.890      R9C12C.F1 to      R9C11C.B0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R9C11C.B0 to      R9C11C.F0 SLICE_549
ROUTE         2     1.261      R9C11C.F0 to     R10C11B.B0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452     R10C11B.B0 to     R10C11B.F0 Serial_busP/SLICE_190
ROUTE         2     0.511     R10C11B.F0 to     R10C11C.M0 Serial_busP/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.146   (28.7% logic, 71.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R10C11C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.553ns (weighted slack = 17.765ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.144ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.144ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_490 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.553ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     1.719     R11C17D.Q0 to      R9C12C.A1 Start_w
CTOF_DEL    ---     0.452      R9C12C.A1 to      R9C12C.F1 Serial_busP/SLICE_429
ROUTE         2     0.890      R9C12C.F1 to      R9C11C.B0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R9C11C.B0 to      R9C11C.F0 SLICE_549
ROUTE         2     1.259      R9C11C.F0 to     R10C12C.A0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452     R10C12C.A0 to     R10C12C.F0 Serial_busP/SLICE_191
ROUTE         2     0.511     R10C12C.F0 to     R10C12D.M0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    6.144   (28.7% logic, 71.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R10C12D.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.612ns (weighted slack = 18.060ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               6.238ns  (21.0% logic, 79.0% route), 3 logic levels.

 Constraint Details:

      6.238ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_165 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 3.612ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     3.375     R11C17D.Q0 to      R9C11C.B1 Start_w
CTOF_DEL    ---     0.452      R9C11C.B1 to      R9C11C.F1 SLICE_549
ROUTE         2     1.542      R9C11C.F1 to      R7C10A.A0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452      R7C10A.A0 to      R7C10A.F0 Serial_busN/SLICE_165
ROUTE         2     0.008      R7C10A.F0 to     R7C10A.DI0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.238   (21.0% logic, 79.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R7C10A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

Report:   28.393MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            635 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.108ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[20]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.742ns  (40.3% logic, 59.7% route), 7 logic levels.

 Constraint Details:

      7.742ns physical path delay Comand/SLICE_27 to Comand/SLICE_210 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.108ns

 Physical Path Details:

      Data path Comand/SLICE_27 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C20C.CLK to     R10C20C.Q1 Comand/SLICE_27 (from w_CLK_100MHZ)
ROUTE         5     1.273     R10C20C.Q1 to     R11C19B.A1 Comand/idle_start[20]
CTOF_DEL    ---     0.452     R11C19B.A1 to     R11C19B.F1 Comand/SLICE_440
ROUTE         1     0.854     R11C19B.F1 to     R11C19B.A0 Comand/r_init3_6
CTOF_DEL    ---     0.452     R11C19B.A0 to     R11C19B.F0 Comand/SLICE_440
ROUTE         1     0.839     R11C19B.F0 to     R11C17C.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R11C17C.D1 to     R11C17C.F1 Comand/SLICE_210
ROUTE         2     0.552     R11C17C.F1 to     R11C17D.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R11C17D.D1 to     R11C17D.F1 Comand/SLICE_209
ROUTE         3     0.559     R11C17D.F1 to     R11C17A.D1 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C17A.D1 to     R11C17A.F1 Comand/SLICE_431
ROUTE         1     0.544     R11C17A.F1 to     R11C17C.D0 Comand/State_sde_N_3L3
CTOF_DEL    ---     0.452     R11C17C.D0 to     R11C17C.F0 Comand/SLICE_210
ROUTE         1     0.000     R11C17C.F0 to    R11C17C.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    7.742   (40.3% logic, 59.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C20C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[9]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.733ns  (40.4% logic, 59.6% route), 7 logic levels.

 Constraint Details:

      7.733ns physical path delay Comand/SLICE_32 to Comand/SLICE_210 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.117ns

 Physical Path Details:

      Data path Comand/SLICE_32 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19B.CLK to     R10C19B.Q0 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         5     1.214     R10C19B.Q0 to     R12C19A.B1 Comand/idle_start[9]
CTOF_DEL    ---     0.452     R12C19A.B1 to     R12C19A.F1 Comand/SLICE_500
ROUTE         1     0.904     R12C19A.F1 to     R11C19B.B0 Comand/r_init3_13
CTOF_DEL    ---     0.452     R11C19B.B0 to     R11C19B.F0 Comand/SLICE_440
ROUTE         1     0.839     R11C19B.F0 to     R11C17C.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R11C17C.D1 to     R11C17C.F1 Comand/SLICE_210
ROUTE         2     0.552     R11C17C.F1 to     R11C17D.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R11C17D.D1 to     R11C17D.F1 Comand/SLICE_209
ROUTE         3     0.559     R11C17D.F1 to     R11C17A.D1 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C17A.D1 to     R11C17A.F1 Comand/SLICE_431
ROUTE         1     0.544     R11C17A.F1 to     R11C17C.D0 Comand/State_sde_N_3L3
CTOF_DEL    ---     0.452     R11C17C.D0 to     R11C17C.F0 Comand/SLICE_210
ROUTE         1     0.000     R11C17C.F0 to    R11C17C.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    7.733   (40.4% logic, 59.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C19B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[7]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.513ns  (35.5% logic, 64.5% route), 6 logic levels.

 Constraint Details:

      7.513ns physical path delay Comand/SLICE_33 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.238ns

 Physical Path Details:

      Data path Comand/SLICE_33 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19A.CLK to     R10C19A.Q0 Comand/SLICE_33 (from w_CLK_100MHZ)
ROUTE         3     0.691     R10C19A.Q0 to     R10C17B.C1 Comand/idle_start[7]
CTOF_DEL    ---     0.452     R10C17B.C1 to     R10C17B.F1 Comand/SLICE_435
ROUTE         3     1.651     R10C17B.F1 to     R12C19D.B0 Comand/r_init4_1
CTOF_DEL    ---     0.452     R12C19D.B0 to     R12C19D.F0 Comand/SLICE_434
ROUTE         1     0.544     R12C19D.F0 to     R12C19D.D1 Comand/r_init5lto19_d_0
CTOF_DEL    ---     0.452     R12C19D.D1 to     R12C19D.F1 Comand/SLICE_434
ROUTE         2     0.847     R12C19D.F1 to     R11C18B.D1 Comand/un1_r_init2_N_6L10
CTOF_DEL    ---     0.452     R11C18B.D1 to     R11C18B.F1 Comand/SLICE_441
ROUTE         1     0.541     R11C18B.F1 to     R11C17B.D0 Comand/Start_sd_1_sqmuxa_i_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 Comand/SLICE_550
ROUTE         1     0.570     R11C17B.F0 to     R11C17D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.513   (35.5% logic, 64.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C19A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[24]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.540ns  (41.4% logic, 58.6% route), 7 logic levels.

 Constraint Details:

      7.540ns physical path delay Comand/SLICE_25 to Comand/SLICE_210 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.310ns

 Physical Path Details:

      Data path Comand/SLICE_25 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C21A.CLK to     R10C21A.Q1 Comand/SLICE_25 (from w_CLK_100MHZ)
ROUTE         6     1.545     R10C21A.Q1 to     R11C17B.C1 Comand/idle_start[24]
CTOF_DEL    ---     0.452     R11C17B.C1 to     R11C17B.F1 Comand/SLICE_550
ROUTE         1     0.541     R11C17B.F1 to     R10C17C.D0 Comand/r_init3_9
CTOF_DEL    ---     0.452     R10C17C.D0 to     R10C17C.F0 Comand/SLICE_436
ROUTE         1     0.678     R10C17C.F0 to     R11C17C.C1 Comand/r_init3_18
CTOF_DEL    ---     0.452     R11C17C.C1 to     R11C17C.F1 Comand/SLICE_210
ROUTE         2     0.552     R11C17C.F1 to     R11C17D.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R11C17D.D1 to     R11C17D.F1 Comand/SLICE_209
ROUTE         3     0.559     R11C17D.F1 to     R11C17A.D1 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C17A.D1 to     R11C17A.F1 Comand/SLICE_431
ROUTE         1     0.544     R11C17A.F1 to     R11C17C.D0 Comand/State_sde_N_3L3
CTOF_DEL    ---     0.452     R11C17C.D0 to     R11C17C.F0 Comand/SLICE_210
ROUTE         1     0.000     R11C17C.F0 to    R11C17C.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    7.540   (41.4% logic, 58.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C21A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.320ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[20]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.431ns  (35.9% logic, 64.1% route), 6 logic levels.

 Constraint Details:

      7.431ns physical path delay Comand/SLICE_27 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.320ns

 Physical Path Details:

      Data path Comand/SLICE_27 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C20C.CLK to     R10C20C.Q1 Comand/SLICE_27 (from w_CLK_100MHZ)
ROUTE         5     1.273     R10C20C.Q1 to     R11C19B.A1 Comand/idle_start[20]
CTOF_DEL    ---     0.452     R11C19B.A1 to     R11C19B.F1 Comand/SLICE_440
ROUTE         1     0.854     R11C19B.F1 to     R11C19B.A0 Comand/r_init3_6
CTOF_DEL    ---     0.452     R11C19B.A0 to     R11C19B.F0 Comand/SLICE_440
ROUTE         1     0.839     R11C19B.F0 to     R11C17C.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R11C17C.D1 to     R11C17C.F1 Comand/SLICE_210
ROUTE         2     0.552     R11C17C.F1 to     R11C17D.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R11C17D.D1 to     R11C17D.F1 Comand/SLICE_209
ROUTE         3     0.674     R11C17D.F1 to     R11C17B.C0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C17B.C0 to     R11C17B.F0 Comand/SLICE_550
ROUTE         1     0.570     R11C17B.F0 to     R11C17D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.431   (35.9% logic, 64.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C20C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[9]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.422ns  (36.0% logic, 64.0% route), 6 logic levels.

 Constraint Details:

      7.422ns physical path delay Comand/SLICE_32 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.329ns

 Physical Path Details:

      Data path Comand/SLICE_32 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19B.CLK to     R10C19B.Q0 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         5     1.214     R10C19B.Q0 to     R12C19A.B1 Comand/idle_start[9]
CTOF_DEL    ---     0.452     R12C19A.B1 to     R12C19A.F1 Comand/SLICE_500
ROUTE         1     0.904     R12C19A.F1 to     R11C19B.B0 Comand/r_init3_13
CTOF_DEL    ---     0.452     R11C19B.B0 to     R11C19B.F0 Comand/SLICE_440
ROUTE         1     0.839     R11C19B.F0 to     R11C17C.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R11C17C.D1 to     R11C17C.F1 Comand/SLICE_210
ROUTE         2     0.552     R11C17C.F1 to     R11C17D.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R11C17D.D1 to     R11C17D.F1 Comand/SLICE_209
ROUTE         3     0.674     R11C17D.F1 to     R11C17B.C0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C17B.C0 to     R11C17B.F0 Comand/SLICE_550
ROUTE         1     0.570     R11C17B.F0 to     R11C17D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.422   (36.0% logic, 64.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C19B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.337ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[13]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.513ns  (41.5% logic, 58.5% route), 7 logic levels.

 Constraint Details:

      7.513ns physical path delay Comand/SLICE_30 to Comand/SLICE_210 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.337ns

 Physical Path Details:

      Data path Comand/SLICE_30 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 Comand/SLICE_30 (from w_CLK_100MHZ)
ROUTE         6     0.994     R10C19D.Q0 to     R12C19A.C1 Comand/idle_start[13]
CTOF_DEL    ---     0.452     R12C19A.C1 to     R12C19A.F1 Comand/SLICE_500
ROUTE         1     0.904     R12C19A.F1 to     R11C19B.B0 Comand/r_init3_13
CTOF_DEL    ---     0.452     R11C19B.B0 to     R11C19B.F0 Comand/SLICE_440
ROUTE         1     0.839     R11C19B.F0 to     R11C17C.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R11C17C.D1 to     R11C17C.F1 Comand/SLICE_210
ROUTE         2     0.552     R11C17C.F1 to     R11C17D.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R11C17D.D1 to     R11C17D.F1 Comand/SLICE_209
ROUTE         3     0.559     R11C17D.F1 to     R11C17A.D1 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C17A.D1 to     R11C17A.F1 Comand/SLICE_431
ROUTE         1     0.544     R11C17A.F1 to     R11C17C.D0 Comand/State_sde_N_3L3
CTOF_DEL    ---     0.452     R11C17C.D0 to     R11C17C.F0 Comand/SLICE_210
ROUTE         1     0.000     R11C17C.F0 to    R11C17C.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    7.513   (41.5% logic, 58.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C19D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.374ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[15]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.377ns  (36.2% logic, 63.8% route), 6 logic levels.

 Constraint Details:

      7.377ns physical path delay Comand/SLICE_29 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.374ns

 Physical Path Details:

      Data path Comand/SLICE_29 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C20A.CLK to     R10C20A.Q0 Comand/SLICE_29 (from w_CLK_100MHZ)
ROUTE         3     1.420     R10C20A.Q0 to     R11C19A.D1 Comand/idle_start[15]
CTOF_DEL    ---     0.452     R11C19A.D1 to     R11C19A.F1 Comand/SLICE_433
ROUTE         3     0.674     R11C19A.F1 to     R11C19D.C1 Comand/r_init4_2
CTOF_DEL    ---     0.452     R11C19D.C1 to     R11C19D.F1 Comand/SLICE_512
ROUTE         1     0.656     R11C19D.F1 to     R12C19D.C1 Comand/un1_r_init2_N_5L8
CTOF_DEL    ---     0.452     R12C19D.C1 to     R12C19D.F1 Comand/SLICE_434
ROUTE         2     0.847     R12C19D.F1 to     R11C18B.D1 Comand/un1_r_init2_N_6L10
CTOF_DEL    ---     0.452     R11C18B.D1 to     R11C18B.F1 Comand/SLICE_441
ROUTE         1     0.541     R11C18B.F1 to     R11C17B.D0 Comand/Start_sd_1_sqmuxa_i_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 Comand/SLICE_550
ROUTE         1     0.570     R11C17B.F0 to     R11C17D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.377   (36.2% logic, 63.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C20A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[6]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.376ns  (36.2% logic, 63.8% route), 6 logic levels.

 Constraint Details:

      7.376ns physical path delay Comand/SLICE_34 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.375ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C18D.CLK to     R10C18D.Q1 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         3     0.554     R10C18D.Q1 to     R10C17B.D1 Comand/idle_start[6]
CTOF_DEL    ---     0.452     R10C17B.D1 to     R10C17B.F1 Comand/SLICE_435
ROUTE         3     1.651     R10C17B.F1 to     R12C19D.B0 Comand/r_init4_1
CTOF_DEL    ---     0.452     R12C19D.B0 to     R12C19D.F0 Comand/SLICE_434
ROUTE         1     0.544     R12C19D.F0 to     R12C19D.D1 Comand/r_init5lto19_d_0
CTOF_DEL    ---     0.452     R12C19D.D1 to     R12C19D.F1 Comand/SLICE_434
ROUTE         2     0.847     R12C19D.F1 to     R11C18B.D1 Comand/un1_r_init2_N_6L10
CTOF_DEL    ---     0.452     R11C18B.D1 to     R11C18B.F1 Comand/SLICE_441
ROUTE         1     0.541     R11C18B.F1 to     R11C17B.D0 Comand/Start_sd_1_sqmuxa_i_1
CTOF_DEL    ---     0.452     R11C17B.D0 to     R11C17B.F0 Comand/SLICE_550
ROUTE         1     0.570     R11C17B.F0 to     R11C17D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.376   (36.2% logic, 63.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C18D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.413ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[21]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.437ns  (42.0% logic, 58.0% route), 7 logic levels.

 Constraint Details:

      7.437ns physical path delay Comand/SLICE_26 to Comand/SLICE_210 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.413ns

 Physical Path Details:

      Data path Comand/SLICE_26 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C20D.CLK to     R10C20D.Q0 Comand/SLICE_26 (from w_CLK_100MHZ)
ROUTE         5     0.968     R10C20D.Q0 to     R11C19B.D1 Comand/idle_start[21]
CTOF_DEL    ---     0.452     R11C19B.D1 to     R11C19B.F1 Comand/SLICE_440
ROUTE         1     0.854     R11C19B.F1 to     R11C19B.A0 Comand/r_init3_6
CTOF_DEL    ---     0.452     R11C19B.A0 to     R11C19B.F0 Comand/SLICE_440
ROUTE         1     0.839     R11C19B.F0 to     R11C17C.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452     R11C17C.D1 to     R11C17C.F1 Comand/SLICE_210
ROUTE         2     0.552     R11C17C.F1 to     R11C17D.D1 Comand/r_init3
CTOF_DEL    ---     0.452     R11C17D.D1 to     R11C17D.F1 Comand/SLICE_209
ROUTE         3     0.559     R11C17D.F1 to     R11C17A.D1 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452     R11C17A.D1 to     R11C17A.F1 Comand/SLICE_431
ROUTE         1     0.544     R11C17A.F1 to     R11C17C.D0 Comand/State_sde_N_3L3
CTOF_DEL    ---     0.452     R11C17C.D0 to     R11C17C.F0 Comand/SLICE_210
ROUTE         1     0.000     R11C17C.F0 to    R11C17C.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    7.437   (42.0% logic, 58.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R10C20D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R11C17C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  126.711MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.539ns (weighted slack = 2.464ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               7.519ns  (29.5% logic, 70.5% route), 5 logic levels.

 Constraint Details:

      7.519ns physical path delay u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/u_packetheader/SLICE_240 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 1.539ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/u_packetheader/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 u_colorbar_gen/SLICE_156 (from PIXCLK)
ROUTE         5     1.354     R14C17D.Q0 to     R15C23A.A1 HSYNC_c
CTOF_DEL    ---     0.452     R15C23A.A1 to     R15C23A.F1 u_BYTE_PACKETIZER/SLICE_525
ROUTE         3     1.281     R15C23A.F1 to     R15C24B.B0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R15C24B.B0 to     R15C24B.F0 u_BYTE_PACKETIZER/SLICE_274
ROUTE         5     0.685     R15C24B.F0 to     R14C24B.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R14C24B.C1 to     R14C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_240
ROUTE         1     0.942     R14C24B.F1 to     R14C20B.D0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R14C20B.D0 to     R14C20B.F0 SLICE_465
ROUTE         1     1.040     R14C20B.F0 to     R14C24B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    7.519   (29.5% logic, 70.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.729     RPLL.CLKOP to    R14C17D.CLK PIXCLK
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_packetheader/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R14C24B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.008ns  (43.7% logic, 56.3% route), 12 logic levels.

 Constraint Details:

     10.008ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.076ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C27B.CLK to     R19C27B.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_95 (from byte_clk)
ROUTE         2     1.914     R19C27B.Q0 to     R18C27B.A0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]
C0TOFCO_DE  ---     0.905     R18C27B.A0 to    R18C27B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R18C27B.FCO to    R18C27C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R18C27C.FCI to    R18C27C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C27D.FCI to    R18C27D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C27D.FCO to    R18C28A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C28A.FCI to    R18C28A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C28B.FCI to    R18C28B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C28B.FCO to    R18C28C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C28C.FCI to    R18C28C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C28C.FCO to    R18C28D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C28D.FCI to     R18C28D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.839     R18C28D.F0 to     R17C27D.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C27D.D1 to     R17C27D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.885     R17C27D.F1 to     R17C27D.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C27D.B0 to     R17C27D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.882     R17C27D.F0 to     R17C28C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R17C28C.B1 to     R17C28C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.549     R17C28C.F1 to     R17C27B.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C27B.D1 to     R17C27B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R17C27B.F1 to     R17C27B.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.008   (43.7% logic, 56.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C27B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C27B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.942ns (weighted slack = 3.109ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               7.116ns  (31.2% logic, 68.8% route), 5 logic levels.

 Constraint Details:

      7.116ns physical path delay u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/u_packetheader/SLICE_240 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 1.942ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/u_packetheader/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 u_colorbar_gen/SLICE_156 (from PIXCLK)
ROUTE         5     1.354     R14C17D.Q0 to     R15C23A.A0 HSYNC_c
CTOF_DEL    ---     0.452     R15C23A.A0 to     R15C23A.F0 u_BYTE_PACKETIZER/SLICE_525
ROUTE         3     0.878     R15C23A.F0 to     R15C24B.A0 u_BYTE_PACKETIZER/HSYNC_start
CTOF_DEL    ---     0.452     R15C24B.A0 to     R15C24B.F0 u_BYTE_PACKETIZER/SLICE_274
ROUTE         5     0.685     R15C24B.F0 to     R14C24B.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R14C24B.C1 to     R14C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_240
ROUTE         1     0.942     R14C24B.F1 to     R14C20B.D0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R14C20B.D0 to     R14C20B.F0 SLICE_465
ROUTE         1     1.040     R14C20B.F0 to     R14C24B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    7.116   (31.2% logic, 68.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.729     RPLL.CLKOP to    R14C17D.CLK PIXCLK
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_packetheader/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R14C24B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[6]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.803ns  (41.6% logic, 58.4% route), 10 logic levels.

 Constraint Details:

      9.803ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_466 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.281ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_466 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C24C.CLK to     R17C24C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_466 (from byte_clk)
ROUTE         4     2.001     R17C24C.Q0 to     R18C27D.A0 u_BYTE_PACKETIZER/u_packetheader/q_wc[6]
C0TOFCO_DE  ---     0.905     R18C27D.A0 to    R18C27D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C27D.FCO to    R18C28A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C28A.FCI to    R18C28A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C28B.FCI to    R18C28B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C28B.FCO to    R18C28C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C28C.FCI to    R18C28C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C28C.FCO to    R18C28D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C28D.FCI to     R18C28D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.839     R18C28D.F0 to     R17C27D.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C27D.D1 to     R17C27D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.885     R17C27D.F1 to     R17C27D.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C27D.B0 to     R17C27D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.882     R17C27D.F0 to     R17C28C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R17C28C.B1 to     R17C28C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.549     R17C28C.F1 to     R17C27B.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C27B.D1 to     R17C27B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R17C27B.F1 to     R17C27B.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.803   (41.6% logic, 58.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C27B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.070ns (weighted slack = 3.314ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/vsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               6.988ns  (31.7% logic, 68.3% route), 5 logic levels.

 Constraint Details:

      6.988ns physical path delay u_colorbar_gen/SLICE_211 to u_BYTE_PACKETIZER/u_packetheader/SLICE_240 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 2.070ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_211 to u_BYTE_PACKETIZER/u_packetheader/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C20C.CLK to     R11C20C.Q0 u_colorbar_gen/SLICE_211 (from PIXCLK)
ROUTE         8     1.720     R11C20C.Q0 to     R15C24B.D1 VSYNC_c
CTOF_DEL    ---     0.452     R15C24B.D1 to     R15C24B.F1 u_BYTE_PACKETIZER/SLICE_274
ROUTE         1     0.384     R15C24B.F1 to     R15C24B.C0 u_BYTE_PACKETIZER/VSYNC_end
CTOF_DEL    ---     0.452     R15C24B.C0 to     R15C24B.F0 u_BYTE_PACKETIZER/SLICE_274
ROUTE         5     0.685     R15C24B.F0 to     R14C24B.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R14C24B.C1 to     R14C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_240
ROUTE         1     0.942     R14C24B.F1 to     R14C20B.D0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R14C20B.D0 to     R14C20B.F0 SLICE_465
ROUTE         1     1.040     R14C20B.F0 to     R14C24B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    6.988   (31.7% logic, 68.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.729     RPLL.CLKOP to    R11C20C.CLK PIXCLK
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_packetheader/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R14C24B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.393ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[6]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.691ns  (40.8% logic, 59.2% route), 10 logic levels.

 Constraint Details:

      9.691ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_93 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.393ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_93 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C27D.CLK to     R19C27D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_93 (from byte_clk)
ROUTE         2     2.008     R19C27D.Q1 to     R18C27D.B1 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[6]
C1TOFCO_DE  ---     0.786     R18C27D.B1 to    R18C27D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C27D.FCO to    R18C28A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C28A.FCI to    R18C28A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C28B.FCI to    R18C28B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C28B.FCO to    R18C28C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C28C.FCI to    R18C28C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C28C.FCO to    R18C28D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C28D.FCI to     R18C28D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.839     R18C28D.F0 to     R17C27D.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C27D.D1 to     R17C27D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.885     R17C27D.F1 to     R17C27D.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C27D.B0 to     R17C27D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.882     R17C27D.F0 to     R17C28C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R17C28C.B1 to     R17C28C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.549     R17C28C.F1 to     R17C27B.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C27B.D1 to     R17C27B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R17C27B.F1 to     R17C27B.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.691   (40.8% logic, 59.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C27D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C27B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.141ns (weighted slack = 3.427ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[2]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_long_pkt_indicator

   Delay:               6.917ns  (25.5% logic, 74.5% route), 4 logic levels.

 Constraint Details:

      6.917ns physical path delay u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/SLICE_273 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 2.141ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 u_colorbar_gen/SLICE_156 (from PIXCLK)
ROUTE         5     1.354     R14C17D.Q0 to     R15C23A.A1 HSYNC_c
CTOF_DEL    ---     0.452     R15C23A.A1 to     R15C23A.F1 u_BYTE_PACKETIZER/SLICE_525
ROUTE         3     1.281     R15C23A.F1 to     R15C24B.B0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R15C24B.B0 to     R15C24B.F0 u_BYTE_PACKETIZER/SLICE_274
ROUTE         5     0.685     R15C24B.F0 to     R14C24B.C0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R14C24B.C0 to     R14C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_240
ROUTE         6     1.832     R14C24B.F0 to     R16C24B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    6.917   (25.5% logic, 74.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.729     RPLL.CLKOP to    R14C17D.CLK PIXCLK
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R16C24B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.141ns (weighted slack = 3.427ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[1]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_dt[0]

   Delay:               6.917ns  (25.5% logic, 74.5% route), 4 logic levels.

 Constraint Details:

      6.917ns physical path delay u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/SLICE_269 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 2.141ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 u_colorbar_gen/SLICE_156 (from PIXCLK)
ROUTE         5     1.354     R14C17D.Q0 to     R15C23A.A1 HSYNC_c
CTOF_DEL    ---     0.452     R15C23A.A1 to     R15C23A.F1 u_BYTE_PACKETIZER/SLICE_525
ROUTE         3     1.281     R15C23A.F1 to     R15C24B.B0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R15C24B.B0 to     R15C24B.F0 u_BYTE_PACKETIZER/SLICE_274
ROUTE         5     0.685     R15C24B.F0 to     R14C24B.C0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R14C24B.C0 to     R14C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_240
ROUTE         6     1.832     R14C24B.F0 to     R15C24A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    6.917   (25.5% logic, 74.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.729     RPLL.CLKOP to    R14C17D.CLK PIXCLK
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R15C24A.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.147ns (weighted slack = 3.437ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/vsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               6.911ns  (32.1% logic, 67.9% route), 5 logic levels.

 Constraint Details:

      6.911ns physical path delay u_colorbar_gen/SLICE_211 to u_BYTE_PACKETIZER/u_packetheader/SLICE_240 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 2.147ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_211 to u_BYTE_PACKETIZER/u_packetheader/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C20C.CLK to     R11C20C.Q0 u_colorbar_gen/SLICE_211 (from PIXCLK)
ROUTE         8     1.486     R11C20C.Q0 to     R15C23C.D0 VSYNC_c
CTOF_DEL    ---     0.452     R15C23C.D0 to     R15C23C.F0 SLICE_335
ROUTE         1     0.541     R15C23C.F0 to     R15C24B.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C24B.D0 to     R15C24B.F0 u_BYTE_PACKETIZER/SLICE_274
ROUTE         5     0.685     R15C24B.F0 to     R14C24B.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R14C24B.C1 to     R14C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_240
ROUTE         1     0.942     R14C24B.F1 to     R14C20B.D0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R14C20B.D0 to     R14C20B.F0 SLICE_465
ROUTE         1     1.040     R14C20B.F0 to     R14C24B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    6.911   (32.1% logic, 67.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.729     RPLL.CLKOP to    R11C20C.CLK PIXCLK
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_packetheader/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R14C24B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.693ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[2]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.391ns  (46.5% logic, 53.5% route), 12 logic levels.

 Constraint Details:

      9.391ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_505 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.693ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_505 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25A.CLK to     R16C25A.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_505 (from byte_clk)
ROUTE         4     1.297     R16C25A.Q0 to     R18C27B.B0 u_BYTE_PACKETIZER/u_packetheader/q_wc[2]
C0TOFCO_DE  ---     0.905     R18C27B.B0 to    R18C27B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R18C27B.FCO to    R18C27C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R18C27C.FCI to    R18C27C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C27D.FCI to    R18C27D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C27D.FCO to    R18C28A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C28A.FCI to    R18C28A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C28B.FCI to    R18C28B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C28B.FCO to    R18C28C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C28C.FCI to    R18C28C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C28C.FCO to    R18C28D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C28D.FCI to     R18C28D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.839     R18C28D.F0 to     R17C27D.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R17C27D.D1 to     R17C27D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.885     R17C27D.F1 to     R17C27D.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R17C27D.B0 to     R17C27D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.882     R17C27D.F0 to     R17C28C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R17C28C.B1 to     R17C28C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.549     R17C28C.F1 to     R17C27B.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C27B.D1 to     R17C27B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R17C27B.F1 to     R17C27B.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.391   (46.5% logic, 53.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R16C25A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C27B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:   91.996MHz is the maximum frequency for this preference.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.587   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.587   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.254ns meets timing requirement of 6.691ns by 5.437ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.613   (23.9% logic, 76.1% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.359   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.713   (25.5% logic, 74.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.740   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            766 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.672ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.595ns  (22.9% logic, 77.1% route), 5 logic levels.

 Constraint Details:

     10.595ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.672ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14B.CLK to     R23C14B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.309     R23C14B.Q0 to     R21C16D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C16D.A1 to     R21C16D.F1 u_LP_HS_DELAY_CNTRL/SLICE_336
ROUTE        64     1.767     R21C16D.F1 to     R24C14A.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R24C14A.B0 to     R24C14A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_103
ROUTE         1     0.885     R24C14A.F0 to     R24C14D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_55
CTOOFX_DEL  ---     0.661     R24C14D.B1 to   R24C14D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_389
ROUTE         1     1.786   R24C14D.OFX0 to     R16C17A.D1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452     R16C17A.D1 to     R16C17A.F1 DataSPDT/SLICE_531
ROUTE         1     2.422     R16C17A.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.595   (22.9% logic, 77.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.877ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.390ns  (23.3% logic, 76.7% route), 5 logic levels.

 Constraint Details:

     10.390ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.877ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14B.CLK to     R23C14B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.309     R23C14B.Q0 to     R21C16D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C16D.A1 to     R21C16D.F1 u_LP_HS_DELAY_CNTRL/SLICE_336
ROUTE        64     1.767     R21C16D.F1 to     R22C14A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R22C14A.B1 to     R22C14A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_100
ROUTE         1     0.954     R22C14A.F1 to     R21C15C.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_60
CTOOFX_DEL  ---     0.661     R21C15C.C1 to   R21C15C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_0/SLICE_384
ROUTE         1     1.632   R21C15C.OFX0 to     R14C16D.C1 w_byte_D1_a[5]
CTOF_DEL    ---     0.452     R14C16D.C1 to     R14C16D.F1 DataSPDT/SLICE_536
ROUTE         1     2.302     R14C16D.F1 to  IOL_T14A.TXD5 byte_D1_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.390   (23.3% logic, 76.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.912ns (weighted slack = 3.883ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               7.165ns  (12.0% logic, 88.0% route), 2 logic levels.

 Constraint Details:

      7.165ns physical path delay SLICE_465 to D1_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
      9.998ns delay constraint less
     -3.011ns skew and
      2.768ns feedback compensation and
      0.164ns DO_SET requirement (totaling 10.077ns) by 2.912ns

 Physical Path Details:

      Data path SLICE_465 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C20B.CLK to     R14C20B.Q0 SLICE_465 (from i_clk_c)
ROUTE        43     3.039     R14C20B.Q0 to     R22C16D.D1 r_globalRST
CTOF_DEL    ---     0.452     R22C16D.D1 to     R22C16D.F1 DataSPDT/SLICE_534
ROUTE         1     3.265     R22C16D.F1 to  IOL_T14A.TXD3 byte_D1_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    7.165   (12.0% logic, 88.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     2.565       C8.PADDI to    R14C20B.CLK i_clk_c
                  --------
                    3.937   (34.8% logic, 65.2% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.886ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.381ns  (23.4% logic, 76.6% route), 5 logic levels.

 Constraint Details:

     10.381ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.886ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14B.CLK to     R23C14B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.309     R23C14B.Q0 to     R21C16D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C16D.A1 to     R21C16D.F1 u_LP_HS_DELAY_CNTRL/SLICE_336
ROUTE        64     1.987     R21C16D.F1 to     R22C14B.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R22C14B.B1 to     R22C14B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_101
ROUTE         1     1.018     R22C14B.F1 to     R21C15B.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_62
CTOOFX_DEL  ---     0.661     R21C15B.C1 to   R21C15B.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_2/SLICE_382
ROUTE         1     1.023   R21C15B.OFX0 to     R18C15C.C1 w_byte_D1_a[7]
CTOF_DEL    ---     0.452     R18C15C.C1 to     R18C15C.F1 DataSPDT/SLICE_538
ROUTE         1     2.618     R18C15C.F1 to  IOL_T14A.TXD7 byte_D1_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.381   (23.4% logic, 76.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.900ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.367ns  (23.4% logic, 76.6% route), 5 logic levels.

 Constraint Details:

     10.367ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.900ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14C.CLK to     R23C14C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     1.361     R23C14C.Q0 to     R23C17B.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R23C17B.D0 to     R23C17B.F0 SLICE_514
ROUTE        64     1.423     R23C17B.F0 to     R21C16A.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R21C16A.D1 to     R21C16A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112
ROUTE         1     1.223     R21C16A.F1 to     R21C15C.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_44
CTOOFX_DEL  ---     0.661     R21C15C.A0 to   R21C15C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_0/SLICE_384
ROUTE         1     1.632   R21C15C.OFX0 to     R14C16D.C1 w_byte_D1_a[5]
CTOF_DEL    ---     0.452     R14C16D.C1 to     R14C16D.F1 DataSPDT/SLICE_536
ROUTE         1     2.302     R14C16D.F1 to  IOL_T14A.TXD5 byte_D1_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.367   (23.4% logic, 76.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14C.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.349ns  (23.4% logic, 76.6% route), 5 logic levels.

 Constraint Details:

     10.349ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.918ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14B.CLK to     R23C14B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.309     R23C14B.Q0 to     R21C16D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C16D.A1 to     R21C16D.F1 u_LP_HS_DELAY_CNTRL/SLICE_336
ROUTE        64     1.767     R21C16D.F1 to     R24C14B.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R24C14B.B1 to     R24C14B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_104
ROUTE         1     0.904     R24C14B.F1 to     R24C16D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_58
CTOOFX_DEL  ---     0.661     R24C16D.B1 to   R24C16D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_2/SLICE_386
ROUTE         1     0.678   R24C16D.OFX0 to     R22C16D.C1 w_byte_D1_a[3]
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 DataSPDT/SLICE_534
ROUTE         1     3.265     R22C16D.F1 to  IOL_T14A.TXD3 byte_D1_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.349   (23.4% logic, 76.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.949ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.318ns  (23.5% logic, 76.5% route), 5 logic levels.

 Constraint Details:

     10.318ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.949ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14B.CLK to     R23C14B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.309     R23C14B.Q0 to     R21C16D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C16D.A1 to     R21C16D.F1 u_LP_HS_DELAY_CNTRL/SLICE_336
ROUTE        64     1.767     R21C16D.F1 to     R21C14A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R21C14A.B1 to     R21C14A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_136
ROUTE         1     0.882     R21C14A.F1 to     R21C15C.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_12
CTOOFX_DEL  ---     0.661     R21C15C.B0 to   R21C15C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_0/SLICE_384
ROUTE         1     1.632   R21C15C.OFX0 to     R14C16D.C1 w_byte_D1_a[5]
CTOF_DEL    ---     0.452     R14C16D.C1 to     R14C16D.F1 DataSPDT/SLICE_536
ROUTE         1     2.302     R14C16D.F1 to  IOL_T14A.TXD5 byte_D1_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.318   (23.5% logic, 76.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.952ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.315ns  (23.5% logic, 76.5% route), 5 logic levels.

 Constraint Details:

     10.315ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.952ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14B.CLK to     R23C14B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.309     R23C14B.Q0 to     R21C16D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C16D.A1 to     R21C16D.F1 u_LP_HS_DELAY_CNTRL/SLICE_336
ROUTE        64     1.987     R21C16D.F1 to     R22C14B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R22C14B.B0 to     R22C14B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_101
ROUTE         1     1.244     R22C14B.F0 to     R21C15A.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_61
CTOOFX_DEL  ---     0.661     R21C15A.B1 to   R21C15A.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_1/SLICE_383
ROUTE         1     1.833   R21C15A.OFX0 to      R9C16D.B1 w_byte_D1_a[6]
CTOF_DEL    ---     0.452      R9C16D.B1 to      R9C16D.F1 DataSPDT/SLICE_537
ROUTE         1     1.516      R9C16D.F1 to  IOL_T14A.TXD6 byte_D1_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.315   (23.5% logic, 76.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.962ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.305ns  (23.5% logic, 76.5% route), 5 logic levels.

 Constraint Details:

     10.305ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.962ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14B.CLK to     R23C14B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.309     R23C14B.Q0 to     R21C16D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C16D.A1 to     R21C16D.F1 u_LP_HS_DELAY_CNTRL/SLICE_336
ROUTE        64     1.767     R21C16D.F1 to     R24C14B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R24C14B.B0 to     R24C14B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_104
ROUTE         1     1.149     R24C14B.F0 to     R23C15D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_57
CTOOFX_DEL  ---     0.661     R23C15D.A1 to   R23C15D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_387
ROUTE         1     1.759   R23C15D.OFX0 to     R11C15A.D1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452     R11C15A.D1 to     R11C15A.F1 DataSPDT/SLICE_533
ROUTE         1     1.895     R11C15A.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.305   (23.5% logic, 76.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.975ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.292ns  (23.6% logic, 76.4% route), 5 logic levels.

 Constraint Details:

     10.292ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.975ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C14B.CLK to     R23C14B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.309     R23C14B.Q0 to     R21C16D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C16D.A1 to     R21C16D.F1 u_LP_HS_DELAY_CNTRL/SLICE_336
ROUTE        64     1.759     R21C16D.F1 to     R23C18A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R23C18A.B1 to     R23C18A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_12/SLICE_106
ROUTE         1     0.954     R23C18A.F1 to     R24C17D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_52
CTOOFX_DEL  ---     0.661     R24C17D.C1 to   R24C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4_0/SLICE_376
ROUTE         1     1.901   R24C17D.OFX0 to     R14C16D.C0 w_byte_D0_a[5]
CTOF_DEL    ---     0.452     R14C16D.C0 to     R14C16D.F0 DataSPDT/SLICE_536
ROUTE         1     1.943     R14C16D.F0 to  IOL_T16A.TXD5 byte_D0_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.292   (23.6% logic, 76.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:  103.509MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |   12.000 MHz|   36.966 MHz|   1  
                                        |             |             |
FREQUENCY NET "PIXCLK" 24.000000 MHz ;  |   24.000 MHz|   98.001 MHz|  11  
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |   20.000 MHz|   28.393 MHz|   3  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |  100.000 MHz|  126.711 MHz|   7  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   91.996 MHz|   5  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|  103.509 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 27 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 35
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_495.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_494.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_493.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_491.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 6

   Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "i_clk_c" 12.000000 MHz ;   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 212
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_495.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_494.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_493.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_6   Source: Serial_busP/SLICE_492.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_491.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_11   Source: Serial_busP/SLICE_497.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_10   Source: Serial_busP/SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_1   Source: Serial_busP/SLICE_490.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_6_0   Source: Serial_busN/SLICE_485.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_1_0   Source: Serial_busN/SLICE_483.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_11_0   Source: Serial_busN/SLICE_489.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_10_0   Source: SLICE_540.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 25
   Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9383 paths, 10 nets, and 3946 connections (97.10% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Feb 18 15:39:01 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        r_globalRST  (to i_clk_c +)

   Delay:               0.753ns  (17.7% logic, 82.3% route), 1 logic levels.

 Constraint Details:

      0.753ns physical path delay Comand/SLICE_226 to SLICE_465 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 83.333ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.131ns skew less
     -0.761ns feedback compensation requirement (totaling 0.611ns) by 0.142ns

 Physical Path Details:

      Data path Comand/SLICE_226 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18B.CLK to     R14C18B.Q0 Comand/SLICE_226 (from w_CLK_100MHZ)
ROUTE        18     0.620     R14C18B.Q0 to     R14C20B.M0 o_test2_c (to i_clk_c)
                  --------
                    0.753   (17.7% logic, 82.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     0.707     RPLL.CLKOS to    R14C18B.CLK w_CLK_100MHZ
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20B.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "PIXCLK" 24.000000 MHz ;
            699 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[4]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_3 to u_colorbar_gen/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_3 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C21C.CLK to     R11C21C.Q1 u_colorbar_gen/SLICE_3 (from PIXCLK)
ROUTE         5     0.132     R11C21C.Q1 to     R11C21C.A1 u_colorbar_gen/linecnt[4]
CTOF_DEL    ---     0.101     R11C21C.A1 to     R11C21C.F1 u_colorbar_gen/SLICE_3
ROUTE         1     0.000     R11C21C.F1 to    R11C21C.DI1 u_colorbar_gen/un2_linecnt[4] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R11C21C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R11C21C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt_fast[0]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_363 to u_colorbar_gen/SLICE_363 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_363 to u_colorbar_gen/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19A.CLK to     R15C19A.Q0 u_colorbar_gen/SLICE_363 (from PIXCLK)
ROUTE         2     0.132     R15C19A.Q0 to     R15C19A.A0 u_colorbar_gen/pixcnt_fast[0]
CTOF_DEL    ---     0.101     R15C19A.A0 to     R15C19A.F0 u_colorbar_gen/SLICE_363
ROUTE         1     0.000     R15C19A.F0 to    R15C19A.DI0 u_colorbar_gen/pixcnt_fast_i[0] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C19A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C19A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[0]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_359 to u_colorbar_gen/SLICE_359 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_359 to u_colorbar_gen/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17A.CLK to     R14C17A.Q0 u_colorbar_gen/SLICE_359 (from PIXCLK)
ROUTE         3     0.133     R14C17A.Q0 to     R14C17A.A0 u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.101     R14C17A.A0 to     R14C17A.F0 u_colorbar_gen/SLICE_359
ROUTE         1     0.000     R14C17A.F0 to    R14C17A.DI0 u_colorbar_gen/pixcnt_i[0] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R14C17A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R14C17A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[1]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C21B.CLK to     R11C21B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     0.133     R11C21B.Q0 to     R11C21B.A0 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.101     R11C21B.A0 to     R11C21B.F0 u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R11C21B.F0 to    R11C21B.DI0 u_colorbar_gen/un2_linecnt[1] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R11C21B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R11C21B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[2]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[2]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_10 to u_colorbar_gen/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_10 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17B.CLK to     R15C17B.Q1 u_colorbar_gen/SLICE_10 (from PIXCLK)
ROUTE         3     0.133     R15C17B.Q1 to     R15C17B.A1 u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.101     R15C17B.A1 to     R15C17B.F1 u_colorbar_gen/SLICE_10
ROUTE         1     0.000     R15C17B.F1 to    R15C17B.DI1 u_colorbar_gen/un7_pixcnt[2] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C17B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C17B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22A.CLK to     R11C22A.Q1 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         5     0.133     R11C22A.Q1 to     R11C22A.A1 u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.101     R11C22A.A1 to     R11C22A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.000     R11C22A.F1 to    R11C22A.DI1 u_colorbar_gen/un2_linecnt[8] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R11C22A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R11C22A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[3]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[3]  (to PIXCLK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay u_colorbar_gen/SLICE_9 to u_colorbar_gen/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_9 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q0 u_colorbar_gen/SLICE_9 (from PIXCLK)
ROUTE         3     0.132     R15C17C.Q0 to     R15C17C.A0 u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.101     R15C17C.A0 to     R15C17C.F0 u_colorbar_gen/SLICE_9
ROUTE         2     0.002     R15C17C.F0 to    R15C17C.DI0 u_colorbar_gen/un7_pixcnt[3] (to PIXCLK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C17C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C17C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[7]  (to PIXCLK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18A.CLK to     R15C18A.Q0 u_colorbar_gen/SLICE_7 (from PIXCLK)
ROUTE         4     0.132     R15C18A.Q0 to     R15C18A.A0 u_colorbar_gen/pixcnt[7]
CTOF_DEL    ---     0.101     R15C18A.A0 to     R15C18A.F0 u_colorbar_gen/SLICE_7
ROUTE         2     0.002     R15C18A.F0 to    R15C18A.DI0 u_colorbar_gen/un7_pixcnt[7] (to PIXCLK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C18A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C18A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.388ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/vsync  (to PIXCLK +)

   Delay:               0.375ns  (62.4% logic, 37.6% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_211 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.388ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22A.CLK to     R11C22A.Q1 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         5     0.141     R11C22A.Q1 to     R11C20C.C0 u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.101     R11C20C.C0 to     R11C20C.F0 u_colorbar_gen/SLICE_211
ROUTE         1     0.000     R11C20C.F0 to    R11C20C.DI0 u_colorbar_gen/vsync_2 (to PIXCLK)
                  --------
                    0.375   (62.4% logic, 37.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R11C22A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R11C20C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt_fast[8]  (to PIXCLK +)

   Delay:               0.492ns  (72.8% logic, 27.2% route), 2 logic levels.

 Constraint Details:

      0.492ns physical path delay u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.505ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18A.CLK to     R15C18A.Q0 u_colorbar_gen/SLICE_7 (from PIXCLK)
ROUTE         4     0.132     R15C18A.Q0 to     R15C18A.A0 u_colorbar_gen/pixcnt[7]
CTOF1_DEL   ---     0.225     R15C18A.A0 to     R15C18A.F1 u_colorbar_gen/SLICE_7
ROUTE         2     0.002     R15C18A.F1 to    R15C18A.DI1 u_colorbar_gen/un7_pixcnt[8] (to PIXCLK)
                  --------
                    0.492   (72.8% logic, 27.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C18A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.707     RPLL.CLKOP to    R15C18A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            2646 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/rst_d  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               0.516ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      0.516ns physical path delay Serial_busN/SLICE_489 to SLICE_540 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.000ns) by 0.516ns

 Physical Path Details:

      Data path Serial_busN/SLICE_489 to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10D.CLK to      R7C10D.Q0 Serial_busN/SLICE_489 (from w_CLK_20MHZ)
ROUTE        34     0.134      R7C10D.Q0 to      R7C10D.A0 Serial_busN.rst_d
CTOF_DEL    ---     0.101      R7C10D.A0 to      R7C10D.F0 Serial_busN/SLICE_489
ROUTE         2     0.148      R7C10D.F0 to     R7C10C.LSR Serial_busN/un1_rst_11_0 (to w_CLK_20MHZ)
                  --------
                    0.516   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R7C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R7C10C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/eocd.II_0  (to w_CLK_20MHZ +)

   Delay:               0.529ns  (63.3% logic, 36.7% route), 3 logic levels.

 Constraint Details:

      0.529ns physical path delay Serial_busP/SLICE_188 to Serial_busP/SLICE_188 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.542ns

 Physical Path Details:

      Data path Serial_busP/SLICE_188 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14D.CLK to     R10C14D.Q0 Serial_busP/SLICE_188 (from w_CLK_20MHZ)
ROUTE         1     0.133     R10C14D.Q0 to     R10C14D.D1 Serial_busP/o1_3
CTOF_DEL    ---     0.101     R10C14D.D1 to     R10C14D.F1 Serial_busP/SLICE_188
ROUTE         4     0.059     R10C14D.F1 to     R10C14D.C0 w_eoc
CTOF_DEL    ---     0.101     R10C14D.C0 to     R10C14D.F0 Serial_busP/SLICE_188
ROUTE         2     0.002     R10C14D.F0 to    R10C14D.DI0 Serial_busP/fb (to w_CLK_20MHZ)
                  --------
                    0.529   (63.3% logic, 36.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R10C14D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R10C14D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_5_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.531ns  (63.1% logic, 36.9% route), 3 logic levels.

 Constraint Details:

      0.531ns physical path delay Serial_busP/SLICE_191 to Serial_busP/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.544ns

 Physical Path Details:

      Data path Serial_busP/SLICE_191 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C12C.CLK to     R10C12C.Q0 Serial_busP/SLICE_191 (from w_CLK_20MHZ)
ROUTE         1     0.133     R10C12C.Q0 to     R10C12C.D1 Serial_busP/o1_6
CTOF_DEL    ---     0.101     R10C12C.D1 to     R10C12C.F1 Serial_busP/SLICE_191
ROUTE         8     0.061     R10C12C.F1 to     R10C12C.C0 Serial_busP/pars[5]
CTOF_DEL    ---     0.101     R10C12C.C0 to     R10C12C.F0 Serial_busP/SLICE_191
ROUTE         2     0.002     R10C12C.F0 to    R10C12C.DI0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    0.531   (63.1% logic, 36.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R10C12C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R10C12C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_2_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_4_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busP/SLICE_186 to Serial_busP/SLICE_187 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path Serial_busP/SLICE_186 to Serial_busP/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C12A.CLK to      R9C12A.Q0 Serial_busP/SLICE_186 (from w_CLK_20MHZ)
ROUTE         2     0.138      R9C12A.Q0 to      R9C12D.D1 Serial_busP/o1_1
CTOF_DEL    ---     0.101      R9C12D.D1 to      R9C12D.F1 Serial_busP/SLICE_187
ROUTE         2     0.058      R9C12D.F1 to      R9C12D.C0 Serial_busP/un1_m2_0_a2_1
CTOF_DEL    ---     0.101      R9C12D.C0 to      R9C12D.F0 Serial_busP/SLICE_187
ROUTE         2     0.002      R9C12D.F0 to     R9C12D.DI0 Serial_busP/un1_pars_11_axbxc4 (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R9C12A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R9C12D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_0_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busN/SLICE_161 to Serial_busN/SLICE_167 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path Serial_busN/SLICE_161 to Serial_busN/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C8A.CLK to       R8C8A.Q0 Serial_busN/SLICE_161 (from w_CLK_20MHZ)
ROUTE         2     0.138       R8C8A.Q0 to       R8C8D.D1 Serial_busN/o1_0
CTOF_DEL    ---     0.101       R8C8D.D1 to       R8C8D.F1 Serial_busN/SLICE_167
ROUTE         2     0.058       R8C8D.F1 to       R8C8D.C0 Serial_busN/un1_pars_11_c1
CTOF_DEL    ---     0.101       R8C8D.C0 to       R8C8D.F0 Serial_busN/SLICE_167
ROUTE         2     0.002       R8C8D.F0 to      R8C8D.DI0 Serial_busN/un1_pars_11_axbxc3_0 (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to      R8C8A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to      R8C8D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_5_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.534ns  (62.7% logic, 37.3% route), 3 logic levels.

 Constraint Details:

      0.534ns physical path delay Serial_busP/SLICE_490 to Serial_busP/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.547ns

 Physical Path Details:

      Data path Serial_busP/SLICE_490 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C12D.CLK to     R10C12D.Q0 Serial_busP/SLICE_490 (from w_CLK_20MHZ)
ROUTE         1     0.136     R10C12D.Q0 to     R10C12C.C1 Serial_busP/o2_6
CTOF_DEL    ---     0.101     R10C12C.C1 to     R10C12C.F1 Serial_busP/SLICE_191
ROUTE         8     0.061     R10C12C.F1 to     R10C12C.C0 Serial_busP/pars[5]
CTOF_DEL    ---     0.101     R10C12C.C0 to     R10C12C.F0 Serial_busP/SLICE_191
ROUTE         2     0.002     R10C12C.F0 to    R10C12C.DI0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    0.534   (62.7% logic, 37.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R10C12D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R10C12C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.548ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_2_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_2_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.535ns  (62.6% logic, 37.4% route), 3 logic levels.

 Constraint Details:

      0.535ns physical path delay Serial_busN/SLICE_419 to Serial_busN/SLICE_162 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.548ns

 Physical Path Details:

      Data path Serial_busN/SLICE_419 to Serial_busN/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C9D.CLK to       R8C9D.Q0 Serial_busN/SLICE_419 (from w_CLK_20MHZ)
ROUTE         2     0.138       R8C9D.Q0 to       R8C9C.D1 Serial_busN/o2_1
CTOF_DEL    ---     0.101       R8C9C.D1 to       R8C9C.F1 Serial_busN/SLICE_162
ROUTE        11     0.060       R8C9C.F1 to       R8C9C.C0 Serial_busN/pars[2]
CTOF_DEL    ---     0.101       R8C9C.C0 to       R8C9C.F0 Serial_busN/SLICE_162
ROUTE         2     0.002       R8C9C.F0 to      R8C9C.DI0 Serial_busN/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    0.535   (62.6% logic, 37.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to      R8C9D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to      R8C9C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_0_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.536ns  (62.5% logic, 37.5% route), 3 logic levels.

 Constraint Details:

      0.536ns physical path delay Serial_busP/SLICE_427 to Serial_busP/SLICE_192 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.549ns

 Physical Path Details:

      Data path Serial_busP/SLICE_427 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13D.CLK to      R9C13D.Q0 Serial_busP/SLICE_427 (from w_CLK_20MHZ)
ROUTE         2     0.141      R9C13D.Q0 to      R9C13C.C1 Serial_busP/o2_0
CTOF_DEL    ---     0.101      R9C13C.C1 to      R9C13C.F1 Serial_busP/SLICE_192
ROUTE         2     0.058      R9C13C.F1 to      R9C13C.C0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.101      R9C13C.C0 to      R9C13C.F0 Serial_busP/SLICE_192
ROUTE         2     0.002      R9C13C.F0 to     R9C13C.DI0 Serial_busP/un1_pars_11_axbxc3 (to w_CLK_20MHZ)
                  --------
                    0.536   (62.5% logic, 37.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R9C13D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R9C13C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.551ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_2_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_2_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.538ns  (62.3% logic, 37.7% route), 3 logic levels.

 Constraint Details:

      0.538ns physical path delay Serial_busN/SLICE_162 to Serial_busN/SLICE_162 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.551ns

 Physical Path Details:

      Data path Serial_busN/SLICE_162 to Serial_busN/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C9C.CLK to       R8C9C.Q0 Serial_busN/SLICE_162 (from w_CLK_20MHZ)
ROUTE         2     0.141       R8C9C.Q0 to       R8C9C.C1 Serial_busN/o1_1
CTOF_DEL    ---     0.101       R8C9C.C1 to       R8C9C.F1 Serial_busN/SLICE_162
ROUTE        11     0.060       R8C9C.F1 to       R8C9C.C0 Serial_busN/pars[2]
CTOF_DEL    ---     0.101       R8C9C.C0 to       R8C9C.F0 Serial_busN/SLICE_162
ROUTE         2     0.002       R8C9C.F0 to      R8C9C.DI0 Serial_busN/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    0.538   (62.3% logic, 37.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to      R8C9C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to      R8C9C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.601ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/rst_d  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.601ns  (38.9% logic, 61.1% route), 2 logic levels.

 Constraint Details:

      0.601ns physical path delay Serial_busN/SLICE_489 to Serial_busN/SLICE_165 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.000ns) by 0.601ns

 Physical Path Details:

      Data path Serial_busN/SLICE_489 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10D.CLK to      R7C10D.Q0 Serial_busN/SLICE_489 (from w_CLK_20MHZ)
ROUTE        34     0.219      R7C10D.Q0 to      R7C10D.A1 Serial_busN.rst_d
CTOF_DEL    ---     0.101      R7C10D.A1 to      R7C10D.F1 Serial_busN/SLICE_489
ROUTE         2     0.148      R7C10D.F1 to     R7C10A.LSR Serial_busN/un1_rst_15_0 (to w_CLK_20MHZ)
                  --------
                    0.601   (38.9% logic, 61.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R7C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R7C10A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            635 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/State_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_210 to Comand/SLICE_210 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_210 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17C.CLK to     R11C17C.Q0 Comand/SLICE_210 (from w_CLK_100MHZ)
ROUTE         4     0.132     R11C17C.Q0 to     R11C17C.A0 State_w
CTOF_DEL    ---     0.101     R11C17C.A0 to     R11C17C.F0 Comand/SLICE_210
ROUTE         1     0.000     R11C17C.F0 to    R11C17C.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C17C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C17C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[24]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[24]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_25 to Comand/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_25 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21A.CLK to     R10C21A.Q1 Comand/SLICE_25 (from w_CLK_100MHZ)
ROUTE         6     0.132     R10C21A.Q1 to     R10C21A.A1 Comand/idle_start[24]
CTOF_DEL    ---     0.101     R10C21A.A1 to     R10C21A.F1 Comand/SLICE_25
ROUTE         1     0.000     R10C21A.F1 to    R10C21A.DI1 Comand/idle_start_s[24] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C21A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C21A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[23]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[23]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_25 to Comand/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_25 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21A.CLK to     R10C21A.Q0 Comand/SLICE_25 (from w_CLK_100MHZ)
ROUTE         5     0.132     R10C21A.Q0 to     R10C21A.A0 Comand/idle_start[23]
CTOF_DEL    ---     0.101     R10C21A.A0 to     R10C21A.F0 Comand/SLICE_25
ROUTE         1     0.000     R10C21A.F0 to    R10C21A.DI0 Comand/idle_start_s[23] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C21A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C21A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_209 to Comand/SLICE_209 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17D.CLK to     R11C17D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     0.132     R11C17D.Q0 to     R11C17D.A0 Start_w
CTOF_DEL    ---     0.101     R11C17D.A0 to     R11C17D.F0 Comand/SLICE_209
ROUTE         1     0.000     R11C17D.F0 to    R11C17D.DI0 Comand/Start_sd_ldmx (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R11C17D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[4]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[4]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_35 to Comand/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C18C.CLK to     R10C18C.Q1 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         3     0.132     R10C18C.Q1 to     R10C18C.A1 Comand/idle_start[4]
CTOF_DEL    ---     0.101     R10C18C.A1 to     R10C18C.F1 Comand/SLICE_35
ROUTE         1     0.000     R10C18C.F1 to    R10C18C.DI1 Comand/idle_start_s[4] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C18C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C18C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[21]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[21]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_26 to Comand/SLICE_26 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_26 to Comand/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C20D.CLK to     R10C20D.Q0 Comand/SLICE_26 (from w_CLK_100MHZ)
ROUTE         5     0.132     R10C20D.Q0 to     R10C20D.A0 Comand/idle_start[21]
CTOF_DEL    ---     0.101     R10C20D.A0 to     R10C20D.F0 Comand/SLICE_26
ROUTE         1     0.000     R10C20D.F0 to    R10C20D.DI0 Comand/idle_start_s[21] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C20D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C20D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[18]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[18]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_28 to Comand/SLICE_28 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_28 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C20B.CLK to     R10C20B.Q1 Comand/SLICE_28 (from w_CLK_100MHZ)
ROUTE         5     0.132     R10C20B.Q1 to     R10C20B.A1 Comand/idle_start[18]
CTOF_DEL    ---     0.101     R10C20B.A1 to     R10C20B.F1 Comand/SLICE_28
ROUTE         1     0.000     R10C20B.F1 to    R10C20B.DI1 Comand/idle_start_s[18] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C20B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C20B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[5]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[5]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_34 to Comand/SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C18D.CLK to     R10C18D.Q0 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         3     0.132     R10C18D.Q0 to     R10C18D.A0 Comand/idle_start[5]
CTOF_DEL    ---     0.101     R10C18D.A0 to     R10C18D.F0 Comand/SLICE_34
ROUTE         1     0.000     R10C18D.F0 to    R10C18D.DI0 Comand/idle_start_s[5] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C18D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C18D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[2]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[2]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_36 to Comand/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_36 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C18B.CLK to     R10C18B.Q1 Comand/SLICE_36 (from w_CLK_100MHZ)
ROUTE         3     0.132     R10C18B.Q1 to     R10C18B.A1 Comand/idle_start[2]
CTOF_DEL    ---     0.101     R10C18B.A1 to     R10C18B.F1 Comand/SLICE_36
ROUTE         1     0.000     R10C18B.F1 to    R10C18B.DI1 Comand/idle_start_s[2] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C18B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C18B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[10]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[10]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_32 to Comand/SLICE_32 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_32 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19B.CLK to     R10C19B.Q1 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         5     0.132     R10C19B.Q1 to     R10C19B.A1 Comand/idle_start[10]
CTOF_DEL    ---     0.101     R10C19B.A1 to     R10C19B.F1 Comand/SLICE_32
ROUTE         1     0.000     R10C19B.F1 to    R10C19B.DI1 Comand/idle_start_s[10] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C19B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R10C19B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/vsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_parallel2byte/q_VSYNC  (to byte_clk +)

   Delay:               0.433ns  (30.7% logic, 69.3% route), 1 logic levels.

 Constraint Details:

      0.433ns physical path delay u_colorbar_gen/SLICE_211 to SLICE_414 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.752ns skew less
      0.315ns feedback compensation requirement (totaling 0.418ns) by 0.015ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_211 to SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C20C.CLK to     R11C20C.Q0 u_colorbar_gen/SLICE_211 (from PIXCLK)
ROUTE         8     0.300     R11C20C.Q0 to     R15C20D.M1 VSYNC_c (to byte_clk)
                  --------
                    0.433   (30.7% logic, 69.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.707     RPLL.CLKOP to    R11C20C.CLK PIXCLK
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to    R15C20D.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_parallel2byte/q_HSYNC  (to byte_clk +)

   Delay:               0.541ns  (24.6% logic, 75.4% route), 1 logic levels.

 Constraint Details:

      0.541ns physical path delay u_colorbar_gen/SLICE_156 to SLICE_414 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.752ns skew less
      0.315ns feedback compensation requirement (totaling 0.418ns) by 0.123ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_156 to SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17D.CLK to     R14C17D.Q0 u_colorbar_gen/SLICE_156 (from PIXCLK)
ROUTE         5     0.408     R14C17D.Q0 to     R15C20D.M0 HSYNC_c (to byte_clk)
                  --------
                    0.541   (24.6% logic, 75.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.707     RPLL.CLKOP to    R14C17D.CLK PIXCLK
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to    R15C20D.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/RAM0

   Delay:               0.272ns  (48.9% logic, 51.1% route), 2 logic levels.

 Constraint Details:

      0.272ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_100 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14C.CLK to     R23C14C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     0.139     R23C14C.Q0 to     R22C14C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000     R22C14C.D0 to  R22C14C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_99
ROUTE         2     0.000  R22C14C.WADO3 to   R22C14A.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/WAD3_INT (to byte_clk)
                  --------
                    0.272   (48.9% logic, 51.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R23C14C.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R22C14A.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/RAM1

   Delay:               0.272ns  (48.9% logic, 51.1% route), 2 logic levels.

 Constraint Details:

      0.272ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_101 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14C.CLK to     R23C14C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     0.139     R23C14C.Q0 to     R22C14C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000     R22C14C.D0 to  R22C14C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_99
ROUTE         2     0.000  R22C14C.WADO3 to   R22C14B.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/WAD3_INT (to byte_clk)
                  --------
                    0.272   (48.9% logic, 51.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R23C14C.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R22C14B.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM0

   Delay:               0.278ns  (47.8% logic, 52.2% route), 2 logic levels.

 Constraint Details:

      0.278ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_127 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.147ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14B.CLK to     R23C14B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     0.145     R23C14B.Q1 to     R23C15C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R23C15C.C0 to  R23C15C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_126
ROUTE         2     0.000  R23C15C.WADO2 to   R23C15A.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/WAD2_INT (to byte_clk)
                  --------
                    0.278   (47.8% logic, 52.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R23C15A.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM1

   Delay:               0.278ns  (47.8% logic, 52.2% route), 2 logic levels.

 Constraint Details:

      0.278ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_128 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.147ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14B.CLK to     R23C14B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     0.145     R23C14B.Q1 to     R23C15C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R23C15C.C0 to  R23C15C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_126
ROUTE         2     0.000  R23C15C.WADO2 to   R23C15B.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/WAD2_INT (to byte_clk)
                  --------
                    0.278   (47.8% logic, 52.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R23C14B.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R23C15B.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[4]  (to byte_clk +)

   Delay:               0.605ns  (38.7% logic, 61.3% route), 2 logic levels.

 Constraint Details:

      0.605ns physical path delay u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/SLICE_271 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.752ns skew less
      0.315ns feedback compensation requirement (totaling 0.424ns) by 0.181ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_156 to u_BYTE_PACKETIZER/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17D.CLK to     R14C17D.Q0 u_colorbar_gen/SLICE_156 (from PIXCLK)
ROUTE         5     0.371     R14C17D.Q0 to     R15C23D.B0 HSYNC_c
CTOF_DEL    ---     0.101     R15C23D.B0 to     R15C23D.F0 u_BYTE_PACKETIZER/SLICE_271
ROUTE         1     0.000     R15C23D.F0 to    R15C23D.DI0 u_BYTE_PACKETIZER/data_type[4] (to byte_clk)
                  --------
                    0.605   (38.7% logic, 61.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.707     RPLL.CLKOP to    R14C17D.CLK PIXCLK
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to    R15C23D.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][12]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM0

   Delay:               0.346ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      0.346ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_336 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.215ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_336 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16D.CLK to     R21C16D.Q0 u_LP_HS_DELAY_CNTRL/SLICE_336 (from byte_clk)
ROUTE         4     0.213     R21C16D.Q0 to     R21C16C.A1 u_LP_HS_DELAY_CNTRL/hold_data[0][12]
ZERO_DEL    ---     0.000     R21C16C.A1 to   R21C16C.WDO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_111
ROUTE         1     0.000   R21C16C.WDO0 to    R21C16A.WD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/WD0_INT (to byte_clk)
                  --------
                    0.346   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R21C16D.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R21C16A.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[7]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1

   Delay:               0.351ns  (37.9% logic, 62.1% route), 2 logic levels.

 Constraint Details:

      0.351ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_82 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.220ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_82 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C28B.CLK to     R18C28B.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_82 (from byte_clk)
ROUTE         1     0.218     R18C28B.Q0 to     R18C26C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[7]
ZERO_DEL    ---     0.000     R18C26C.D1 to   R18C26C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4
ROUTE         1     0.000   R18C26C.WDO3 to    R18C26B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD3_INT (to byte_clk)
                  --------
                    0.351   (37.9% logic, 62.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C28B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C26B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/RAM0

   Delay:               0.352ns  (37.8% logic, 62.2% route), 2 logic levels.

 Constraint Details:

      0.352ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_100 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.221ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14A.CLK to     R23C14A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_60 (from byte_clk)
ROUTE        81     0.219     R23C14A.Q1 to     R22C14C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000     R22C14C.A0 to  R22C14C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_99
ROUTE         2     0.000  R22C14C.WADO0 to   R22C14A.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/WAD0_INT (to byte_clk)
                  --------
                    0.352   (37.8% logic, 62.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R23C14A.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R22C14A.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            766 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_514 to SLICE_514 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17B.CLK to     R23C17B.Q1 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R23C17B.Q1 to     R23C17B.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_479 to SLICE_479 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_479 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17D.CLK to     R23C17D.Q1 SLICE_479 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R23C17D.Q1 to     R23C17D.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_479 to SLICE_514 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_479 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17D.CLK to     R23C17D.Q0 SLICE_479 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R23C17D.Q0 to     R23C17B.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_514 to SLICE_479 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17B.CLK to     R23C17B.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.154     R23C17B.Q0 to     R23C17D.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_514 to SLICE_479 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17B.CLK to     R23C17B.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R23C17B.Q0 to     R23C17D.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_514 to SLICE_514 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17B.CLK to     R23C17B.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R23C17B.Q0 to     R23C17B.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R23C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.269ns  (18.4% logic, 81.6% route), 2 logic levels.

 Constraint Details:

      1.269ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_369 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.872ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_369 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16A.CLK to     R18C16A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_369 (from byte_clk)
ROUTE         1     0.637     R18C16A.Q0 to      R2C15A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R2C15A.D0 to      R2C15A.F0 DataSPDT/SLICE_532
ROUTE         4     0.398      R2C15A.F0 to  IOL_T21A.TXD0 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.269   (18.4% logic, 81.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C16A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.269ns  (18.4% logic, 81.6% route), 2 logic levels.

 Constraint Details:

      1.269ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_369 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.872ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_369 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16A.CLK to     R18C16A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_369 (from byte_clk)
ROUTE         1     0.637     R18C16A.Q0 to      R2C15A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R2C15A.D0 to      R2C15A.F0 DataSPDT/SLICE_532
ROUTE         4     0.398      R2C15A.F0 to  IOL_T21A.TXD6 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.269   (18.4% logic, 81.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C16A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.269ns  (18.4% logic, 81.6% route), 2 logic levels.

 Constraint Details:

      1.269ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_369 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.872ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_369 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16A.CLK to     R18C16A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_369 (from byte_clk)
ROUTE         1     0.637     R18C16A.Q0 to      R2C15A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R2C15A.D0 to      R2C15A.F0 DataSPDT/SLICE_532
ROUTE         4     0.398      R2C15A.F0 to  IOL_T21A.TXD2 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.269   (18.4% logic, 81.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C16A.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.146ns  (20.4% logic, 79.6% route), 2 logic levels.

 Constraint Details:

      1.146ns physical path delay SLICE_465 to D0_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -1.304ns skew less
      1.076ns feedback compensation requirement (totaling 0.204ns) by 0.942ns

 Physical Path Details:

      Data path SLICE_465 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20B.CLK to     R14C20B.Q0 SLICE_465 (from i_clk_c)
ROUTE        43     0.523     R14C20B.Q0 to      R8C16B.B0 r_globalRST
CTOF_DEL    ---     0.101      R8C16B.B0 to      R8C16B.F0 DataSPDT/mux_byte_D0/SLICE_539
ROUTE         1     0.389      R8C16B.F0 to  IOL_T16A.TXD2 byte_D0_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.146   (20.4% logic, 79.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20B.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.585   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.585   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.054ns meets timing requirement of 6.653ns by 6.707ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.596   (23.4% logic, 76.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.650   (49.5% logic, 50.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.558   (23.6% logic, 76.4% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.780   (47.3% logic, 52.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        25     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |     0.000 ns|     0.142 ns|   1  
                                        |             |             |
FREQUENCY NET "PIXCLK" 24.000000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.516 ns|   2  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.015 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 27 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 35
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_495.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_494.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_493.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_491.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 6

   Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "i_clk_c" 12.000000 MHz ;   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 212
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_495.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_494.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_493.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_6   Source: Serial_busP/SLICE_492.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_491.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_11   Source: Serial_busP/SLICE_497.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_10   Source: Serial_busP/SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_1   Source: Serial_busP/SLICE_490.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_6_0   Source: Serial_busN/SLICE_485.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_1_0   Source: Serial_busN/SLICE_483.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_11_0   Source: Serial_busN/SLICE_489.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_10_0   Source: SLICE_540.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 25
   Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9383 paths, 10 nets, and 3946 connections (97.10% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

