module eql_primitive (
    input wire i0, i1,
    output wire eq
);

    wire i0_n, i1_n, p0, p1;

    not unit1 (i0_n, i0);        
    not unit2 (i1_n, i1);      
    and unit3 (p0, i0_n, i1_n);     
    and unit4 (p1, i0, i1);     
    or  unit5 (eq, p0, p1);     

endmodule