Flow report for mem_cof
Sun Oct 11 08:21:05 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------+
; Flow Summary                                                       ;
+-------------------------+------------------------------------------+
; Flow Status             ; Successful - Sun Oct 11 08:21:05 2009    ;
; Quartus II Version      ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name           ; mem_cof                                  ;
; Top-level Entity Name   ; mem_cof                                  ;
; Family                  ; Cyclone                                  ;
; Device                  ; EP1C3T144C8                              ;
; Timing Models           ; Final                                    ;
; Met timing requirements ; Yes                                      ;
; Total logic elements    ; 1 / 2,910 ( < 1 % )                      ;
; Total pins              ; 42 / 104 ( 40 % )                        ;
; Total virtual pins      ; 0                                        ;
; Total memory bits       ; 64 / 59,904 ( < 1 % )                    ;
; Total PLLs              ; 0 / 1 ( 0 % )                            ;
+-------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/11/2009 08:20:41 ;
; Main task         ; Compilation         ;
; Revision Name     ; mem_cof             ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                 ;
+------------------------------------+------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                        ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 126665487391.125522044100520 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog                      ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim (Verilog)           ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                     ; 1 ps                         ; --            ; --          ; eda_simulation ;
; IP_TOOL_NAME                       ; Shift register (RAM-based)   ; --            ; --          ; --             ;
; IP_TOOL_VERSION                    ; 8.1                          ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP             ; 85                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                            ; --            ; --          ; --             ;
; MISC_FILE                          ; shift_ram.bsf                ; --            ; --          ; --             ;
; MISC_FILE                          ; shift_ram_bb.v               ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                     ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                       ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                          ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:04     ; 1.0                     ; 174 MB              ; 00:00:02                           ;
; Fitter                  ; 00:00:04     ; 1.0                     ; 184 MB              ; 00:00:03                           ;
; Assembler               ; 00:00:05     ; 1.0                     ; 140 MB              ; 00:00:05                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; 121 MB              ; 00:00:00                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 122 MB              ; 00:00:01                           ;
; Total                   ; 00:00:14     ; --                      ; --                  ; 00:00:11                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; 1ac3b3f00b504bb  ; Windows XP ; 5.1        ; i686           ;
; Fitter                  ; 1ac3b3f00b504bb  ; Windows XP ; 5.1        ; i686           ;
; Assembler               ; 1ac3b3f00b504bb  ; Windows XP ; 5.1        ; i686           ;
; Classic Timing Analyzer ; 1ac3b3f00b504bb  ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer      ; 1ac3b3f00b504bb  ; Windows XP ; 5.1        ; i686           ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off mem_cof -c mem_cof
quartus_fit --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof
quartus_asm --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof
quartus_tan --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof



