
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -10829.31

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -22.81

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -22.81

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_imm_a2[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_imm_a3[11]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_imm_a2[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.27    3.27 ^ core.CPU_imm_a2[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_imm_a2[11] (net)
                  0.03    0.00    3.27 ^ core.CPU_imm_a3[11]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.27   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.76    3.76   clock uncertainty
                          0.00    3.76   clock reconvergence pessimism
                                  3.76 ^ core.CPU_imm_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    3.72   library hold time
                                  3.72   data required time
-----------------------------------------------------------------------------
                                  3.72   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.45   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[11][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   591    1.46   13.42    9.67   12.67 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 13.42    0.00   12.67 ^ _10124_/A (sky130_fd_sc_hd__inv_1)
   464    1.04    0.00   21.17   33.85 v _10124_/Y (sky130_fd_sc_hd__inv_1)
                                         _04513_ (net)
                  0.00    0.00   33.85 v _10645_/A (sky130_fd_sc_hd__nand3_1)
    31    0.08    0.78    0.52   34.37 ^ _10645_/Y (sky130_fd_sc_hd__nand3_1)
                                         _05014_ (net)
                  0.78    0.00   34.37 ^ _10879_/A1 (sky130_fd_sc_hd__o221ai_1)
     1    0.00    0.23    0.21   34.58 v _10879_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _00597_ (net)
                  0.23    0.00   34.58 v core.CPU_Xreg_value_a4[11][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 34.58   data arrival time

                  0.00    9.45    9.45   clock clk (rise edge)
                          3.00   12.45   clock network delay (ideal)
                         -0.47   11.98   clock uncertainty
                          0.00   11.98   clock reconvergence pessimism
                                 11.98 ^ core.CPU_Xreg_value_a4[11][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.20   11.77   library setup time
                                 11.77   data required time
-----------------------------------------------------------------------------
                                 11.77   data required time
                                -34.58   data arrival time
-----------------------------------------------------------------------------
                                -22.81   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[11][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   591    1.46   13.42    9.67   12.67 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 13.42    0.00   12.67 ^ _10124_/A (sky130_fd_sc_hd__inv_1)
   464    1.04    0.00   21.17   33.85 v _10124_/Y (sky130_fd_sc_hd__inv_1)
                                         _04513_ (net)
                  0.00    0.00   33.85 v _10645_/A (sky130_fd_sc_hd__nand3_1)
    31    0.08    0.78    0.52   34.37 ^ _10645_/Y (sky130_fd_sc_hd__nand3_1)
                                         _05014_ (net)
                  0.78    0.00   34.37 ^ _10879_/A1 (sky130_fd_sc_hd__o221ai_1)
     1    0.00    0.23    0.21   34.58 v _10879_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _00597_ (net)
                  0.23    0.00   34.58 v core.CPU_Xreg_value_a4[11][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 34.58   data arrival time

                  0.00    9.45    9.45   clock clk (rise edge)
                          3.00   12.45   clock network delay (ideal)
                         -0.47   11.98   clock uncertainty
                          0.00   11.98   clock reconvergence pessimism
                                 11.98 ^ core.CPU_Xreg_value_a4[11][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.20   11.77   library setup time
                                 11.77   data required time
-----------------------------------------------------------------------------
                                 11.77   data required time
                                -34.58   data arrival time
-----------------------------------------------------------------------------
                                -22.81   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.20e-03   4.22e-04   1.45e-08   8.62e-03  73.0%
Combinational          1.16e-03   2.03e-03   1.04e-08   3.19e-03  27.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.36e-03   2.45e-03   2.49e-08   1.18e-02 100.0%
                          79.2%      20.8%       0.0%
