{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672067272002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672067272003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 23:07:51 2022 " "Processing started: Mon Dec 26 23:07:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672067272003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672067272003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672067272003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1672067272190 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' tb_counter.v(17) " "Verilog HDL syntax error at tb_counter.v(17) near text '" {  } { { "../sim/tb_counter.v" "" { Text "D:/FPGA/FPGA_text/7_counter/sim/tb_counter.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1672067272220 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \")\" tb_counter.v(17) " "Verilog HDL syntax error at tb_counter.v(17) near text \"'\";  expecting \")\"" {  } { { "../sim/tb_counter.v" "" { Text "D:/FPGA/FPGA_text/7_counter/sim/tb_counter.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1672067272221 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tb_counter tb_counter.v(2) " "Ignored design unit \"tb_counter\" at tb_counter.v(2) due to previous errors" {  } { { "../sim/tb_counter.v" "" { Text "D:/FPGA/FPGA_text/7_counter/sim/tb_counter.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1672067272221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_text/7_counter/sim/tb_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/fpga_text/7_counter/sim/tb_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672067272221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_text/7_counter/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_text/7_counter/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/FPGA/FPGA_text/7_counter/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672067272224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672067272224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672067272264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 26 23:07:52 2022 " "Processing ended: Mon Dec 26 23:07:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672067272264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672067272264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672067272264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672067272264 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672067272831 ""}
