Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto db510e6f95be439180a510813d312943 --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_montgomery_behav xil_defaultlib.tb_montgomery xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 103 differs from formal bit length 102 for port a [/users/start2016/r0594518/Desktop/Merger/package/rsa-project/src/rtl/adder.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carryselect
Compiling module xil_defaultlib.carryselectlast
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.montgomery
Compiling module xil_defaultlib.tb_montgomery
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_montgomery_behav
