Initializing gui preferences from file  /home/ks3379@drexel.edu/.synopsys_icc_prefs.tcl
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> source scripts/init_design_icc.tcl
Error: No Milkyway library is open. (UID-666)
Start to load technology file /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf.
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf has been loaded successfully.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/opt/synopsys/2016/icc/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/standard.sldb'
Type of creating bus for undefined cells : 0
Warning: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:03, CPU =    0:00:02

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:02, CPU =    0:00:02
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
INFO: net in module dff_s_SIZE1_3 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_4 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_5 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_1 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffrl_async_SIZE1_1 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_1 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_1 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_6 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_7 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_2 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_3 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_4 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_5 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_6 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_7 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_8 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_9 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_10 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_11 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_12 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_2 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_3 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_4 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_5 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_13 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_14 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_15 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_6 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_8 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_7 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_2 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_16 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_3 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_9 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_10 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_11 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_12 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_13 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_14 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_15 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_16 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_17 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_18 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_19 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_20 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_21 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_22 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_23 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_24 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_25 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_26 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_27 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_28 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_17 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_18 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_19 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_20 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_21 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_22 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_23 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_24 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_25 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_26 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_27 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_28 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_29 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_30 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffrl_async_SIZE1_2 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_29 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_1 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module mul_bodec_1 renamed from \b[15] to b[15]1 because of name conflict
INFO: net in module mul_bodec_1 renamed from \b[13] to b[13]1 because of name conflict
INFO: net in module mul_bodec_1 renamed from \b[11] to b[11]1 because of name conflict
INFO: net in module mul_bodec_1 renamed from \b[9] to b[9]1 because of name conflict
INFO: net in module mul_bodec_1 renamed from \b[7] to b[7]1 because of name conflict
INFO: net in module mul_bodec_1 renamed from \b[5] to b[5]1 because of name conflict
INFO: net in module mul_bodec_1 renamed from \b[3] to b[3]1 because of name conflict
INFO: net in module mul_bodec_1 renamed from \b[1] to b[1]1 because of name conflict
INFO: net in module mul_bodec_2 renamed from \b[15] to b[15]1 because of name conflict
INFO: net in module mul_bodec_2 renamed from \b[13] to b[13]1 because of name conflict
INFO: net in module mul_bodec_2 renamed from \b[11] to b[11]1 because of name conflict
INFO: net in module mul_bodec_2 renamed from \b[9] to b[9]1 because of name conflict
INFO: net in module mul_bodec_2 renamed from \b[7] to b[7]1 because of name conflict
INFO: net in module mul_bodec_2 renamed from \b[5] to b[5]1 because of name conflict
INFO: net in module mul_bodec_2 renamed from \b[3] to b[3]1 because of name conflict
INFO: net in module mul_bodec_2 renamed from \b[1] to b[1]1 because of name conflict
INFO: net in module dff_s_SIZE1_2 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module mul_bodec_3 renamed from \b[15] to b[15]1 because of name conflict
INFO: net in module mul_bodec_3 renamed from \b[13] to b[13]1 because of name conflict
INFO: net in module mul_bodec_3 renamed from \b[11] to b[11]1 because of name conflict
INFO: net in module mul_bodec_3 renamed from \b[9] to b[9]1 because of name conflict
INFO: net in module mul_bodec_3 renamed from \b[7] to b[7]1 because of name conflict
INFO: net in module mul_bodec_3 renamed from \b[5] to b[5]1 because of name conflict
INFO: net in module mul_bodec_3 renamed from \b[3] to b[3]1 because of name conflict
INFO: net in module mul_bodec_3 renamed from \b[1] to b[1]1 because of name conflict
INFO: net in module mul_bodec_0 renamed from \b[15] to b[15]1 because of name conflict
INFO: net in module mul_bodec_0 renamed from \b[13] to b[13]1 because of name conflict
INFO: net in module mul_bodec_0 renamed from \b[11] to b[11]1 because of name conflict
INFO: net in module mul_bodec_0 renamed from \b[9] to b[9]1 because of name conflict
INFO: net in module mul_bodec_0 renamed from \b[7] to b[7]1 because of name conflict
INFO: net in module mul_bodec_0 renamed from \b[5] to b[5]1 because of name conflict
INFO: net in module mul_bodec_0 renamed from \b[3] to b[3]1 because of name conflict
INFO: net in module mul_bodec_0 renamed from \b[1] to b[1]1 because of name conflict
INFO: net in module dffr_s_SIZE1_4 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_5 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_6 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_7 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_8 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_9 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_31 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_32 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_33 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_34 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_35 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_36 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_37 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_38 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_39 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_40 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_41 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_42 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_43 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_44 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_45 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_46 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_47 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_48 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_49 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_50 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_51 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_52 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_53 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_54 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_55 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_56 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_57 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_58 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_59 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_8 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_9 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_60 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_61 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_62 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_30 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_63 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_64 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_65 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_66 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_67 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_68 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_69 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_70 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_71 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_72 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_73 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_74 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_75 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_76 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_77 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_78 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_79 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_80 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_81 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_82 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_83 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_84 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_85 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_86 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_87 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffrl_async_SIZE1_3 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module fpu_add_exp_dp_DW01_add_3 renamed from \SUM[11] to SUM[11]1 because of name conflict
INFO: net in module dffe_s_SIZE1_88 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_89 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_90 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_91 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_92 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_93 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_94 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_95 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_96 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_97 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_98 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_99 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_100 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_101 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_102 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_103 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_104 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_105 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_106 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_107 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_108 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_109 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_110 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_111 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_112 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_113 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_114 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_115 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_116 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_117 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_118 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_119 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_120 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_121 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_122 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_123 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_124 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_125 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_126 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_10 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_127 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_128 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_129 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_130 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_131 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_132 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_133 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_134 renamed from \so[0] to so[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_135 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_136 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_137 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_138 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_139 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_140 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_141 renamed from \so[0] to so[0]1 because of name conflict
INFO: net in module dffe_s_SIZE1_0 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffrl_async_SIZE1_4 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_11 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_12 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_13 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_14 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffre_s_SIZE1_0 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_31 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dff_s_SIZE1_0 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffr_s_SIZE1_0 renamed from \q[0] to q[0]1 because of name conflict
INFO: net in module dffrl_async_SIZE1_0 renamed from \q[0] to q[0]1 because of name conflict
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'fpu.CEL' now...
Total number of cell instances: 39642
Total number of nets: 40199
Total number of ports: 290 (include 0 PG ports)
Total number of hierarchical cell instances: 3572

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:02, CPU =    0:00:01
Preparing data for query................... 
Information: Read verilog completed successfully.
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3572 designs)            fpu.CEL, etc
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db

 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
 Info: hierarchy_separator was changed to /
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_initial. (UIG-5)
1
icc_shell> source scripts/floorplan_icc.tcl > floorplan.logGRC reference (3328,3328), dimensions (1672, 1672)
39642 cells out of bound
39642 cells out of bound

icc_shell> source scripts/place_icc.tcl > place.log
icc_shell> source scripts/route_icc.tcl >
Error: extra positional option '>' (CMD-012)
icc_shell> source scripts/route_icc.tcl > route.log********* router params **********
** Layer Extra Cost:
  layerExtraCostByRC : 0
  (polyCont,via1, .. ,via14)ExtraCost :  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  (poly,m1, .. ,m15)ExtraCost :  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
** Design Rule
  diagonalDRC : 1
  diagonalMinWidth : 1
  ignoreNotchDRC : 1
  ignoreFrozenNetDRC : 0
  fillNotch : 1
  blockageAsFatWire : 1
  stdCellBlockageAsThin : 0
  wideMacroPinAsFatWire : 0
  checkMergedFatWire : 2
  checkTopPinMinArea : 1
  checkCellPinMinArea : 0
  minAreaMode2WaivingMode : 0
  hardMinLayerConx : 0
  viaOverMaxLayer : 1
  hardMaxLayerConx : 2
  wrongWayNoVia : 0
  rotateLineViaArray : -1
  lineViaFollowPrefDir : 0
  noOffsetFatVia : 0
** Routing Rule/Cost
  accessPolyPin : 1
  polyWireCost : 0
  m1WireCost : 1
  m2WireCost : 1
  offGridCost : 1
  wrongWayExtraCost : 0
  limitPolyLength : 0
  limitM1Length : 0
  limitM2Length : 0
  limitM3Length : 0
  limitM4Length : 0
  ignoreViaRegion : 0
  timingSpace : 0
  lessMinAreaStackCost : 0
  defaultWidthForStub : 0
  layerLengthLimit : -1
  ignoreTopBndy : 0
  macroPinCenterConn : 0
  portSingleConn : 0
  dontShortDiffEEQ : 0
  doProbeConx : 0
  adjustLineViaArray : 0
  noOffGridRouting : 0
  shiftVarWidthWire : 0
  avoidWireOverlap : 0
  dontMakePinFat : 0
  dontRotateVia : 0
  maxTieOffDistance : 10
  readMetalBlockageLayer : 0
** Charge-Collecting Antenna
  doAntennaConx : 0
** Routing Flow
  rerunDRC : 0
  resetWidth : 0
  checkVarWidth : 1
  timeLimit : -1
  autoSaveInterval : 120
  reportLimit : 200
  resetMinMaxLayer : 0
  connBrokenNet : 1
  connTieOff : 1
  useDanglingWire : 0
  rerouteUserWire : 0
  trimUserAntenna : 0
  lowSkewClkRoute : 1
** VarRouteRule/Tapering
  feedThruPinTaper : 0
  wideWireToInputPin : 0
  wideWireToOutputPin : 0
  wideWireToMacroPin : 0
  wideWireToPadPin : -1
  wideWireToTopPin : -1
  wideWireWidthAsMin : 0
  ignoreVarSpacingToPG : 0
  varSpacingToSameNet : 0
  fatSpacingToSameNet : 1
  alwaysExtendWideWire : 0
  pinTaperMode : 1
  pinTaperLengthLimit : 10
** Special Mode
  maxOffGridTrack : 0
  fixMinEdgeLengthByFilling : 0
  ultraWideWireMode : 0
********* router params **********

 Add [VIA89] 's rotated via as default via on Lay VIA8 

 Add [VIA89_C] 's rotated via as default via on Lay VIA8 

 Add [VIA78SQ_C] 's rotated via as default via on Lay VIA7 

 Add [VIA67SQ_C] 's rotated via as default via on Lay VIA6 

 Add [VIA56SQ_C] 's rotated via as default via on Lay VIA5 

 Add [VIA45SQ_C] 's rotated via as default via on Lay VIA4 

 Add [VIA34SQ_C] 's rotated via as default via on Lay VIA3 

 Add [VIA23SQ_C] 's rotated via as default via on Lay VIA2 

 Add [VIA12SQ_C] 's rotated via as default via on Lay VIA1 
  Multiple default via [VIA89] for layer(VIA8)
  Multiple default via [VIA89_C] for layer(VIA8)
	Alternate via(VIA89-R) for layer(VIA8)
	Alternate via(VIA89) for layer(VIA8)
	Alternate via(VIA89_C-R) for layer(VIA8)
	Alternate via(VIA78LG-R) for layer(VIA7)
	Alternate via(VIA78LG) for layer(VIA7)
	Alternate via(VIA78BAR-R) for layer(VIA7)
	Alternate via(VIA78BAR) for layer(VIA7)
	Alternate via(VIA78SQ-R) for layer(VIA7)
	Alternate via(VIA78SQ) for layer(VIA7)
	Alternate via(VIA78LG_C-R) for layer(VIA7)
	Alternate via(VIA78LG_C) for layer(VIA7)
	Alternate via(VIA78BAR_C-R) for layer(VIA7)
	Alternate via(VIA78BAR_C) for layer(VIA7)
	Alternate via(VIA78SQ_C-R) for layer(VIA7)
	Alternate via(VIA67LG-R) for layer(VIA6)
	Alternate via(VIA67LG) for layer(VIA6)
	Alternate via(VIA67BAR-R) for layer(VIA6)
	Alternate via(VIA67BAR) for layer(VIA6)
	Alternate via(VIA67SQ-R) for layer(VIA6)
	Alternate via(VIA67SQ) for layer(VIA6)
	Alternate via(VIA67LG_C-R) for layer(VIA6)
	Alternate via(VIA67LG_C) for layer(VIA6)
	Alternate via(VIA67BAR_C-R) for layer(VIA6)
	Alternate via(VIA67BAR_C) for layer(VIA6)
	Alternate via(VIA67SQ_C-R) for layer(VIA6)
	Alternate via(VIA56LG-R) for layer(VIA5)
	Alternate via(VIA56LG) for layer(VIA5)
	Alternate via(VIA56BAR-R) for layer(VIA5)
	Alternate via(VIA56BAR) for layer(VIA5)
	Alternate via(VIA56SQ-R) for layer(VIA5)
	Alternate via(VIA56SQ) for layer(VIA5)
	Alternate via(VIA56LG_C-R) for layer(VIA5)
	Alternate via(VIA56LG_C) for layer(VIA5)
	Alternate via(VIA56BAR_C-R) for layer(VIA5)
	Alternate via(VIA56BAR_C) for layer(VIA5)
	Alternate via(VIA56SQ_C-R) for layer(VIA5)
	Alternate via(VIA45LG-R) for layer(VIA4)
	Alternate via(VIA45LG) for layer(VIA4)
	Alternate via(VIA45BAR-R) for layer(VIA4)
	Alternate via(VIA45BAR) for layer(VIA4)
	Alternate via(VIA45SQ-R) for layer(VIA4)
	Alternate via(VIA45SQ) for layer(VIA4)
	Alternate via(VIA45LG_C-R) for layer(VIA4)
	Alternate via(VIA45LG_C) for layer(VIA4)
	Alternate via(VIA45BAR_C-R) for layer(VIA4)
	Alternate via(VIA45BAR_C) for layer(VIA4)
	Alternate via(VIA45SQ_C-R) for layer(VIA4)
	Alternate via(VIA34LG-R) for layer(VIA3)
	Alternate via(VIA34LG) for layer(VIA3)
	Alternate via(VIA34BAR-R) for layer(VIA3)
	Alternate via(VIA34BAR) for layer(VIA3)
	Alternate via(VIA34SQ-R) for layer(VIA3)
	Alternate via(VIA34SQ) for layer(VIA3)
	Alternate via(VIA34LG_C-R) for layer(VIA3)
	Alternate via(VIA34LG_C) for layer(VIA3)
	Alternate via(VIA34BAR_C-R) for layer(VIA3)
	Alternate via(VIA34BAR_C) for layer(VIA3)
	Alternate via(VIA34SQ_C-R) for layer(VIA3)
	Alternate via(VIA23LG-R) for layer(VIA2)
	Alternate via(VIA23LG) for layer(VIA2)
	Alternate via(VIA23BAR-R) for layer(VIA2)
	Alternate via(VIA23BAR) for layer(VIA2)
	Alternate via(VIA23SQ-R) for layer(VIA2)
	Alternate via(VIA23SQ) for layer(VIA2)
	Alternate via(VIA23LG_C-R) for layer(VIA2)
	Alternate via(VIA23LG_C) for layer(VIA2)
	Alternate via(VIA23BAR_C-R) for layer(VIA2)
	Alternate via(VIA23BAR_C) for layer(VIA2)
	Alternate via(VIA23SQ_C-R) for layer(VIA2)
	Alternate via(VIA12LG-R) for layer(VIA1)
	Alternate via(VIA12LG) for layer(VIA1)
	Alternate via(VIA12BAR-R) for layer(VIA1)
	Alternate via(VIA12BAR) for layer(VIA1)
	Alternate via(VIA12SQ-R) for layer(VIA1)
	Alternate via(VIA12SQ) for layer(VIA1)
	Alternate via(VIA12LG_C-R) for layer(VIA1)
	Alternate via(VIA12LG_C) for layer(VIA1)
	Alternate via(VIA12BAR_C-R) for layer(VIA1)
	Alternate via(VIA12BAR_C) for layer(VIA1)
	Alternate via(VIA12SQ_C-R) for layer(VIA1)
Reading spacing rules from lib properties (create_lib_property)

Reading wire end grids from technolgy file

Reading jog to jog spacing from technology file
GROUND Net (VSS)
POWER Net (VDDA)
release 56 cache blocks
There are NO POLY pins
Maximum Pitch (4864) too large, adjust
# Routing Layers = 10 , Maximum Pitch = 304 [X:304, Y:304]m(304,304)
Max. FatWireThreshold = 3705
  cut  Layer[0] = CO
  wire Layer[0] = M1 (H,1,1)
  cut  Layer[1] = VIA1
  wire Layer[1] = M2 (V,1,0)
  cut  Layer[2] = VIA2
  wire Layer[2] = M3 (H,1,0)
  cut  Layer[3] = VIA3
  wire Layer[3] = M4 (V,1,0)
  cut  Layer[4] = VIA4
  wire Layer[4] = M5 (H,1,0)
  cut  Layer[5] = VIA5
  wire Layer[5] = M6 (V,1,0)
  cut  Layer[6] = VIA6
  wire Layer[6] = M7 (H,1,0)
  cut  Layer[7] = VIA7
  wire Layer[7] = M8 (V,1,0)
  cut  Layer[8] = VIA8
  wire Layer[8] = M9 (H,1,0)
  cut  Layer[9] = VIARDL
  wire Layer[9] = MRDL (V,1,0)
GRC-Dim: (1672,1672)
Layer (M1) pitch (0.152) : wire-via(0.105) via-via(0.110)
Layer (M3) pitch (0.304) : wire-via(0.139) via-via(0.166)
Layer (M4) pitch (0.304) : wire-via(0.139) via-via(0.166)
Layer (M5) pitch (0.608) : wire-via(0.139) via-via(0.166)
Layer (M6) pitch (0.608) : wire-via(0.139) via-via(0.166)
Layer (M7) pitch (1.216) : wire-via(0.139) via-via(0.166)
Layer (M8) pitch (1.216) : wire-via(0.179) via-via(0.246)
SBox [  0,  0..  4,  4 of 100,100] Violations =  339
SBox [  0,  4..  4,  8 of 100,100] Violations =  480
SBox [  0,  8..  4, 13 of 100,100] Violations =  467
SBox [  0, 12..  4, 17 of 100,100] Violations =  507
SBox [  0, 17..  4, 21 of 100,100] Violations =  343
SBox [  0, 21..  4, 26 of 100,100] Violations =  433
SBox [  0, 25..  4, 30 of 100,100] Violations =  417
SBox [  0, 30..  4, 34 of 100,100] Violations =  488
SBox [  0, 34..  4, 39 of 100,100] Violations =  473
SBox [  0, 38..  4, 43 of 100,100] Violations =  434
SBox [  0, 43..  4, 47 of 100,100] Violations =  284
SBox [  0, 47..  4, 52 of 100,100] Violations =  438
SBox [  0, 51..  4, 56 of 100,100] Violations =  408
SBox [  0, 56..  4, 60 of 100,100] Violations =  465
SBox [  0, 60..  4, 65 of 100,100] Violations =  451
SBox [  0, 64..  4, 69 of 100,100] Violations =  444
SBox [  0, 69..  4, 73 of 100,100] Violations =  437
SBox [  0, 73..  4, 78 of 100,100] Violations =  397
SBox [  0, 77..  4, 82 of 100,100] Violations =  358
SBox [  0, 82..  4, 86 of 100,100] Violations =  318
SBox [  0, 86..  4, 91 of 100,100] Violations =  389
SBox [  0, 90..  4, 95 of 100,100] Violations =  426
SBox [  0, 95..  4, 99 of 100,100] Violations =  319
SBox [  0, 99..  4,101 of 100,100] Violations =    3
SBox [  4,  0..  8,  4 of 100,100] Violations =  491
SBox [  4,  4..  8,  8 of 100,100] Violations =  675
SBox [  4,  8..  8, 13 of 100,100] Violations =  693
SBox [  4, 12..  8, 17 of 100,100] Violations =  704
  Checked       28/576 SBoxes, Violations =      11739 

SBox [  4, 17..  8, 21 of 100,100] Violations =  680
SBox [  4, 21..  8, 26 of 100,100] Violations =  643
SBox [  4, 25..  8, 30 of 100,100] Violations =  615
SBox [  4, 30..  8, 34 of 100,100] Violations =  667
SBox [  4, 34..  8, 39 of 100,100] Violations =  693
SBox [  4, 38..  8, 43 of 100,100] Violations =  662
SBox [  4, 43..  8, 47 of 100,100] Violations =  563
SBox [  4, 47..  8, 52 of 100,100] Violations =  666
SBox [  4, 51..  8, 56 of 100,100] Violations =  613
SBox [  4, 56..  8, 60 of 100,100] Violations =  656
SBox [  4, 60..  8, 65 of 100,100] Violations =  664
SBox [  4, 64..  8, 69 of 100,100] Violations =  619
SBox [  4, 69..  8, 73 of 100,100] Violations =  666
SBox [  4, 73..  8, 78 of 100,100] Violations =  641
SBox [  4, 77..  8, 82 of 100,100] Violations =  425
SBox [  4, 82..  8, 86 of 100,100] Violations =  648
SBox [  4, 86..  8, 91 of 100,100] Violations =  611
SBox [  4, 90..  8, 95 of 100,100] Violations =  657
SBox [  4, 95..  8, 99 of 100,100] Violations =  502
SBox [  4, 99..  8,101 of 100,100] Violations =    2
SBox [  8,  0.. 13,  4 of 100,100] Violations =  461
SBox [  8,  4.. 13,  8 of 100,100] Violations =  640
SBox [  8,  8.. 13, 13 of 100,100] Violations =  647
SBox [  8, 12.. 13, 17 of 100,100] Violations =  683
SBox [  8, 17.. 13, 21 of 100,100] Violations =  613
SBox [  8, 21.. 13, 26 of 100,100] Violations =  540
SBox [  8, 25.. 13, 30 of 100,100] Violations =  516
SBox [  8, 30.. 13, 34 of 100,100] Violations =  512
  Checked       56/576 SBoxes, Violations =      27242 

SBox [  8, 34.. 13, 39 of 100,100] Violations =  570
SBox [  8, 38.. 13, 43 of 100,100] Violations =  663
SBox [  8, 43.. 13, 47 of 100,100] Violations =  558
SBox [  8, 47.. 13, 52 of 100,100] Violations =  618
SBox [  8, 51.. 13, 56 of 100,100] Violations =  564
SBox [  8, 56.. 13, 60 of 100,100] Violations =  618
SBox [  8, 60.. 13, 65 of 100,100] Violations =  613
SBox [  8, 64.. 13, 69 of 100,100] Violations =  687
SBox [  8, 69.. 13, 73 of 100,100] Violations =  639
SBox [  8, 73.. 13, 78 of 100,100] Violations =  666
SBox [  8, 77.. 13, 82 of 100,100] Violations =  468
SBox [  8, 82.. 13, 86 of 100,100] Violations =  665
SBox [  8, 86.. 13, 91 of 100,100] Violations =  638
SBox [  8, 90.. 13, 95 of 100,100] Violations =  598
SBox [  8, 95.. 13, 99 of 100,100] Violations =  479
SBox [ 12,  0.. 17,  4 of 100,100] Violations =  427
SBox [ 12,  4.. 17,  8 of 100,100] Violations =  694
SBox [ 12,  8.. 17, 13 of 100,100] Violations =  720
SBox [ 12, 12.. 17, 17 of 100,100] Violations =  720
SBox [ 12, 17.. 17, 21 of 100,100] Violations =  652
SBox [ 12, 21.. 17, 26 of 100,100] Violations =  625
SBox [ 12, 25.. 17, 30 of 100,100] Violations =  587
SBox [ 12, 30.. 17, 34 of 100,100] Violations =  596
SBox [ 12, 34.. 17, 39 of 100,100] Violations =  579
SBox [ 12, 38.. 17, 43 of 100,100] Violations =  619
SBox [ 12, 43.. 17, 47 of 100,100] Violations =  603
SBox [ 12, 47.. 17, 52 of 100,100] Violations =  649
  Checked       84/576 SBoxes, Violations =      42899 

SBox [ 12, 51.. 17, 56 of 100,100] Violations =  611
SBox [ 12, 56.. 17, 60 of 100,100] Violations =  700
SBox [ 12, 60.. 17, 65 of 100,100] Violations =  590
SBox [ 12, 64.. 17, 69 of 100,100] Violations =  558
SBox [ 12, 69.. 17, 73 of 100,100] Violations =  610
SBox [ 12, 73.. 17, 78 of 100,100] Violations =  555
SBox [ 12, 77.. 17, 82 of 100,100] Violations =  504
SBox [ 12, 82.. 17, 86 of 100,100] Violations =  696
SBox [ 12, 86.. 17, 91 of 100,100] Violations =  565
SBox [ 12, 90.. 17, 95 of 100,100] Violations =  613
SBox [ 12, 95.. 17, 99 of 100,100] Violations =  534
SBox [ 17,  0.. 21,  4 of 100,100] Violations =  441
SBox [ 17,  4.. 21,  8 of 100,100] Violations =  617
SBox [ 17,  8.. 21, 13 of 100,100] Violations =  733
SBox [ 17, 12.. 21, 17 of 100,100] Violations =  666
SBox [ 17, 17.. 21, 21 of 100,100] Violations =  610
SBox [ 17, 21.. 21, 26 of 100,100] Violations =  656
SBox [ 17, 25.. 21, 30 of 100,100] Violations =  589
SBox [ 17, 30.. 21, 34 of 100,100] Violations =  618
SBox [ 17, 34.. 21, 39 of 100,100] Violations =  635
SBox [ 17, 38.. 21, 43 of 100,100] Violations =  704
SBox [ 17, 43.. 21, 47 of 100,100] Violations =  605
SBox [ 17, 47.. 21, 52 of 100,100] Violations =  666
SBox [ 17, 51.. 21, 56 of 100,100] Violations =  640
SBox [ 17, 56.. 21, 60 of 100,100] Violations =  639
SBox [ 17, 60.. 21, 65 of 100,100] Violations =  618
SBox [ 17, 64.. 21, 69 of 100,100] Violations =  679
  Checked      112/576 SBoxes, Violations =      58633 

SBox [ 17, 69.. 21, 73 of 100,100] Violations =  634
SBox [ 17, 73.. 21, 78 of 100,100] Violations =  476
SBox [ 17, 77.. 21, 82 of 100,100] Violations =  491
SBox [ 17, 82.. 21, 86 of 100,100] Violations =  664
SBox [ 17, 86.. 21, 91 of 100,100] Violations =  606
SBox [ 17, 90.. 21, 95 of 100,100] Violations =  629
SBox [ 17, 95.. 21, 99 of 100,100] Violations =  524
SBox [ 21,  0.. 26,  4 of 100,100] Violations =  507
SBox [ 21,  4.. 26,  8 of 100,100] Violations =  672
SBox [ 21,  8.. 26, 13 of 100,100] Violations =  673
SBox [ 21, 12.. 26, 17 of 100,100] Violations =  695
SBox [ 21, 17.. 26, 21 of 100,100] Violations =  617
SBox [ 21, 21.. 26, 26 of 100,100] Violations =  687
SBox [ 21, 25.. 26, 30 of 100,100] Violations =  683
SBox [ 21, 30.. 26, 34 of 100,100] Violations =  649
SBox [ 21, 34.. 26, 39 of 100,100] Violations =  562
SBox [ 21, 38.. 26, 43 of 100,100] Violations =  669
SBox [ 21, 43.. 26, 47 of 100,100] Violations =  612
SBox [ 21, 47.. 26, 52 of 100,100] Violations =  676
SBox [ 21, 51.. 26, 56 of 100,100] Violations =  627
SBox [ 21, 56.. 26, 60 of 100,100] Violations =  576
SBox [ 21, 60.. 26, 65 of 100,100] Violations =  628
SBox [ 21, 64.. 26, 69 of 100,100] Violations =  497
SBox [ 21, 69.. 26, 73 of 100,100] Violations =  477
SBox [ 21, 73.. 26, 78 of 100,100] Violations =  431
SBox [ 21, 77.. 26, 82 of 100,100] Violations =  635
SBox [ 21, 82.. 26, 86 of 100,100] Violations =  591
  Checked      140/576 SBoxes, Violations =      73912 

SBox [ 21, 86.. 26, 91 of 100,100] Violations =  588
SBox [ 21, 90.. 26, 95 of 100,100] Violations =  648
SBox [ 21, 95.. 26, 99 of 100,100] Violations =  504
SBox [ 25,  0.. 30,  4 of 100,100] Violations =  398
SBox [ 25,  4.. 30,  8 of 100,100] Violations =  643
SBox [ 25,  8.. 30, 13 of 100,100] Violations =  588
SBox [ 25, 12.. 30, 17 of 100,100] Violations =  669
SBox [ 25, 17.. 30, 21 of 100,100] Violations =  569
SBox [ 25, 21.. 30, 26 of 100,100] Violations =  688
SBox [ 25, 25.. 30, 30 of 100,100] Violations =  659
SBox [ 25, 30.. 30, 34 of 100,100] Violations =  629
SBox [ 25, 34.. 30, 39 of 100,100] Violations =  719
SBox [ 25, 38.. 30, 43 of 100,100] Violations =  590
SBox [ 25, 43.. 30, 47 of 100,100] Violations =  497
SBox [ 25, 47.. 30, 52 of 100,100] Violations =  463
SBox [ 25, 51.. 30, 56 of 100,100] Violations =  542
SBox [ 25, 56.. 30, 60 of 100,100] Violations =  492
SBox [ 25, 60.. 30, 65 of 100,100] Violations =  401
SBox [ 25, 64.. 30, 69 of 100,100] Violations =  427
SBox [ 25, 69.. 30, 73 of 100,100] Violations =  494
SBox [ 25, 73.. 30, 78 of 100,100] Violations =  633
SBox [ 25, 77.. 30, 82 of 100,100] Violations =  654
SBox [ 25, 82.. 30, 86 of 100,100] Violations =  518
SBox [ 25, 86.. 30, 91 of 100,100] Violations =  636
SBox [ 25, 90.. 30, 95 of 100,100] Violations =  649
SBox [ 25, 95.. 30, 99 of 100,100] Violations =  511
SBox [ 25, 99.. 30,101 of 100,100] Violations =    3
  Checked      168/576 SBoxes, Violations =      87912 

SBox [ 30,  0.. 34,  4 of 100,100] Violations =  495
SBox [ 30,  4.. 34,  8 of 100,100] Violations =  751
SBox [ 30,  8.. 34, 13 of 100,100] Violations =  833
SBox [ 30, 12.. 34, 17 of 100,100] Violations =  655
SBox [ 30, 17.. 34, 21 of 100,100] Violations =  658
SBox [ 30, 21.. 34, 26 of 100,100] Violations =  614
SBox [ 30, 25.. 34, 30 of 100,100] Violations =  554
SBox [ 30, 30.. 34, 34 of 100,100] Violations =  675
SBox [ 30, 34.. 34, 39 of 100,100] Violations =  694
SBox [ 30, 38.. 34, 43 of 100,100] Violations =  661
SBox [ 30, 43.. 34, 47 of 100,100] Violations =  709
SBox [ 30, 47.. 34, 52 of 100,100] Violations =  434
SBox [ 30, 51.. 34, 56 of 100,100] Violations =  368
SBox [ 30, 56.. 34, 60 of 100,100] Violations =  424
SBox [ 30, 60.. 34, 65 of 100,100] Violations =  378
SBox [ 30, 64.. 34, 69 of 100,100] Violations =  510
SBox [ 30, 69.. 34, 73 of 100,100] Violations =  404
SBox [ 30, 73.. 34, 78 of 100,100] Violations =  572
SBox [ 30, 77.. 34, 82 of 100,100] Violations =  641
SBox [ 30, 82.. 34, 86 of 100,100] Violations =  598
SBox [ 30, 86.. 34, 91 of 100,100] Violations =  666
SBox [ 30, 90.. 34, 95 of 100,100] Violations =  659
SBox [ 30, 95.. 34, 99 of 100,100] Violations =  492
SBox [ 30, 99.. 34,101 of 100,100] Violations =    3
SBox [ 34,  0.. 39,  4 of 100,100] Violations =  620
SBox [ 34,  4.. 39,  8 of 100,100] Violations =  609
SBox [ 34,  8.. 39, 13 of 100,100] Violations =  744
SBox [ 34, 12.. 39, 17 of 100,100] Violations =  626
  Checked      196/576 SBoxes, Violations =     103111 

SBox [ 34, 17.. 39, 21 of 100,100] Violations =  694
SBox [ 34, 21.. 39, 26 of 100,100] Violations =  661
SBox [ 34, 25.. 39, 30 of 100,100] Violations =  552
SBox [ 34, 30.. 39, 34 of 100,100] Violations =  605
SBox [ 34, 34.. 39, 39 of 100,100] Violations =  675
SBox [ 34, 38.. 39, 43 of 100,100] Violations =  663
SBox [ 34, 43.. 39, 47 of 100,100] Violations =  796
SBox [ 34, 47.. 39, 52 of 100,100] Violations =  728
SBox [ 34, 51.. 39, 56 of 100,100] Violations =  576
SBox [ 34, 56.. 39, 60 of 100,100] Violations =  448
SBox [ 34, 60.. 39, 65 of 100,100] Violations =  419
SBox [ 34, 64.. 39, 69 of 100,100] Violations =  570
SBox [ 34, 69.. 39, 73 of 100,100] Violations =  476
SBox [ 34, 73.. 39, 78 of 100,100] Violations =  510
SBox [ 34, 77.. 39, 82 of 100,100] Violations =  581
SBox [ 34, 82.. 39, 86 of 100,100] Violations =  591
SBox [ 34, 86.. 39, 91 of 100,100] Violations =  656
SBox [ 34, 90.. 39, 95 of 100,100] Violations =  606
SBox [ 34, 95.. 39, 99 of 100,100] Violations =  513
SBox [ 34, 99.. 39,101 of 100,100] Violations =    6
SBox [ 38,  0.. 43,  4 of 100,100] Violations =  430
SBox [ 38,  4.. 43,  8 of 100,100] Violations =  665
SBox [ 38,  8.. 43, 13 of 100,100] Violations =  679
SBox [ 38, 12.. 43, 17 of 100,100] Violations =  684
SBox [ 38, 17.. 43, 21 of 100,100] Violations =  555
SBox [ 38, 21.. 43, 26 of 100,100] Violations =  576
SBox [ 38, 25.. 43, 30 of 100,100] Violations =  606
SBox [ 38, 30.. 43, 34 of 100,100] Violations =  698
  Checked      224/576 SBoxes, Violations =     118498 

SBox [ 38, 34.. 43, 39 of 100,100] Violations =  684
SBox [ 38, 38.. 43, 43 of 100,100] Violations =  803
SBox [ 38, 43.. 43, 47 of 100,100] Violations =  577
SBox [ 38, 47.. 43, 52 of 100,100] Violations =  670
SBox [ 38, 51.. 43, 56 of 100,100] Violations =  701
SBox [ 38, 56.. 43, 60 of 100,100] Violations =  577
SBox [ 38, 60.. 43, 65 of 100,100] Violations =  484
SBox [ 38, 64.. 43, 69 of 100,100] Violations =  557
SBox [ 38, 69.. 43, 73 of 100,100] Violations =  480
SBox [ 38, 73.. 43, 78 of 100,100] Violations =  437
SBox [ 38, 77.. 43, 82 of 100,100] Violations =  483
SBox [ 38, 82.. 43, 86 of 100,100] Violations =  530
SBox [ 38, 86.. 43, 91 of 100,100] Violations =  492
SBox [ 38, 90.. 43, 95 of 100,100] Violations =  597
SBox [ 38, 95.. 43, 99 of 100,100] Violations =  528
SBox [ 38, 99.. 43,101 of 100,100] Violations =    1
SBox [ 43,  0.. 47,  4 of 100,100] Violations =  476
SBox [ 43,  4.. 47,  8 of 100,100] Violations =  764
SBox [ 43,  8.. 47, 13 of 100,100] Violations =  625
SBox [ 43, 12.. 47, 17 of 100,100] Violations =  725
SBox [ 43, 17.. 47, 21 of 100,100] Violations =  675
SBox [ 43, 21.. 47, 26 of 100,100] Violations =  688
SBox [ 43, 25.. 47, 30 of 100,100] Violations =  711
SBox [ 43, 30.. 47, 34 of 100,100] Violations =  632
SBox [ 43, 34.. 47, 39 of 100,100] Violations =  734
SBox [ 43, 38.. 47, 43 of 100,100] Violations =  703
SBox [ 43, 43.. 47, 47 of 100,100] Violations =  814
SBox [ 43, 47.. 47, 52 of 100,100] Violations =  621
  Checked      252/576 SBoxes, Violations =     134378 

SBox [ 43, 51.. 47, 56 of 100,100] Violations =  479
SBox [ 43, 56.. 47, 60 of 100,100] Violations =  618
SBox [ 43, 60.. 47, 65 of 100,100] Violations =  489
SBox [ 43, 64.. 47, 69 of 100,100] Violations =  519
SBox [ 43, 69.. 47, 73 of 100,100] Violations =  522
SBox [ 43, 73.. 47, 78 of 100,100] Violations =  555
SBox [ 43, 77.. 47, 82 of 100,100] Violations =  510
SBox [ 43, 82.. 47, 86 of 100,100] Violations =  406
SBox [ 43, 86.. 47, 91 of 100,100] Violations =  496
SBox [ 43, 90.. 47, 95 of 100,100] Violations =  420
SBox [ 43, 95.. 47, 99 of 100,100] Violations =  416
SBox [ 43, 99.. 47,101 of 100,100] Violations =    2
SBox [ 47,  0.. 52,  4 of 100,100] Violations =  452
SBox [ 47,  4.. 52,  8 of 100,100] Violations =  719
SBox [ 47,  8.. 52, 13 of 100,100] Violations =  662
SBox [ 47, 12.. 52, 17 of 100,100] Violations =  717
SBox [ 47, 17.. 52, 21 of 100,100] Violations =  599
SBox [ 47, 21.. 52, 26 of 100,100] Violations =  657
SBox [ 47, 25.. 52, 30 of 100,100] Violations =  559
SBox [ 47, 30.. 52, 34 of 100,100] Violations =  606
SBox [ 47, 34.. 52, 39 of 100,100] Violations =  587
SBox [ 47, 38.. 52, 43 of 100,100] Violations =  568
SBox [ 47, 43.. 52, 47 of 100,100] Violations =  694
SBox [ 47, 47.. 52, 52 of 100,100] Violations =  586
SBox [ 47, 51.. 52, 56 of 100,100] Violations =  729
SBox [ 47, 56.. 52, 60 of 100,100] Violations =  523
SBox [ 47, 60.. 52, 65 of 100,100] Violations =  605
SBox [ 47, 64.. 52, 69 of 100,100] Violations =  718
  Checked      280/576 SBoxes, Violations =     148961 

SBox [ 47, 69.. 52, 73 of 100,100] Violations =  549
SBox [ 47, 73.. 52, 78 of 100,100] Violations =  614
SBox [ 47, 77.. 52, 82 of 100,100] Violations =  535
SBox [ 47, 82.. 52, 86 of 100,100] Violations =  589
SBox [ 47, 86.. 52, 91 of 100,100] Violations =  514
SBox [ 47, 90.. 52, 95 of 100,100] Violations =  520
SBox [ 47, 95.. 52, 99 of 100,100] Violations =  444
SBox [ 47, 99.. 52,101 of 100,100] Violations =    1
SBox [ 51,  0.. 56,  4 of 100,100] Violations =  443
SBox [ 51,  4.. 56,  8 of 100,100] Violations =  686
SBox [ 51,  8.. 56, 13 of 100,100] Violations =  709
SBox [ 51, 12.. 56, 17 of 100,100] Violations =  715
SBox [ 51, 17.. 56, 21 of 100,100] Violations =  596
SBox [ 51, 21.. 56, 26 of 100,100] Violations =  668
SBox [ 51, 25.. 56, 30 of 100,100] Violations =  801
SBox [ 51, 30.. 56, 34 of 100,100] Violations =  726
SBox [ 51, 34.. 56, 39 of 100,100] Violations =  622
SBox [ 51, 38.. 56, 43 of 100,100] Violations =  719
SBox [ 51, 43.. 56, 47 of 100,100] Violations =  603
SBox [ 51, 47.. 56, 52 of 100,100] Violations =  691
SBox [ 51, 51.. 56, 56 of 100,100] Violations =  613
SBox [ 51, 56.. 56, 60 of 100,100] Violations =  681
SBox [ 51, 60.. 56, 65 of 100,100] Violations =  650
SBox [ 51, 64.. 56, 69 of 100,100] Violations =  383
SBox [ 51, 69.. 56, 73 of 100,100] Violations =  531
SBox [ 51, 73.. 56, 78 of 100,100] Violations =  606
SBox [ 51, 77.. 56, 82 of 100,100] Violations =  562
SBox [ 51, 82.. 56, 86 of 100,100] Violations =  539
  Checked      308/576 SBoxes, Violations =     164445 

SBox [ 51, 86.. 56, 91 of 100,100] Violations =  475
SBox [ 51, 90.. 56, 95 of 100,100] Violations =  583
SBox [ 51, 95.. 56, 99 of 100,100] Violations =  540
SBox [ 51, 99.. 56,101 of 100,100] Violations =    1
SBox [ 56,  0.. 60,  4 of 100,100] Violations =  470
SBox [ 56,  4.. 60,  8 of 100,100] Violations =  695
SBox [ 56,  8.. 60, 13 of 100,100] Violations =  745
SBox [ 56, 12.. 60, 17 of 100,100] Violations =  668
SBox [ 56, 17.. 60, 21 of 100,100] Violations =  509
SBox [ 56, 21.. 60, 26 of 100,100] Violations =  914
SBox [ 56, 25.. 60, 30 of 100,100] Violations =  935
SBox [ 56, 30.. 60, 34 of 100,100] Violations =  504
SBox [ 56, 34.. 60, 39 of 100,100] Violations =  431
SBox [ 56, 38.. 60, 43 of 100,100] Violations =  684
SBox [ 56, 43.. 60, 47 of 100,100] Violations =  650
SBox [ 56, 47.. 60, 52 of 100,100] Violations =  683
SBox [ 56, 51.. 60, 56 of 100,100] Violations =  582
SBox [ 56, 56.. 60, 60 of 100,100] Violations =  585
SBox [ 56, 60.. 60, 65 of 100,100] Violations =  599
SBox [ 56, 64.. 60, 69 of 100,100] Violations =  643
SBox [ 56, 69.. 60, 73 of 100,100] Violations =  656
SBox [ 56, 73.. 60, 78 of 100,100] Violations =  590
SBox [ 56, 77.. 60, 82 of 100,100] Violations =  600
SBox [ 56, 82.. 60, 86 of 100,100] Violations =  651
SBox [ 56, 86.. 60, 91 of 100,100] Violations =  541
SBox [ 56, 90.. 60, 95 of 100,100] Violations =  538
SBox [ 56, 95.. 60, 99 of 100,100] Violations =  552
SBox [ 56, 99.. 60,101 of 100,100] Violations =    3
  Checked      336/576 SBoxes, Violations =     179577 

SBox [ 60,  0.. 65,  4 of 100,100] Violations =  291
SBox [ 60,  4.. 65,  8 of 100,100] Violations =  768
SBox [ 60,  8.. 65, 13 of 100,100] Violations =  536
SBox [ 60, 12.. 65, 17 of 100,100] Violations =  420
SBox [ 60, 17.. 65, 21 of 100,100] Violations =  441
SBox [ 60, 21.. 65, 26 of 100,100] Violations =  702
SBox [ 60, 25.. 65, 30 of 100,100] Violations = 1073
SBox [ 60, 30.. 65, 34 of 100,100] Violations =  743
SBox [ 60, 34.. 65, 39 of 100,100] Violations =  631
SBox [ 60, 38.. 65, 43 of 100,100] Violations =  666
SBox [ 60, 43.. 65, 47 of 100,100] Violations =  689
SBox [ 60, 47.. 65, 52 of 100,100] Violations =  686
SBox [ 60, 51.. 65, 56 of 100,100] Violations =  753
SBox [ 60, 56.. 65, 60 of 100,100] Violations = 1217
SBox [ 60, 60.. 65, 65 of 100,100] Violations =  946
SBox [ 60, 64.. 65, 69 of 100,100] Violations =  657
SBox [ 60, 69.. 65, 73 of 100,100] Violations =  526
SBox [ 60, 73.. 65, 78 of 100,100] Violations =  546
SBox [ 60, 77.. 65, 82 of 100,100] Violations =  664
SBox [ 60, 82.. 65, 86 of 100,100] Violations =  581
SBox [ 60, 86.. 65, 91 of 100,100] Violations =  554
SBox [ 60, 90.. 65, 95 of 100,100] Violations =  541
SBox [ 60, 95.. 65, 99 of 100,100] Violations =  359
SBox [ 60, 99.. 65,101 of 100,100] Violations =    1
SBox [ 64,  0.. 69,  4 of 100,100] Violations =  423
SBox [ 64,  4.. 69,  8 of 100,100] Violations =  532
SBox [ 64,  8.. 69, 13 of 100,100] Violations =  616
SBox [ 64, 12.. 69, 17 of 100,100] Violations =  806
  Checked      364/576 SBoxes, Violations =     196126 

SBox [ 64, 17.. 69, 21 of 100,100] Violations = 1044
SBox [ 64, 21.. 69, 26 of 100,100] Violations =  869
SBox [ 64, 25.. 69, 30 of 100,100] Violations = 1055
SBox [ 64, 30.. 69, 34 of 100,100] Violations =  804
SBox [ 64, 34.. 69, 39 of 100,100] Violations =  545
SBox [ 64, 38.. 69, 43 of 100,100] Violations =  686
SBox [ 64, 43.. 69, 47 of 100,100] Violations =  659
SBox [ 64, 47.. 69, 52 of 100,100] Violations =  665
SBox [ 64, 51.. 69, 56 of 100,100] Violations =  728
SBox [ 64, 56.. 69, 60 of 100,100] Violations = 1074
SBox [ 64, 60.. 69, 65 of 100,100] Violations =  981
SBox [ 64, 64.. 69, 69 of 100,100] Violations =  671
SBox [ 64, 69.. 69, 73 of 100,100] Violations =  631
SBox [ 64, 73.. 69, 78 of 100,100] Violations =  819
SBox [ 64, 77.. 69, 82 of 100,100] Violations =  677
SBox [ 64, 82.. 69, 86 of 100,100] Violations =  626
SBox [ 64, 86.. 69, 91 of 100,100] Violations =  687
SBox [ 64, 90.. 69, 95 of 100,100] Violations =  717
SBox [ 64, 95.. 69, 99 of 100,100] Violations =  464
SBox [ 69,  0.. 73,  4 of 100,100] Violations =  569
SBox [ 69,  4.. 73,  8 of 100,100] Violations =  582
SBox [ 69,  8.. 73, 13 of 100,100] Violations =  501
SBox [ 69, 12.. 73, 17 of 100,100] Violations =  688
SBox [ 69, 17.. 73, 21 of 100,100] Violations =  809
SBox [ 69, 21.. 73, 26 of 100,100] Violations = 1090
SBox [ 69, 25.. 73, 30 of 100,100] Violations =  975
SBox [ 69, 30.. 73, 34 of 100,100] Violations =  887
  Checked      392/576 SBoxes, Violations =     215561 

SBox [ 69, 34.. 73, 39 of 100,100] Violations =  646
SBox [ 69, 38.. 73, 43 of 100,100] Violations =  660
SBox [ 69, 43.. 73, 47 of 100,100] Violations =  696
SBox [ 69, 47.. 73, 52 of 100,100] Violations =  605
SBox [ 69, 51.. 73, 56 of 100,100] Violations =  574
SBox [ 69, 56.. 73, 60 of 100,100] Violations =  538
SBox [ 69, 60.. 73, 65 of 100,100] Violations =  620
SBox [ 69, 64.. 73, 69 of 100,100] Violations =  901
SBox [ 69, 69.. 73, 73 of 100,100] Violations =  691
SBox [ 69, 73.. 73, 78 of 100,100] Violations = 1058
SBox [ 69, 77.. 73, 82 of 100,100] Violations =  772
SBox [ 69, 82.. 73, 86 of 100,100] Violations =  648
SBox [ 69, 86.. 73, 91 of 100,100] Violations =  706
SBox [ 69, 90.. 73, 95 of 100,100] Violations =  849
SBox [ 69, 95.. 73, 99 of 100,100] Violations =  430
SBox [ 69, 99.. 73,101 of 100,100] Violations =    1
SBox [ 73,  0.. 78,  4 of 100,100] Violations =  601
SBox [ 73,  4.. 78,  8 of 100,100] Violations =  559
SBox [ 73,  8.. 78, 13 of 100,100] Violations =  616
SBox [ 73, 12.. 78, 17 of 100,100] Violations =  733
SBox [ 73, 17.. 78, 21 of 100,100] Violations =  686
 Too many violations, skipping 3 out of 1006.
SBox [ 73, 21.. 78, 26 of 100,100] Violations = 1003
SBox [ 73, 25.. 78, 30 of 100,100] Violations = 1030
SBox [ 73, 30.. 78, 34 of 100,100] Violations =  643
SBox [ 73, 34.. 78, 39 of 100,100] Violations =  610
SBox [ 73, 38.. 78, 43 of 100,100] Violations =  572
SBox [ 73, 43.. 78, 47 of 100,100] Violations =  555
SBox [ 73, 47.. 78, 52 of 100,100] Violations =  619
  Checked      420/576 SBoxes, Violations =     233249 

SBox [ 73, 51.. 78, 56 of 100,100] Violations =  431
SBox [ 73, 56.. 78, 60 of 100,100] Violations =  696
SBox [ 73, 60.. 78, 65 of 100,100] Violations =  673
SBox [ 73, 64.. 78, 69 of 100,100] Violations =  618
SBox [ 73, 69.. 78, 73 of 100,100] Violations =  776
SBox [ 73, 73.. 78, 78 of 100,100] Violations = 1088
SBox [ 73, 77.. 78, 82 of 100,100] Violations =  666
SBox [ 73, 82.. 78, 86 of 100,100] Violations =  618
SBox [ 73, 86.. 78, 91 of 100,100] Violations =  646
SBox [ 73, 90.. 78, 95 of 100,100] Violations =  679
SBox [ 73, 95.. 78, 99 of 100,100] Violations =  470
SBox [ 73, 99.. 78,101 of 100,100] Violations =    3
SBox [ 77,  0.. 82,  4 of 100,100] Violations =  583
SBox [ 77,  4.. 82,  8 of 100,100] Violations =  548
SBox [ 77,  8.. 82, 13 of 100,100] Violations =  604
SBox [ 77, 12.. 82, 17 of 100,100] Violations =  655
SBox [ 77, 17.. 82, 21 of 100,100] Violations =  570
SBox [ 77, 21.. 82, 26 of 100,100] Violations =  663
SBox [ 77, 25.. 82, 30 of 100,100] Violations =  845
SBox [ 77, 30.. 82, 34 of 100,100] Violations =  661
SBox [ 77, 34.. 82, 39 of 100,100] Violations =  587
SBox [ 77, 38.. 82, 43 of 100,100] Violations =  636
SBox [ 77, 43.. 82, 47 of 100,100] Violations =  580
SBox [ 77, 47.. 82, 52 of 100,100] Violations =  517
SBox [ 77, 51.. 82, 56 of 100,100] Violations =  527
SBox [ 77, 56.. 82, 60 of 100,100] Violations =  471
SBox [ 77, 60.. 82, 65 of 100,100] Violations =  554
SBox [ 77, 64.. 82, 69 of 100,100] Violations =  518
  Checked      448/576 SBoxes, Violations =     249226 

SBox [ 77, 69.. 82, 73 of 100,100] Violations =  788
SBox [ 77, 73.. 82, 78 of 100,100] Violations =  941
SBox [ 77, 77.. 82, 82 of 100,100] Violations =  515
SBox [ 77, 82.. 82, 86 of 100,100] Violations =  599
SBox [ 77, 86.. 82, 91 of 100,100] Violations =  596
SBox [ 77, 90.. 82, 95 of 100,100] Violations =  607
SBox [ 77, 95.. 82, 99 of 100,100] Violations =  454
SBox [ 77, 99.. 82,101 of 100,100] Violations =    2
SBox [ 82,  0.. 86,  4 of 100,100] Violations =  545
SBox [ 82,  4.. 86,  8 of 100,100] Violations =  537
SBox [ 82,  8.. 86, 13 of 100,100] Violations =  890
SBox [ 82, 12.. 86, 17 of 100,100] Violations =  575
SBox [ 82, 17.. 86, 21 of 100,100] Violations =  478
SBox [ 82, 21.. 86, 26 of 100,100] Violations =  520
SBox [ 82, 25.. 86, 30 of 100,100] Violations =  515
SBox [ 82, 30.. 86, 34 of 100,100] Violations =  708
SBox [ 82, 34.. 86, 39 of 100,100] Violations =  653
SBox [ 82, 38.. 86, 43 of 100,100] Violations =  590
SBox [ 82, 43.. 86, 47 of 100,100] Violations =  536
SBox [ 82, 47.. 86, 52 of 100,100] Violations =  632
SBox [ 82, 51.. 86, 56 of 100,100] Violations =  536
SBox [ 82, 56.. 86, 60 of 100,100] Violations =  547
SBox [ 82, 60.. 86, 65 of 100,100] Violations =  517
SBox [ 82, 64.. 86, 69 of 100,100] Violations =  460
SBox [ 82, 69.. 86, 73 of 100,100] Violations =  706
SBox [ 82, 73.. 86, 78 of 100,100] Violations =  693
SBox [ 82, 77.. 86, 82 of 100,100] Violations =  600
SBox [ 82, 82.. 86, 86 of 100,100] Violations =  683
  Checked      476/576 SBoxes, Violations =     264726 

SBox [ 82, 86.. 86, 91 of 100,100] Violations =  649
SBox [ 82, 90.. 86, 95 of 100,100] Violations =  575
SBox [ 82, 95.. 86, 99 of 100,100] Violations =  464
SBox [ 82, 99.. 86,101 of 100,100] Violations =    2
SBox [ 86,  0.. 90,  4 of 100,100] Violations =  472
SBox [ 86,  4.. 90,  8 of 100,100] Violations =  566
SBox [ 86,  8.. 90, 13 of 100,100] Violations =  814
SBox [ 86, 12.. 90, 17 of 100,100] Violations =  646
SBox [ 86, 17.. 90, 21 of 100,100] Violations =  511
SBox [ 86, 21.. 90, 26 of 100,100] Violations =  534
SBox [ 86, 25.. 90, 30 of 100,100] Violations =  508
SBox [ 86, 30.. 90, 34 of 100,100] Violations =  567
SBox [ 86, 34.. 90, 39 of 100,100] Violations =  578
SBox [ 86, 38.. 90, 43 of 100,100] Violations =  633
SBox [ 86, 43.. 90, 47 of 100,100] Violations =  573
SBox [ 86, 47.. 90, 52 of 100,100] Violations =  646
SBox [ 86, 51.. 90, 56 of 100,100] Violations =  638
SBox [ 86, 56.. 90, 60 of 100,100] Violations =  655
SBox [ 86, 60.. 90, 65 of 100,100] Violations =  602
SBox [ 86, 64.. 90, 69 of 100,100] Violations =  541
SBox [ 86, 69.. 90, 73 of 100,100] Violations =  520
SBox [ 86, 73.. 90, 78 of 100,100] Violations =  678
SBox [ 86, 77.. 90, 82 of 100,100] Violations =  840
SBox [ 86, 82.. 90, 86 of 100,100] Violations =  716
SBox [ 86, 86.. 90, 91 of 100,100] Violations =  616
SBox [ 86, 90.. 90, 95 of 100,100] Violations =  668
SBox [ 86, 95.. 90, 99 of 100,100] Violations =  448
SBox [ 86, 99.. 90,101 of 100,100] Violations =    4
  Checked      504/576 SBoxes, Violations =     279542 

SBox [ 90,  0.. 95,  4 of 100,100] Violations =  489
SBox [ 90,  4.. 95,  8 of 100,100] Violations =  504
SBox [ 90,  8.. 95, 13 of 100,100] Violations =  749
SBox [ 90, 12.. 95, 17 of 100,100] Violations =  842
SBox [ 90, 17.. 95, 21 of 100,100] Violations =  469
SBox [ 90, 21.. 95, 26 of 100,100] Violations =  644
SBox [ 90, 25.. 95, 30 of 100,100] Violations =  627
SBox [ 90, 30.. 95, 34 of 100,100] Violations =  744
SBox [ 90, 34.. 95, 39 of 100,100] Violations =  818
SBox [ 90, 38.. 95, 43 of 100,100] Violations =  855
SBox [ 90, 43.. 95, 47 of 100,100] Violations =  619
SBox [ 90, 47.. 95, 52 of 100,100] Violations =  602
SBox [ 90, 51.. 95, 56 of 100,100] Violations =  602
SBox [ 90, 56.. 95, 60 of 100,100] Violations =  607
SBox [ 90, 60.. 95, 65 of 100,100] Violations =  606
SBox [ 90, 64.. 95, 69 of 100,100] Violations =  592
SBox [ 90, 69.. 95, 73 of 100,100] Violations =  677
SBox [ 90, 73.. 95, 78 of 100,100] Violations =  800
SBox [ 90, 77.. 95, 82 of 100,100] Violations =  629
SBox [ 90, 82.. 95, 86 of 100,100] Violations =  659
SBox [ 90, 86.. 95, 91 of 100,100] Violations =  775
SBox [ 90, 90.. 95, 95 of 100,100] Violations =  618
SBox [ 90, 95.. 95, 99 of 100,100] Violations =  409
SBox [ 90, 99.. 95,101 of 100,100] Violations =    3
SBox [ 95,  0.. 99,  4 of 100,100] Violations =  336
SBox [ 95,  4.. 99,  8 of 100,100] Violations =  416
SBox [ 95,  8.. 99, 13 of 100,100] Violations =  570
SBox [ 95, 12.. 99, 17 of 100,100] Violations =  740
  Checked      532/576 SBoxes, Violations =     295715 

SBox [ 95, 17.. 99, 21 of 100,100] Violations =  330
SBox [ 95, 21.. 99, 26 of 100,100] Violations =  544
SBox [ 95, 25.. 99, 30 of 100,100] Violations =  462
SBox [ 95, 30.. 99, 34 of 100,100] Violations =  599
SBox [ 95, 34.. 99, 39 of 100,100] Violations =  755
SBox [ 95, 38.. 99, 43 of 100,100] Violations =  586
SBox [ 95, 43.. 99, 47 of 100,100] Violations =  339
SBox [ 95, 47.. 99, 52 of 100,100] Violations =  486
SBox [ 95, 51.. 99, 56 of 100,100] Violations =  523
SBox [ 95, 56.. 99, 60 of 100,100] Violations =  441
SBox [ 95, 60.. 99, 65 of 100,100] Violations =  490
SBox [ 95, 64.. 99, 69 of 100,100] Violations =  501
SBox [ 95, 69.. 99, 73 of 100,100] Violations =  531
SBox [ 95, 73.. 99, 78 of 100,100] Violations =  728
SBox [ 95, 77.. 99, 82 of 100,100] Violations =  511
SBox [ 95, 82.. 99, 86 of 100,100] Violations =  562
SBox [ 95, 86.. 99, 91 of 100,100] Violations =  504
SBox [ 95, 90.. 99, 95 of 100,100] Violations =  517
SBox [ 95, 95.. 99, 99 of 100,100] Violations =  371
SBox [ 95, 99.. 99,101 of 100,100] Violations =    2
SBox [ 99,  0..101,  4 of 100,100] Violations =    1
SBox [ 99,  4..101,  8 of 100,100] Violations =    1
SBox [ 99,  8..101, 13 of 100,100] Violations =    1
SBox [ 99, 12..101, 17 of 100,100] Violations =    2
SBox [ 99, 17..101, 21 of 100,100] Violations =    1
  Checked      560/576 SBoxes, Violations =     304953 

SBox [ 99, 34..101, 39 of 100,100] Violations =    1
SBox [ 99, 38..101, 43 of 100,100] Violations =    6
SBox [ 99, 43..101, 47 of 100,100] Violations =    3
SBox [ 99, 51..101, 56 of 100,100] Violations =    1
SBox [ 99, 60..101, 65 of 100,100] Violations =    1
SBox [ 99, 64..101, 69 of 100,100] Violations =    1
SBox [ 99, 69..101, 73 of 100,100] Violations =    1
SBox [ 99, 73..101, 78 of 100,100] Violations =    1
SBox [ 99, 90..101, 95 of 100,100] Violations =    2
SBox [ 99, 95..101, 99 of 100,100] Violations =    2
net(inq_op[1]) is not routed
net(rst_tri_en) is not routed
net(fpu_div/fpu_div_frac_dp/div_shl_tmp[87]) is not routed
net(fpu_div/fpu_div_frac_dp/n363) is not routed
net(fpu_div/fpu_div_exp_dp/div_expadd1_in1[9]) is not routed
net(fpu_div/fpu_div_ctl/d2stg_zero_in) is not routed
net(fpu_div/fpu_div_ctl/n165) is not routed

icc_shell> source scripts/extract_icc.tcl
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Incremental extraction not triggered due to too many changes.  (RCEX-091)
Warning: Net 'fpu_add/fpu_add_frac_dp/clk' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: design is either fully routed or in placement stage.
Writing SPEF to ./output/fpu_extracted.spef.max ...
Writing SPEF to ./output/fpu_extracted.spef.min ...
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ks3379@drexel.edu/ecec574/OpenSPARC/icc_pnr/output/fpu_extracted.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'fpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) cluster_header/I0/U2/A1-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.0921794/0.0878894, out_cap = 1.05292e+06  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) cluster_header/I0/U2/A1-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.0921794/0.0878894, out_cap = 1.05292e+06  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/A1-->Y (min-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.0377361/0.034664, out_cap = 501121  (lib units)] (RCCALC-004)
Warning: Extrapolations far outside the librarycharacterization range have been detected 10154 times during delay calculation. (RCCALC-014)
Generating description for top level cell.
Processing module dff_s_SIZE155
Processing module dffe_s_SIZE69
Processing module dff_s_SIZE64_0
Processing module dff_s_SIZE2_2
Processing module dff_s_SIZE2_0
Processing module dff_s_SIZE8_4
Processing module dff_s_SIZE5_2
Processing module clken_buf_0
Processing module fpu_in_dp
Processing module dff_s_SIZE1_0
Processing module dffr_s_SIZE1_0
Processing module dffrl_async_SIZE1_0
Processing module dff_s_SIZE4_1
Processing module dff_s_SIZE1_31
Processing module dff_s_SIZE4_2
Processing module dff_s_SIZE4_3
Processing module dff_s_SIZE4_0
Processing module dffre_s_SIZE4_6
Processing module dffre_s_SIZE4_0
Processing module dff_s_SIZE5_0
Processing module dffre_s_SIZE3_16
Processing module dffre_s_SIZE3_17
Processing module dffre_s_SIZE3_18
Processing module dffre_s_SIZE3_0
Processing module dff_s_SIZE16
Processing module dff_s_SIZE8_5
Processing module dff_s_SIZE8_0
Processing module dffre_s_SIZE1_0
Processing module dffre_s_SIZE3_8
Processing module dffre_s_SIZE3_9
Processing module dffre_s_SIZE3_10
Processing module dffre_s_SIZE3_11
Processing module dffre_s_SIZE3_12
Processing module dffre_s_SIZE3_13
Processing module dffre_s_SIZE3_14
Processing module dffre_s_SIZE3_15
Processing module dffre_s_SIZE1_11
Processing module dffre_s_SIZE1_12
Processing module dffre_s_SIZE1_13
Processing module dffre_s_SIZE1_14
Processing module dffre_s_SIZE3_4
Processing module dffre_s_SIZE3_5
Processing module dffre_s_SIZE3_6
Processing module dffre_s_SIZE3_7
Processing module fpu_in_ctl
Processing module fpu_in
Processing module fpu_rptr_fp_cpx_grp16_7
Processing module fpu_rptr_fp_cpx_grp16_6
Processing module fpu_rptr_fp_cpx_grp16_5
Processing module fpu_rptr_fp_cpx_grp16_4
Processing module fpu_rptr_fp_cpx_grp16_3
Processing module fpu_rptr_fp_cpx_grp16_2
Processing module fpu_rptr_fp_cpx_grp16_1
Processing module fpu_rptr_inq
Processing module fpu_rptr_pcx_fpio_grp16_5
Processing module fpu_rptr_pcx_fpio_grp16_4
Processing module fpu_rptr_pcx_fpio_grp16_3
Processing module fpu_rptr_pcx_fpio_grp16_2
Processing module fpu_rptr_pcx_fpio_grp16_1
Processing module fpu_rptr_fp_cpx_grp16_0
Processing module fpu_rptr_fp_cpx_grp16_9
Processing module fpu_rptr_fp_cpx_grp16_8
Processing module fpu_bufrpt_grp4_5
Processing module fpu_bufrpt_grp4_4
Processing module fpu_bufrpt_grp4_3
Processing module fpu_bufrpt_grp4_2
Processing module fpu_rptr_pcx_fpio_grp16_0
Processing module fpu_rptr_pcx_fpio_grp16_6
Processing module fpu_bufrpt_grp32_2
Processing module fpu_bufrpt_grp32_1
Processing module fpu_bufrpt_grp4_0
Processing module fpu_bufrpt_grp4_10
Processing module fpu_bufrpt_grp4_9
Processing module fpu_bufrpt_grp4_8
Processing module fpu_bufrpt_grp32_8
Processing module fpu_bufrpt_grp64_0
Processing module fpu_bufrpt_grp32_7
Processing module fpu_bufrpt_grp32_6
Processing module fpu_bufrpt_grp32_5
Processing module fpu_bufrpt_grp32_4
Processing module fpu_bufrpt_grp64_1
Processing module fpu_bufrpt_grp32_3
Processing module fpu_bufrpt_grp32_0
Processing module fpu_bufrpt_grp32_10
Processing module fpu_bufrpt_grp32_9
Processing module fpu_rptr_groups
Processing module zsoffasr_prim_1
Processing module bw_u1_soffasr_2x_1
Processing module bw_u1_scanl_2x_1
Processing module zsoffasr_prim_2
Processing module bw_u1_soffasr_2x_2
Processing module synchronizer_asr_1
Processing module zsoffasr_prim_3
Processing module bw_u1_soffasr_2x_3
Processing module bw_u1_scanl_2x_2
Processing module zsoffasr_prim_0
Processing module bw_u1_soffasr_2x_0
Processing module synchronizer_asr_0
Processing module bw_u1_scanl_2x_0
Processing module bw_u1_syncff_4x
Processing module cluster_header
Processing module bw_clk_cl_fpu_cmp
Processing module test_stub_scan
Processing module dff_s_SIZE77
Processing module dff_s_SIZE8_1
Processing module clken_buf_3
Processing module fpu_out_dp
Processing module dff_s_SIZE1_3
Processing module dff_s_SIZE1_4
Processing module dff_s_SIZE1_5
Processing module dff_s_SIZE3_0
Processing module dff_s_SIZE2_1
Processing module dff_s_SIZE8_2
Processing module dffre_s_SIZE1_1
Processing module dffrl_async_SIZE1_1
Processing module fpu_out_ctl
Processing module fpu_out
Processing module dff_s_SIZE12
Processing module fpu_cnt_lead0_lvl1_6
Processing module fpu_cnt_lead0_lvl1_7
Processing module fpu_cnt_lead0_lvl1_8
Processing module fpu_cnt_lead0_lvl1_9
Processing module fpu_cnt_lead0_lvl1_10
Processing module fpu_cnt_lead0_lvl1_11
Processing module fpu_cnt_lead0_lvl1_12
Processing module fpu_cnt_lead0_lvl1_13
Processing module fpu_cnt_lead0_lvl2_4
Processing module fpu_cnt_lead0_lvl2_5
Processing module fpu_cnt_lead0_lvl2_6
Processing module fpu_cnt_lead0_lvl1_1
Processing module fpu_cnt_lead0_lvl1_2
Processing module fpu_cnt_lead0_lvl1_3
Processing module fpu_cnt_lead0_lvl1_4
Processing module fpu_cnt_lead0_lvl1_5
Processing module fpu_cnt_lead0_lvl4_1
Processing module fpu_cnt_lead0_lvl4_2
Processing module fpu_cnt_lead0_lvl3_1
Processing module fpu_cnt_lead0_lvl3_2
Processing module fpu_cnt_lead0_lvl3_3
Processing module fpu_cnt_lead0_lvl2_1
Processing module fpu_cnt_lead0_lvl2_2
Processing module fpu_cnt_lead0_lvl2_3
Processing module fpu_cnt_lead0_53b_1
Processing module dff_s_SIZE53_0
Processing module dffe_s_SIZE55_6
Processing module dffe_s_SIZE55_7
Processing module clken_buf_4
Processing module fpu_div_frac_dp_DW01_ash_0
Processing module fpu_div_frac_dp_DW01_add_0
Processing module dffe_s_SIZE55_1
Processing module dffe_s_SIZE55_2
Processing module dffe_s_SIZE55_3
Processing module dffe_s_SIZE55_4
Processing module dffe_s_SIZE55_5
Processing module dff_s_SIZE53_1
Processing module fpu_div_frac_dp
Processing module fpu_div_exp_dp_DW01_add_1
Processing module dffe_s_SIZE13_1
Processing module dffe_s_SIZE13_2
Processing module dffe_s_SIZE11_1
Processing module dffe_s_SIZE11_2
Processing module clken_buf_5
Processing module fpu_div_exp_dp
Processing module dffe_s_SIZE1_26
Processing module dffe_s_SIZE1_27
Processing module dffe_s_SIZE1_28
Processing module dffe_s_SIZE1_29
Processing module dffe_s_SIZE1_30
Processing module dffrl_async_SIZE1_2
Processing module dffe_s_SIZE1_18
Processing module dffe_s_SIZE1_19
Processing module dffe_s_SIZE1_20
Processing module dffe_s_SIZE1_21
Processing module dffe_s_SIZE1_22
Processing module dffe_s_SIZE1_23
Processing module dffe_s_SIZE1_24
Processing module dffe_s_SIZE1_25
Processing module dff_s_SIZE1_22
Processing module dff_s_SIZE1_23
Processing module dff_s_SIZE1_24
Processing module dff_s_SIZE1_25
Processing module dff_s_SIZE1_26
Processing module dff_s_SIZE1_27
Processing module dff_s_SIZE1_28
Processing module dffe_s_SIZE1_17
Processing module dff_s_SIZE1_14
Processing module dff_s_SIZE1_15
Processing module dff_s_SIZE1_16
Processing module dff_s_SIZE1_17
Processing module dff_s_SIZE1_18
Processing module dff_s_SIZE1_19
Processing module dff_s_SIZE1_20
Processing module dff_s_SIZE1_21
Processing module dffe_s_SIZE5_3
Processing module dffr_s_SIZE1_3
Processing module dffr_s_SIZE8
Processing module dff_s_SIZE1_9
Processing module dff_s_SIZE1_10
Processing module dff_s_SIZE1_11
Processing module dff_s_SIZE1_12
Processing module dff_s_SIZE1_13
Processing module dffre_s_SIZE1_7
Processing module dffre_s_SIZE3_2
Processing module dffr_s_SIZE3_3
Processing module dffr_s_SIZE3_4
Processing module dffr_s_SIZE1_2
Processing module dffr_s_SIZE3_0
Processing module dffe_s_SIZE5_2
Processing module dffe_s_SIZE1_16
Processing module dffe_s_SIZE1_15
Processing module dffe_s_SIZE5_1
Processing module dffe_s_SIZE2_2
Processing module dffre_s_SIZE1_6
Processing module dffre_s_SIZE3_1
Processing module dffr_s_SIZE3_1
Processing module dffr_s_SIZE3_2
Processing module dff_s_SIZE1_8
Processing module dffre_s_SIZE1_3
Processing module dffre_s_SIZE1_4
Processing module dffre_s_SIZE1_5
Processing module dffre_s_SIZE6_1
Processing module dffe_s_SIZE1_13
Processing module dff_s_SIZE10_1
Processing module dffe_s_SIZE2_1
Processing module dffe_s_SIZE1_14
Processing module dffe_s_SIZE1_6
Processing module dffe_s_SIZE1_7
Processing module dffe_s_SIZE1_8
Processing module dffe_s_SIZE1_9
Processing module dffe_s_SIZE1_10
Processing module dffe_s_SIZE1_11
Processing module dffe_s_SIZE1_12
Processing module dffre_s_SIZE1_2
Processing module dffe_s_SIZE1_1
Processing module dffr_s_SIZE1_1
Processing module dff_s_SIZE1_6
Processing module dff_s_SIZE1_7
Processing module dffe_s_SIZE1_2
Processing module dffe_s_SIZE1_3
Processing module dffe_s_SIZE1_4
Processing module dffe_s_SIZE1_5
Processing module fpu_div_ctl
Processing module fpu_div
Processing module dffr_s_SIZE1_7
Processing module dffr_s_SIZE1_8
Processing module dffr_s_SIZE1_9
Processing module clken_buf_7
Processing module dff_s_SIZE78_0
Processing module mul_csa42_0
Processing module mul_negen_15
Processing module mul_negen_0
Processing module mul_csa42_173
Processing module mul_csa42_174
Processing module mul_csa42_175
Processing module mul_csa42_176
Processing module mul_csa42_177
Processing module mul_csa42_178
Processing module mul_csa42_179
Processing module mul_csa42_180
Processing module mul_csa42_165
Processing module mul_csa42_166
Processing module mul_csa42_167
Processing module mul_csa42_168
Processing module mul_csa42_169
Processing module mul_csa42_170
Processing module mul_csa42_171
Processing module mul_csa42_172
Processing module mul_csa42_157
Processing module mul_csa42_158
Processing module mul_csa42_159
Processing module mul_csa42_160
Processing module mul_csa42_161
Processing module mul_csa42_162
Processing module mul_csa42_163
Processing module mul_csa42_164
Processing module mul_csa42_149
Processing module mul_csa42_150
Processing module mul_csa42_151
Processing module mul_csa42_152
Processing module mul_csa42_153
Processing module mul_csa42_154
Processing module mul_csa42_155
Processing module mul_csa42_156
Processing module mul_csa42_141
Processing module mul_csa42_142
Processing module mul_csa42_143
Processing module mul_csa42_144
Processing module mul_csa42_145
Processing module mul_csa42_146
Processing module mul_csa42_147
Processing module mul_csa42_148
Processing module mul_csa42_133
Processing module mul_csa42_134
Processing module mul_csa42_135
Processing module mul_csa42_136
Processing module mul_csa42_137
Processing module mul_csa42_138
Processing module mul_csa42_139
Processing module mul_csa42_140
Processing module mul_csa42_125
Processing module mul_csa42_126
Processing module mul_csa42_127
Processing module mul_csa42_128
Processing module mul_csa42_129
Processing module mul_csa42_130
Processing module mul_csa42_131
Processing module mul_csa42_132
Processing module mul_csa42_117
Processing module mul_csa42_118
Processing module mul_csa42_119
Processing module mul_csa42_120
Processing module mul_csa42_121
Processing module mul_csa42_122
Processing module mul_csa42_123
Processing module mul_csa42_124
Processing module mul_csa32_922
Processing module mul_csa32_923
Processing module mul_csa32_924
Processing module mul_csa32_925
Processing module mul_csa32_926
Processing module mul_csa32_927
Processing module mul_csa32_0
Processing module mul_csa42_116
Processing module mul_csa32_914
Processing module mul_csa32_915
Processing module mul_csa32_916
Processing module mul_csa32_917
Processing module mul_csa32_918
Processing module mul_csa32_919
Processing module mul_csa32_920
Processing module mul_csa32_921
Processing module mul_csa32_906
Processing module mul_csa32_907
Processing module mul_csa32_908
Processing module mul_csa32_909
Processing module mul_csa32_910
Processing module mul_csa32_911
Processing module mul_csa32_912
Processing module mul_csa32_913
Processing module mul_csa32_898
Processing module mul_csa32_899
Processing module mul_csa32_900
Processing module mul_csa32_901
Processing module mul_csa32_902
Processing module mul_csa32_903
Processing module mul_csa32_904
Processing module mul_csa32_905
Processing module mul_csa32_890
Processing module mul_csa32_891
Processing module mul_csa32_892
Processing module mul_csa32_893
Processing module mul_csa32_894
Processing module mul_csa32_895
Processing module mul_csa32_896
Processing module mul_csa32_897
Processing module mul_csa32_882
Processing module mul_csa32_883
Processing module mul_csa32_884
Processing module mul_csa32_885
Processing module mul_csa32_886
Processing module mul_csa32_887
Processing module mul_csa32_888
Processing module mul_csa32_889
Processing module mul_csa32_874
Processing module mul_csa32_875
Processing module mul_csa32_876
Processing module mul_csa32_877
Processing module mul_csa32_878
Processing module mul_csa32_879
Processing module mul_csa32_880
Processing module mul_csa32_881
Processing module mul_csa32_866
Processing module mul_csa32_867
Processing module mul_csa32_868
Processing module mul_csa32_869
Processing module mul_csa32_870
Processing module mul_csa32_871
Processing module mul_csa32_872
Processing module mul_csa32_873
Processing module mul_csa32_858
Processing module mul_csa32_859
Processing module mul_csa32_860
Processing module mul_csa32_861
Processing module mul_csa32_862
Processing module mul_csa32_863
Processing module mul_csa32_864
Processing module mul_csa32_865
Processing module mul_csa32_850
Processing module mul_csa32_851
Processing module mul_csa32_852
Processing module mul_csa32_853
Processing module mul_csa32_854
Processing module mul_csa32_855
Processing module mul_csa32_856
Processing module mul_csa32_857
Processing module mul_csa32_842
Processing module mul_csa32_843
Processing module mul_csa32_844
Processing module mul_csa32_845
Processing module mul_csa32_846
Processing module mul_csa32_847
Processing module mul_csa32_848
Processing module mul_csa32_849
Processing module mul_csa32_834
Processing module mul_csa32_835
Processing module mul_csa32_836
Processing module mul_csa32_837
Processing module mul_csa32_838
Processing module mul_csa32_839
Processing module mul_csa32_840
Processing module mul_csa32_841
Processing module mul_csa32_826
Processing module mul_csa32_827
Processing module mul_csa32_828
Processing module mul_csa32_829
Processing module mul_csa32_830
Processing module mul_csa32_831
Processing module mul_csa32_832
Processing module mul_csa32_833
Processing module mul_csa32_818
Processing module mul_csa32_819
Processing module mul_csa32_820
Processing module mul_csa32_821
Processing module mul_csa32_822
Processing module mul_csa32_823
Processing module mul_csa32_824
Processing module mul_csa32_825
Processing module mul_csa32_810
Processing module mul_csa32_811
Processing module mul_csa32_812
Processing module mul_csa32_813
Processing module mul_csa32_814
Processing module mul_csa32_815
Processing module mul_csa32_816
Processing module mul_csa32_817
Processing module mul_csa32_802
Processing module mul_csa32_803
Processing module mul_csa32_804
Processing module mul_csa32_805
Processing module mul_csa32_806
Processing module mul_csa32_807
Processing module mul_csa32_808
Processing module mul_csa32_809
Processing module mul_ha_0
Processing module mul_csa32_795
Processing module mul_csa32_796
Processing module mul_csa32_797
Processing module mul_csa32_798
Processing module mul_csa32_799
Processing module mul_csa32_800
Processing module mul_csa32_801
Processing module mul_ha_67
Processing module mul_ha_68
Processing module mul_ha_69
Processing module mul_ha_70
Processing module mul_ha_71
Processing module mul_ha_72
Processing module mul_ha_73
Processing module mul_ha_74
Processing module mul_ppgen_748
Processing module mul_ppgen_749
Processing module mul_ppgen_750
Processing module mul_csa32_256
Processing module mul_ppgen3_236
Processing module mul_ppgen_751
Processing module mul_ppgen_752
Processing module mul_ppgen_753
Processing module mul_csa32_257
Processing module mul_ppgen3_237
Processing module mul_ppgen_754
Processing module mul_ppgen_755
Processing module mul_ppgen_756
Processing module mul_csa32_258
Processing module mul_ppgen3_238
Processing module mul_ppgen_757
Processing module mul_ppgen_758
Processing module mul_ppgen_759
Processing module mul_csa32_259
Processing module mul_ppgen3_239
Processing module mul_ppgen_760
Processing module mul_ppgen_761
Processing module mul_ppgen_762
Processing module mul_csa32_260
Processing module mul_ppgen3_240
Processing module mul_ppgen_767
Processing module mul_ppgen_768
Processing module mul_ha_8
Processing module mul_ppgensign_10
Processing module mul_ppgensign_11
Processing module mul_ppgensign_12
Processing module mul_csa32_261
Processing module mul_csa32_262
Processing module mul_csa32_263
Processing module mul_csa32_264
Processing module mul_ppgen_763
Processing module mul_ppgen_764
Processing module mul_ppgen_765
Processing module mul_ppgen_766
Processing module mul_ppgen3sign_4
Processing module mul_ppgen_724
Processing module mul_ppgen_725
Processing module mul_ppgen_726
Processing module mul_csa32_248
Processing module mul_ppgen3_228
Processing module mul_ppgen_727
Processing module mul_ppgen_728
Processing module mul_ppgen_729
Processing module mul_csa32_249
Processing module mul_ppgen3_229
Processing module mul_ppgen_730
Processing module mul_ppgen_731
Processing module mul_ppgen_732
Processing module mul_csa32_250
Processing module mul_ppgen3_230
Processing module mul_ppgen_733
Processing module mul_ppgen_734
Processing module mul_ppgen_735
Processing module mul_csa32_251
Processing module mul_ppgen3_231
Processing module mul_ppgen_736
Processing module mul_ppgen_737
Processing module mul_ppgen_738
Processing module mul_csa32_252
Processing module mul_ppgen3_232
Processing module mul_ppgen_739
Processing module mul_ppgen_740
Processing module mul_ppgen_741
Processing module mul_csa32_253
Processing module mul_ppgen3_233
Processing module mul_ppgen_742
Processing module mul_ppgen_743
Processing module mul_ppgen_744
Processing module mul_csa32_254
Processing module mul_ppgen3_234
Processing module mul_ppgen_745
Processing module mul_ppgen_746
Processing module mul_ppgen_747
Processing module mul_csa32_255
Processing module mul_ppgen3_235
Processing module mul_ppgen_700
Processing module mul_ppgen_701
Processing module mul_ppgen_702
Processing module mul_csa32_240
Processing module mul_ppgen3_220
Processing module mul_ppgen_703
Processing module mul_ppgen_704
Processing module mul_ppgen_705
Processing module mul_csa32_241
Processing module mul_ppgen3_221
Processing module mul_ppgen_706
Processing module mul_ppgen_707
Processing module mul_ppgen_708
Processing module mul_csa32_242
Processing module mul_ppgen3_222
Processing module mul_ppgen_709
Processing module mul_ppgen_710
Processing module mul_ppgen_711
Processing module mul_csa32_243
Processing module mul_ppgen3_223
Processing module mul_ppgen_712
Processing module mul_ppgen_713
Processing module mul_ppgen_714
Processing module mul_csa32_244
Processing module mul_ppgen3_224
Processing module mul_ppgen_715
Processing module mul_ppgen_716
Processing module mul_ppgen_717
Processing module mul_csa32_245
Processing module mul_ppgen3_225
Processing module mul_ppgen_718
Processing module mul_ppgen_719
Processing module mul_ppgen_720
Processing module mul_csa32_246
Processing module mul_ppgen3_226
Processing module mul_ppgen_721
Processing module mul_ppgen_722
Processing module mul_ppgen_723
Processing module mul_csa32_247
Processing module mul_ppgen3_227
Processing module mul_ppgen_676
Processing module mul_ppgen_677
Processing module mul_ppgen_678
Processing module mul_csa32_232
Processing module mul_ppgen3_212
Processing module mul_ppgen_679
Processing module mul_ppgen_680
Processing module mul_ppgen_681
Processing module mul_csa32_233
Processing module mul_ppgen3_213
Processing module mul_ppgen_682
Processing module mul_ppgen_683
Processing module mul_ppgen_684
Processing module mul_csa32_234
Processing module mul_ppgen3_214
Processing module mul_ppgen_685
Processing module mul_ppgen_686
Processing module mul_ppgen_687
Processing module mul_csa32_235
Processing module mul_ppgen3_215
Processing module mul_ppgen_688
Processing module mul_ppgen_689
Processing module mul_ppgen_690
Processing module mul_csa32_236
Processing module mul_ppgen3_216
Processing module mul_ppgen_691
Processing module mul_ppgen_692
Processing module mul_ppgen_693
Processing module mul_csa32_237
Processing module mul_ppgen3_217
Processing module mul_ppgen_694
Processing module mul_ppgen_695
Processing module mul_ppgen_696
Processing module mul_csa32_238
Processing module mul_ppgen3_218
Processing module mul_ppgen_697
Processing module mul_ppgen_698
Processing module mul_ppgen_699
Processing module mul_csa32_239
Processing module mul_ppgen3_219
Processing module mul_ppgen_652
Processing module mul_ppgen_653
Processing module mul_ppgen_654
Processing module mul_csa32_224
Processing module mul_ppgen3_204
Processing module mul_ppgen_655
Processing module mul_ppgen_656
Processing module mul_ppgen_657
Processing module mul_csa32_225
Processing module mul_ppgen3_205
Processing module mul_ppgen_658
Processing module mul_ppgen_659
Processing module mul_ppgen_660
Processing module mul_csa32_226
Processing module mul_ppgen3_206
Processing module mul_ppgen_661
Processing module mul_ppgen_662
Processing module mul_ppgen_663
Processing module mul_csa32_227
Processing module mul_ppgen3_207
Processing module mul_ppgen_664
Processing module mul_ppgen_665
Processing module mul_ppgen_666
Processing module mul_csa32_228
Processing module mul_ppgen3_208
Processing module mul_ppgen_667
Processing module mul_ppgen_668
Processing module mul_ppgen_669
Processing module mul_csa32_229
Processing module mul_ppgen3_209
Processing module mul_ppgen_670
Processing module mul_ppgen_671
Processing module mul_ppgen_672
Processing module mul_csa32_230
Processing module mul_ppgen3_210
Processing module mul_ppgen_673
Processing module mul_ppgen_674
Processing module mul_ppgen_675
Processing module mul_csa32_231
Processing module mul_ppgen3_211
Processing module mul_ppgen_628
Processing module mul_ppgen_629
Processing module mul_ppgen_630
Processing module mul_csa32_216
Processing module mul_ppgen3_196
Processing module mul_ppgen_631
Processing module mul_ppgen_632
Processing module mul_ppgen_633
Processing module mul_csa32_217
Processing module mul_ppgen3_197
Processing module mul_ppgen_634
Processing module mul_ppgen_635
Processing module mul_ppgen_636
Processing module mul_csa32_218
Processing module mul_ppgen3_198
Processing module mul_ppgen_637
Processing module mul_ppgen_638
Processing module mul_ppgen_639
Processing module mul_csa32_219
Processing module mul_ppgen3_199
Processing module mul_ppgen_640
Processing module mul_ppgen_641
Processing module mul_ppgen_642
Processing module mul_csa32_220
Processing module mul_ppgen3_200
Processing module mul_ppgen_643
Processing module mul_ppgen_644
Processing module mul_ppgen_645
Processing module mul_csa32_221
Processing module mul_ppgen3_201
Processing module mul_ppgen_646
Processing module mul_ppgen_647
Processing module mul_ppgen_648
Processing module mul_csa32_222
Processing module mul_ppgen3_202
Processing module mul_ppgen_649
Processing module mul_ppgen_650
Processing module mul_ppgen_651
Processing module mul_csa32_223
Processing module mul_ppgen3_203
Processing module mul_ppgen_604
Processing module mul_ppgen_605
Processing module mul_ppgen_606
Processing module mul_csa32_208
Processing module mul_ppgen3_188
Processing module mul_ppgen_607
Processing module mul_ppgen_608
Processing module mul_ppgen_609
Processing module mul_csa32_209
Processing module mul_ppgen3_189
Processing module mul_ppgen_610
Processing module mul_ppgen_611
Processing module mul_ppgen_612
Processing module mul_csa32_210
Processing module mul_ppgen3_190
Processing module mul_ppgen_613
Processing module mul_ppgen_614
Processing module mul_ppgen_615
Processing module mul_csa32_211
Processing module mul_ppgen3_191
Processing module mul_ppgen_616
Processing module mul_ppgen_617
Processing module mul_ppgen_618
Processing module mul_csa32_212
Processing module mul_ppgen3_192
Processing module mul_ppgen_619
Processing module mul_ppgen_620
Processing module mul_ppgen_621
Processing module mul_csa32_213
Processing module mul_ppgen3_193
Processing module mul_ppgen_622
Processing module mul_ppgen_623
Processing module mul_ppgen_624
Processing module mul_csa32_214
Processing module mul_ppgen3_194
Processing module mul_ppgen_625
Processing module mul_ppgen_626
Processing module mul_ppgen_627
Processing module mul_csa32_215
Processing module mul_ppgen3_195
Processing module mul_csa32_200
Processing module mul_negen_7
Processing module mul_negen_8
Processing module mul_ppgen_577
Processing module mul_ppgen_578
Processing module mul_ppgen_579
Processing module mul_ppgen_580
Processing module mul_ppgen_581
Processing module mul_ppgen_582
Processing module mul_ha_7
Processing module mul_csa32_199
Processing module mul_ppgen3lsb4_4
Processing module mul_ppgen_583
Processing module mul_ppgen_584
Processing module mul_ppgen_585
Processing module mul_csa32_201
Processing module mul_ppgen3_181
Processing module mul_ppgen_586
Processing module mul_ppgen_587
Processing module mul_ppgen_588
Processing module mul_csa32_202
Processing module mul_ppgen3_182
Processing module mul_ppgen_589
Processing module mul_ppgen_590
Processing module mul_ppgen_591
Processing module mul_csa32_203
Processing module mul_ppgen3_183
Processing module mul_ppgen_592
Processing module mul_ppgen_593
Processing module mul_ppgen_594
Processing module mul_csa32_204
Processing module mul_ppgen3_184
Processing module mul_ppgen_595
Processing module mul_ppgen_596
Processing module mul_ppgen_597
Processing module mul_csa32_205
Processing module mul_ppgen3_185
Processing module mul_ppgen_598
Processing module mul_ppgen_599
Processing module mul_ppgen_600
Processing module mul_csa32_206
Processing module mul_ppgen3_186
Processing module mul_ppgen_601
Processing module mul_ppgen_602
Processing module mul_ppgen_603
Processing module mul_csa32_207
Processing module mul_ppgen3_187
Processing module mul_ppgenrow3_4
Processing module mul_ppgen_940
Processing module mul_ppgen_941
Processing module mul_ppgen_942
Processing module mul_csa32_322
Processing module mul_ppgen3_296
Processing module mul_ppgen_943
Processing module mul_ppgen_944
Processing module mul_ppgen_945
Processing module mul_csa32_323
Processing module mul_ppgen3_297
Processing module mul_ppgen_946
Processing module mul_ppgen_947
Processing module mul_ppgen_948
Processing module mul_csa32_324
Processing module mul_ppgen3_298
Processing module mul_ppgen_949
Processing module mul_ppgen_950
Processing module mul_ppgen_951
Processing module mul_csa32_325
Processing module mul_ppgen3_299
Processing module mul_ppgen_952
Processing module mul_ppgen_953
Processing module mul_ppgen_954
Processing module mul_csa32_326
Processing module mul_ppgen3_300
Processing module mul_ppgen_959
Processing module mul_ppgen_960
Processing module mul_ha_10
Processing module mul_ppgensign_13
Processing module mul_ppgensign_14
Processing module mul_ppgensign_15
Processing module mul_csa32_327
Processing module mul_csa32_328
Processing module mul_csa32_329
Processing module mul_csa32_330
Processing module mul_ppgen_955
Processing module mul_ppgen_956
Processing module mul_ppgen_957
Processing module mul_ppgen_958
Processing module mul_ppgen3sign_5
Processing module mul_ppgen_916
Processing module mul_ppgen_917
Processing module mul_ppgen_918
Processing module mul_csa32_314
Processing module mul_ppgen3_288
Processing module mul_ppgen_919
Processing module mul_ppgen_920
Processing module mul_ppgen_921
Processing module mul_csa32_315
Processing module mul_ppgen3_289
Processing module mul_ppgen_922
Processing module mul_ppgen_923
Processing module mul_ppgen_924
Processing module mul_csa32_316
Processing module mul_ppgen3_290
Processing module mul_ppgen_925
Processing module mul_ppgen_926
Processing module mul_ppgen_927
Processing module mul_csa32_317
Processing module mul_ppgen3_291
Processing module mul_ppgen_928
Processing module mul_ppgen_929
Processing module mul_ppgen_930
Processing module mul_csa32_318
Processing module mul_ppgen3_292
Processing module mul_ppgen_931
Processing module mul_ppgen_932
Processing module mul_ppgen_933
Processing module mul_csa32_319
Processing module mul_ppgen3_293
Processing module mul_ppgen_934
Processing module mul_ppgen_935
Processing module mul_ppgen_936
Processing module mul_csa32_320
Processing module mul_ppgen3_294
Processing module mul_ppgen_937
Processing module mul_ppgen_938
Processing module mul_ppgen_939
Processing module mul_csa32_321
Processing module mul_ppgen3_295
Processing module mul_ppgen_892
Processing module mul_ppgen_893
Processing module mul_ppgen_894
Processing module mul_csa32_306
Processing module mul_ppgen3_280
Processing module mul_ppgen_895
Processing module mul_ppgen_896
Processing module mul_ppgen_897
Processing module mul_csa32_307
Processing module mul_ppgen3_281
Processing module mul_ppgen_898
Processing module mul_ppgen_899
Processing module mul_ppgen_900
Processing module mul_csa32_308
Processing module mul_ppgen3_282
Processing module mul_ppgen_901
Processing module mul_ppgen_902
Processing module mul_ppgen_903
Processing module mul_csa32_309
Processing module mul_ppgen3_283
Processing module mul_ppgen_904
Processing module mul_ppgen_905
Processing module mul_ppgen_906
Processing module mul_csa32_310
Processing module mul_ppgen3_284
Processing module mul_ppgen_907
Processing module mul_ppgen_908
Processing module mul_ppgen_909
Processing module mul_csa32_311
Processing module mul_ppgen3_285
Processing module mul_ppgen_910
Processing module mul_ppgen_911
Processing module mul_ppgen_912
Processing module mul_csa32_312
Processing module mul_ppgen3_286
Processing module mul_ppgen_913
Processing module mul_ppgen_914
Processing module mul_ppgen_915
Processing module mul_csa32_313
Processing module mul_ppgen3_287
Processing module mul_ppgen_868
Processing module mul_ppgen_869
Processing module mul_ppgen_870
Processing module mul_csa32_298
Processing module mul_ppgen3_272
Processing module mul_ppgen_871
Processing module mul_ppgen_872
Processing module mul_ppgen_873
Processing module mul_csa32_299
Processing module mul_ppgen3_273
Processing module mul_ppgen_874
Processing module mul_ppgen_875
Processing module mul_ppgen_876
Processing module mul_csa32_300
Processing module mul_ppgen3_274
Processing module mul_ppgen_877
Processing module mul_ppgen_878
Processing module mul_ppgen_879
Processing module mul_csa32_301
Processing module mul_ppgen3_275
Processing module mul_ppgen_880
Processing module mul_ppgen_881
Processing module mul_ppgen_882
Processing module mul_csa32_302
Processing module mul_ppgen3_276
Processing module mul_ppgen_883
Processing module mul_ppgen_884
Processing module mul_ppgen_885
Processing module mul_csa32_303
Processing module mul_ppgen3_277
Processing module mul_ppgen_886
Processing module mul_ppgen_887
Processing module mul_ppgen_888
Processing module mul_csa32_304
Processing module mul_ppgen3_278
Processing module mul_ppgen_889
Processing module mul_ppgen_890
Processing module mul_ppgen_891
Processing module mul_csa32_305
Processing module mul_ppgen3_279
Processing module mul_ppgen_844
Processing module mul_ppgen_845
Processing module mul_ppgen_846
Processing module mul_csa32_290
Processing module mul_ppgen3_264
Processing module mul_ppgen_847
Processing module mul_ppgen_848
Processing module mul_ppgen_849
Processing module mul_csa32_291
Processing module mul_ppgen3_265
Processing module mul_ppgen_850
Processing module mul_ppgen_851
Processing module mul_ppgen_852
Processing module mul_csa32_292
Processing module mul_ppgen3_266
Processing module mul_ppgen_853
Processing module mul_ppgen_854
Processing module mul_ppgen_855
Processing module mul_csa32_293
Processing module mul_ppgen3_267
Processing module mul_ppgen_856
Processing module mul_ppgen_857
Processing module mul_ppgen_858
Processing module mul_csa32_294
Processing module mul_ppgen3_268
Processing module mul_ppgen_859
Processing module mul_ppgen_860
Processing module mul_ppgen_861
Processing module mul_csa32_295
Processing module mul_ppgen3_269
Processing module mul_ppgen_862
Processing module mul_ppgen_863
Processing module mul_ppgen_864
Processing module mul_csa32_296
Processing module mul_ppgen3_270
Processing module mul_ppgen_865
Processing module mul_ppgen_866
Processing module mul_ppgen_867
Processing module mul_csa32_297
Processing module mul_ppgen3_271
Processing module mul_ppgen_820
Processing module mul_ppgen_821
Processing module mul_ppgen_822
Processing module mul_csa32_282
Processing module mul_ppgen3_256
Processing module mul_ppgen_823
Processing module mul_ppgen_824
Processing module mul_ppgen_825
Processing module mul_csa32_283
Processing module mul_ppgen3_257
Processing module mul_ppgen_826
Processing module mul_ppgen_827
Processing module mul_ppgen_828
Processing module mul_csa32_284
Processing module mul_ppgen3_258
Processing module mul_ppgen_829
Processing module mul_ppgen_830
Processing module mul_ppgen_831
Processing module mul_csa32_285
Processing module mul_ppgen3_259
Processing module mul_ppgen_832
Processing module mul_ppgen_833
Processing module mul_ppgen_834
Processing module mul_csa32_286
Processing module mul_ppgen3_260
Processing module mul_ppgen_835
Processing module mul_ppgen_836
Processing module mul_ppgen_837
Processing module mul_csa32_287
Processing module mul_ppgen3_261
Processing module mul_ppgen_838
Processing module mul_ppgen_839
Processing module mul_ppgen_840
Processing module mul_csa32_288
Processing module mul_ppgen3_262
Processing module mul_ppgen_841
Processing module mul_ppgen_842
Processing module mul_ppgen_843
Processing module mul_csa32_289
Processing module mul_ppgen3_263
Processing module mul_ppgen_796
Processing module mul_ppgen_797
Processing module mul_ppgen_798
Processing module mul_csa32_274
Processing module mul_ppgen3_248
Processing module mul_ppgen_799
Processing module mul_ppgen_800
Processing module mul_ppgen_801
Processing module mul_csa32_275
Processing module mul_ppgen3_249
Processing module mul_ppgen_802
Processing module mul_ppgen_803
Processing module mul_ppgen_804
Processing module mul_csa32_276
Processing module mul_ppgen3_250
Processing module mul_ppgen_805
Processing module mul_ppgen_806
Processing module mul_ppgen_807
Processing module mul_csa32_277
Processing module mul_ppgen3_251
Processing module mul_ppgen_808
Processing module mul_ppgen_809
Processing module mul_ppgen_810
Processing module mul_csa32_278
Processing module mul_ppgen3_252
Processing module mul_ppgen_811
Processing module mul_ppgen_812
Processing module mul_ppgen_813
Processing module mul_csa32_279
Processing module mul_ppgen3_253
Processing module mul_ppgen_814
Processing module mul_ppgen_815
Processing module mul_ppgen_816
Processing module mul_csa32_280
Processing module mul_ppgen3_254
Processing module mul_ppgen_817
Processing module mul_ppgen_818
Processing module mul_ppgen_819
Processing module mul_csa32_281
Processing module mul_ppgen3_255
Processing module mul_csa32_266
Processing module mul_negen_9
Processing module mul_negen_10
Processing module mul_ppgen_769
Processing module mul_ppgen_770
Processing module mul_ppgen_771
Processing module mul_ppgen_772
Processing module mul_ppgen_773
Processing module mul_ppgen_774
Processing module mul_ha_9
Processing module mul_csa32_265
Processing module mul_ppgen3lsb4_5
Processing module mul_ppgen_775
Processing module mul_ppgen_776
Processing module mul_ppgen_777
Processing module mul_csa32_267
Processing module mul_ppgen3_241
Processing module mul_ppgen_778
Processing module mul_ppgen_779
Processing module mul_ppgen_780
Processing module mul_csa32_268
Processing module mul_ppgen3_242
Processing module mul_ppgen_781
Processing module mul_ppgen_782
Processing module mul_ppgen_783
Processing module mul_csa32_269
Processing module mul_ppgen3_243
Processing module mul_ppgen_784
Processing module mul_ppgen_785
Processing module mul_ppgen_786
Processing module mul_csa32_270
Processing module mul_ppgen3_244
Processing module mul_ppgen_787
Processing module mul_ppgen_788
Processing module mul_ppgen_789
Processing module mul_csa32_271
Processing module mul_ppgen3_245
Processing module mul_ppgen_790
Processing module mul_ppgen_791
Processing module mul_ppgen_792
Processing module mul_csa32_272
Processing module mul_ppgen3_246
Processing module mul_ppgen_793
Processing module mul_ppgen_794
Processing module mul_ppgen_795
Processing module mul_csa32_273
Processing module mul_ppgen3_247
Processing module mul_ppgenrow3_5
Processing module mul_ppgen_1132
Processing module mul_ppgen_1133
Processing module mul_ppgen_1134
Processing module mul_csa32_388
Processing module mul_ppgen3_356
Processing module mul_ppgen_1135
Processing module mul_ppgen_1136
Processing module mul_ppgen_1137
Processing module mul_csa32_389
Processing module mul_ppgen3_357
Processing module mul_ppgen_1138
Processing module mul_ppgen_1139
Processing module mul_ppgen_1140
Processing module mul_csa32_390
Processing module mul_ppgen3_358
Processing module mul_ppgen_1141
Processing module mul_ppgen_1142
Processing module mul_ppgen_1143
Processing module mul_csa32_391
Processing module mul_ppgen3_359
Processing module mul_ppgen_1144
Processing module mul_ppgen_1145
Processing module mul_ppgen_1146
Processing module mul_csa32_392
Processing module mul_ppgen3_0
Processing module mul_ppgen_1151
Processing module mul_ppgen_0
Processing module mul_ha_12
Processing module mul_ppgensign_16
Processing module mul_ppgensign_17
Processing module mul_ppgensign_0
Processing module mul_csa32_393
Processing module mul_csa32_394
Processing module mul_csa32_395
Processing module mul_csa32_396
Processing module mul_ppgen_1147
Processing module mul_ppgen_1148
Processing module mul_ppgen_1149
Processing module mul_ppgen_1150
Processing module mul_ppgen3sign_0
Processing module mul_ppgen_1108
Processing module mul_ppgen_1109
Processing module mul_ppgen_1110
Processing module mul_csa32_380
Processing module mul_ppgen3_348
Processing module mul_ppgen_1111
Processing module mul_ppgen_1112
Processing module mul_ppgen_1113
Processing module mul_csa32_381
Processing module mul_ppgen3_349
Processing module mul_ppgen_1114
Processing module mul_ppgen_1115
Processing module mul_ppgen_1116
Processing module mul_csa32_382
Processing module mul_ppgen3_350
Processing module mul_ppgen_1117
Processing module mul_ppgen_1118
Processing module mul_ppgen_1119
Processing module mul_csa32_383
Processing module mul_ppgen3_351
Processing module mul_ppgen_1120
Processing module mul_ppgen_1121
Processing module mul_ppgen_1122
Processing module mul_csa32_384
Processing module mul_ppgen3_352
Processing module mul_ppgen_1123
Processing module mul_ppgen_1124
Processing module mul_ppgen_1125
Processing module mul_csa32_385
Processing module mul_ppgen3_353
Processing module mul_ppgen_1126
Processing module mul_ppgen_1127
Processing module mul_ppgen_1128
Processing module mul_csa32_386
Processing module mul_ppgen3_354
Processing module mul_ppgen_1129
Processing module mul_ppgen_1130
Processing module mul_ppgen_1131
Processing module mul_csa32_387
Processing module mul_ppgen3_355
Processing module mul_ppgen_1084
Processing module mul_ppgen_1085
Processing module mul_ppgen_1086
Processing module mul_csa32_372
Processing module mul_ppgen3_340
Processing module mul_ppgen_1087
Processing module mul_ppgen_1088
Processing module mul_ppgen_1089
Processing module mul_csa32_373
Processing module mul_ppgen3_341
Processing module mul_ppgen_1090
Processing module mul_ppgen_1091
Processing module mul_ppgen_1092
Processing module mul_csa32_374
Processing module mul_ppgen3_342
Processing module mul_ppgen_1093
Processing module mul_ppgen_1094
Processing module mul_ppgen_1095
Processing module mul_csa32_375
Processing module mul_ppgen3_343
Processing module mul_ppgen_1096
Processing module mul_ppgen_1097
Processing module mul_ppgen_1098
Processing module mul_csa32_376
Processing module mul_ppgen3_344
Processing module mul_ppgen_1099
Processing module mul_ppgen_1100
Processing module mul_ppgen_1101
Processing module mul_csa32_377
Processing module mul_ppgen3_345
Processing module mul_ppgen_1102
Processing module mul_ppgen_1103
Processing module mul_ppgen_1104
Processing module mul_csa32_378
Processing module mul_ppgen3_346
Processing module mul_ppgen_1105
Processing module mul_ppgen_1106
Processing module mul_ppgen_1107
Processing module mul_csa32_379
Processing module mul_ppgen3_347
Processing module mul_ppgen_1060
Processing module mul_ppgen_1061
Processing module mul_ppgen_1062
Processing module mul_csa32_364
Processing module mul_ppgen3_332
Processing module mul_ppgen_1063
Processing module mul_ppgen_1064
Processing module mul_ppgen_1065
Processing module mul_csa32_365
Processing module mul_ppgen3_333
Processing module mul_ppgen_1066
Processing module mul_ppgen_1067
Processing module mul_ppgen_1068
Processing module mul_csa32_366
Processing module mul_ppgen3_334
Processing module mul_ppgen_1069
Processing module mul_ppgen_1070
Processing module mul_ppgen_1071
Processing module mul_csa32_367
Processing module mul_ppgen3_335
Processing module mul_ppgen_1072
Processing module mul_ppgen_1073
Processing module mul_ppgen_1074
Processing module mul_csa32_368
Processing module mul_ppgen3_336
Processing module mul_ppgen_1075
Processing module mul_ppgen_1076
Processing module mul_ppgen_1077
Processing module mul_csa32_369
Processing module mul_ppgen3_337
Processing module mul_ppgen_1078
Processing module mul_ppgen_1079
Processing module mul_ppgen_1080
Processing module mul_csa32_370
Processing module mul_ppgen3_338
Processing module mul_ppgen_1081
Processing module mul_ppgen_1082
Processing module mul_ppgen_1083
Processing module mul_csa32_371
Processing module mul_ppgen3_339
Processing module mul_ppgen_1036
Processing module mul_ppgen_1037
Processing module mul_ppgen_1038
Processing module mul_csa32_356
Processing module mul_ppgen3_324
Processing module mul_ppgen_1039
Processing module mul_ppgen_1040
Processing module mul_ppgen_1041
Processing module mul_csa32_357
Processing module mul_ppgen3_325
Processing module mul_ppgen_1042
Processing module mul_ppgen_1043
Processing module mul_ppgen_1044
Processing module mul_csa32_358
Processing module mul_ppgen3_326
Processing module mul_ppgen_1045
Processing module mul_ppgen_1046
Processing module mul_ppgen_1047
Processing module mul_csa32_359
Processing module mul_ppgen3_327
Processing module mul_ppgen_1048
Processing module mul_ppgen_1049
Processing module mul_ppgen_1050
Processing module mul_csa32_360
Processing module mul_ppgen3_328
Processing module mul_ppgen_1051
Processing module mul_ppgen_1052
Processing module mul_ppgen_1053
Processing module mul_csa32_361
Processing module mul_ppgen3_329
Processing module mul_ppgen_1054
Processing module mul_ppgen_1055
Processing module mul_ppgen_1056
Processing module mul_csa32_362
Processing module mul_ppgen3_330
Processing module mul_ppgen_1057
Processing module mul_ppgen_1058
Processing module mul_ppgen_1059
Processing module mul_csa32_363
Processing module mul_ppgen3_331
Processing module mul_ppgen_1012
Processing module mul_ppgen_1013
Processing module mul_ppgen_1014
Processing module mul_csa32_348
Processing module mul_ppgen3_316
Processing module mul_ppgen_1015
Processing module mul_ppgen_1016
Processing module mul_ppgen_1017
Processing module mul_csa32_349
Processing module mul_ppgen3_317
Processing module mul_ppgen_1018
Processing module mul_ppgen_1019
Processing module mul_ppgen_1020
Processing module mul_csa32_350
Processing module mul_ppgen3_318
Processing module mul_ppgen_1021
Processing module mul_ppgen_1022
Processing module mul_ppgen_1023
Processing module mul_csa32_351
Processing module mul_ppgen3_319
Processing module mul_ppgen_1024
Processing module mul_ppgen_1025
Processing module mul_ppgen_1026
Processing module mul_csa32_352
Processing module mul_ppgen3_320
Processing module mul_ppgen_1027
Processing module mul_ppgen_1028
Processing module mul_ppgen_1029
Processing module mul_csa32_353
Processing module mul_ppgen3_321
Processing module mul_ppgen_1030
Processing module mul_ppgen_1031
Processing module mul_ppgen_1032
Processing module mul_csa32_354
Processing module mul_ppgen3_322
Processing module mul_ppgen_1033
Processing module mul_ppgen_1034
Processing module mul_ppgen_1035
Processing module mul_csa32_355
Processing module mul_ppgen3_323
Processing module mul_ppgen_988
Processing module mul_ppgen_989
Processing module mul_ppgen_990
Processing module mul_csa32_340
Processing module mul_ppgen3_308
Processing module mul_ppgen_991
Processing module mul_ppgen_992
Processing module mul_ppgen_993
Processing module mul_csa32_341
Processing module mul_ppgen3_309
Processing module mul_ppgen_994
Processing module mul_ppgen_995
Processing module mul_ppgen_996
Processing module mul_csa32_342
Processing module mul_ppgen3_310
Processing module mul_ppgen_997
Processing module mul_ppgen_998
Processing module mul_ppgen_999
Processing module mul_csa32_343
Processing module mul_ppgen3_311
Processing module mul_ppgen_1000
Processing module mul_ppgen_1001
Processing module mul_ppgen_1002
Processing module mul_csa32_344
Processing module mul_ppgen3_312
Processing module mul_ppgen_1003
Processing module mul_ppgen_1004
Processing module mul_ppgen_1005
Processing module mul_csa32_345
Processing module mul_ppgen3_313
Processing module mul_ppgen_1006
Processing module mul_ppgen_1007
Processing module mul_ppgen_1008
Processing module mul_csa32_346
Processing module mul_ppgen3_314
Processing module mul_ppgen_1009
Processing module mul_ppgen_1010
Processing module mul_ppgen_1011
Processing module mul_csa32_347
Processing module mul_ppgen3_315
Processing module mul_csa32_332
Processing module mul_negen_11
Processing module mul_negen_12
Processing module mul_ppgen_961
Processing module mul_ppgen_962
Processing module mul_ppgen_963
Processing module mul_ppgen_964
Processing module mul_ppgen_965
Processing module mul_ppgen_966
Processing module mul_ha_11
Processing module mul_csa32_331
Processing module mul_ppgen3lsb4_0
Processing module mul_ppgen_967
Processing module mul_ppgen_968
Processing module mul_ppgen_969
Processing module mul_csa32_333
Processing module mul_ppgen3_301
Processing module mul_ppgen_970
Processing module mul_ppgen_971
Processing module mul_ppgen_972
Processing module mul_csa32_334
Processing module mul_ppgen3_302
Processing module mul_ppgen_973
Processing module mul_ppgen_974
Processing module mul_ppgen_975
Processing module mul_csa32_335
Processing module mul_ppgen3_303
Processing module mul_ppgen_976
Processing module mul_ppgen_977
Processing module mul_ppgen_978
Processing module mul_csa32_336
Processing module mul_ppgen3_304
Processing module mul_ppgen_979
Processing module mul_ppgen_980
Processing module mul_ppgen_981
Processing module mul_csa32_337
Processing module mul_ppgen3_305
Processing module mul_ppgen_982
Processing module mul_ppgen_983
Processing module mul_ppgen_984
Processing module mul_csa32_338
Processing module mul_ppgen3_306
Processing module mul_ppgen_985
Processing module mul_ppgen_986
Processing module mul_ppgen_987
Processing module mul_csa32_339
Processing module mul_ppgen3_307
Processing module mul_ppgenrow3_0
Processing module mul_ha_62
Processing module mul_ha_63
Processing module mul_ha_64
Processing module mul_ha_65
Processing module mul_ha_66
Processing module mul_array1_0
Processing module mul_bodec_3
Processing module mul_bodec_0
Processing module dp_mux2es_SIZE3_15
Processing module dp_mux2es_SIZE3_0
Processing module mul_bodec_1
Processing module mul_bodec_2
Processing module dff_s_SIZE32_1
Processing module dff_s_SIZE1_2
Processing module clken_buf_1
Processing module clken_buf_2
Processing module dp_mux2es_SIZE3_7
Processing module dp_mux2es_SIZE3_8
Processing module dp_mux2es_SIZE3_9
Processing module dp_mux2es_SIZE3_10
Processing module dp_mux2es_SIZE3_11
Processing module dp_mux2es_SIZE3_12
Processing module dp_mux2es_SIZE3_13
Processing module dp_mux2es_SIZE3_14
Processing module dff_s_SIZE3_16
Processing module dp_mux2es
Processing module dp_mux2es_SIZE3_1
Processing module dp_mux2es_SIZE3_2
Processing module dp_mux2es_SIZE3_3
Processing module dp_mux2es_SIZE3_4
Processing module dp_mux2es_SIZE3_5
Processing module dp_mux2es_SIZE3_6
Processing module dff_s_SIZE3_8
Processing module dff_s_SIZE3_9
Processing module dff_s_SIZE3_10
Processing module dff_s_SIZE3_11
Processing module dff_s_SIZE3_12
Processing module dff_s_SIZE3_13
Processing module dff_s_SIZE3_14
Processing module dff_s_SIZE3_15
Processing module dff_s_SIZE1_1
Processing module dff_s_SIZE3_1
Processing module dff_s_SIZE3_2
Processing module dff_s_SIZE3_3
Processing module dff_s_SIZE3_4
Processing module dff_s_SIZE3_5
Processing module dff_s_SIZE3_6
Processing module dff_s_SIZE3_7
Processing module mul_booth
Processing module dff_s_SIZE64_1
Processing module clken_buf_6
Processing module dffr_s_SIZE1_4
Processing module dffr_s_SIZE1_5
Processing module dffr_s_SIZE1_6
Processing module dp_mux2es_SIZE98
Processing module dff_s_SIZE97
Processing module dp_mux2es_SIZE97
Processing module mul_mux2_93
Processing module mul_mux2_94
Processing module mul_mux2_95
Processing module mul_mux2_96
Processing module mul_mux2_97
Processing module mul_mux2_0
Processing module mul_mux2_85
Processing module mul_mux2_86
Processing module mul_mux2_87
Processing module mul_mux2_88
Processing module mul_mux2_89
Processing module mul_mux2_90
Processing module mul_mux2_91
Processing module mul_mux2_92
Processing module mul_mux2_77
Processing module mul_mux2_78
Processing module mul_mux2_79
Processing module mul_mux2_80
Processing module mul_mux2_81
Processing module mul_mux2_82
Processing module mul_mux2_83
Processing module mul_mux2_84
Processing module mul_mux2_69
Processing module mul_mux2_70
Processing module mul_mux2_71
Processing module mul_mux2_72
Processing module mul_mux2_73
Processing module mul_mux2_74
Processing module mul_mux2_75
Processing module mul_mux2_76
Processing module mul_mux2_61
Processing module mul_mux2_62
Processing module mul_mux2_63
Processing module mul_mux2_64
Processing module mul_mux2_65
Processing module mul_mux2_66
Processing module mul_mux2_67
Processing module mul_mux2_68
Processing module mul_mux2_53
Processing module mul_mux2_54
Processing module mul_mux2_55
Processing module mul_mux2_56
Processing module mul_mux2_57
Processing module mul_mux2_58
Processing module mul_mux2_59
Processing module mul_mux2_60
Processing module mul_mux2_45
Processing module mul_mux2_46
Processing module mul_mux2_47
Processing module mul_mux2_48
Processing module mul_mux2_49
Processing module mul_mux2_50
Processing module mul_mux2_51
Processing module mul_mux2_52
Processing module mul_mux2_37
Processing module mul_mux2_38
Processing module mul_mux2_39
Processing module mul_mux2_40
Processing module mul_mux2_41
Processing module mul_mux2_42
Processing module mul_mux2_43
Processing module mul_mux2_44
Processing module mul_mux2_29
Processing module mul_mux2_30
Processing module mul_mux2_31
Processing module mul_mux2_32
Processing module mul_mux2_33
Processing module mul_mux2_34
Processing module mul_mux2_35
Processing module mul_mux2_36
Processing module mul_mux2_21
Processing module mul_mux2_22
Processing module mul_mux2_23
Processing module mul_mux2_24
Processing module mul_mux2_25
Processing module mul_mux2_26
Processing module mul_mux2_27
Processing module mul_mux2_28
Processing module mul_mux2_13
Processing module mul_mux2_14
Processing module mul_mux2_15
Processing module mul_mux2_16
Processing module mul_mux2_17
Processing module mul_mux2_18
Processing module mul_mux2_19
Processing module mul_mux2_20
Processing module mul_mux2_5
Processing module mul_mux2_6
Processing module mul_mux2_7
Processing module mul_mux2_8
Processing module mul_mux2_9
Processing module mul_mux2_10
Processing module mul_mux2_11
Processing module mul_mux2_12
Processing module mul_csa42_46
Processing module mul_csa42_47
Processing module mul_csa42_48
Processing module mul_csa42_49
Processing module mul_mux2_1
Processing module mul_mux2_2
Processing module mul_mux2_3
Processing module mul_mux2_4
Processing module mul_csa42_38
Processing module mul_csa42_39
Processing module mul_csa42_40
Processing module mul_csa42_41
Processing module mul_csa42_42
Processing module mul_csa42_43
Processing module mul_csa42_44
Processing module mul_csa42_45
Processing module mul_csa42_30
Processing module mul_csa42_31
Processing module mul_csa42_32
Processing module mul_csa42_33
Processing module mul_csa42_34
Processing module mul_csa42_35
Processing module mul_csa42_36
Processing module mul_csa42_37
Processing module mul_csa42_22
Processing module mul_csa42_23
Processing module mul_csa42_24
Processing module mul_csa42_25
Processing module mul_csa42_26
Processing module mul_csa42_27
Processing module mul_csa42_28
Processing module mul_csa42_29
Processing module mul_csa42_14
Processing module mul_csa42_15
Processing module mul_csa42_16
Processing module mul_csa42_17
Processing module mul_csa42_18
Processing module mul_csa42_19
Processing module mul_csa42_20
Processing module mul_csa42_21
Processing module mul_csa42_6
Processing module mul_csa42_7
Processing module mul_csa42_8
Processing module mul_csa42_9
Processing module mul_csa42_10
Processing module mul_csa42_11
Processing module mul_csa42_12
Processing module mul_csa42_13
Processing module mul_csa32_658
Processing module mul_csa32_659
Processing module mul_csa32_660
Processing module mul_csa42_1
Processing module mul_csa42_2
Processing module mul_csa42_3
Processing module mul_csa42_4
Processing module mul_csa42_5
Processing module mul_csa32_650
Processing module mul_csa32_651
Processing module mul_csa32_652
Processing module mul_csa32_653
Processing module mul_csa32_654
Processing module mul_csa32_655
Processing module mul_csa32_656
Processing module mul_csa32_657
Processing module mul_csa32_642
Processing module mul_csa32_643
Processing module mul_csa32_644
Processing module mul_csa32_645
Processing module mul_csa32_646
Processing module mul_csa32_647
Processing module mul_csa32_648
Processing module mul_csa32_649
Processing module mul_csa32_634
Processing module mul_csa32_635
Processing module mul_csa32_636
Processing module mul_csa32_637
Processing module mul_csa32_638
Processing module mul_csa32_639
Processing module mul_csa32_640
Processing module mul_csa32_641
Processing module mul_csa32_626
Processing module mul_csa32_627
Processing module mul_csa32_628
Processing module mul_csa32_629
Processing module mul_csa32_630
Processing module mul_csa32_631
Processing module mul_csa32_632
Processing module mul_csa32_633
Processing module mul_csa32_618
Processing module mul_csa32_619
Processing module mul_csa32_620
Processing module mul_csa32_621
Processing module mul_csa32_622
Processing module mul_csa32_623
Processing module mul_csa32_624
Processing module mul_csa32_625
Processing module mul_csa32_610
Processing module mul_csa32_611
Processing module mul_csa32_612
Processing module mul_csa32_613
Processing module mul_csa32_614
Processing module mul_csa32_615
Processing module mul_csa32_616
Processing module mul_csa32_617
Processing module mul_csa32_602
Processing module mul_csa32_603
Processing module mul_csa32_604
Processing module mul_csa32_605
Processing module mul_csa32_606
Processing module mul_csa32_607
Processing module mul_csa32_608
Processing module mul_csa32_609
Processing module mul_csa32_594
Processing module mul_csa32_595
Processing module mul_csa32_596
Processing module mul_csa32_597
Processing module mul_csa32_598
Processing module mul_csa32_599
Processing module mul_csa32_600
Processing module mul_csa32_601
Processing module mul_csa32_586
Processing module mul_csa32_587
Processing module mul_csa32_588
Processing module mul_csa32_589
Processing module mul_csa32_590
Processing module mul_csa32_591
Processing module mul_csa32_592
Processing module mul_csa32_593
Processing module mul_csa32_578
Processing module mul_csa32_579
Processing module mul_csa32_580
Processing module mul_csa32_581
Processing module mul_csa32_582
Processing module mul_csa32_583
Processing module mul_csa32_584
Processing module mul_csa32_585
Processing module mul_csa32_570
Processing module mul_csa32_571
Processing module mul_csa32_572
Processing module mul_csa32_573
Processing module mul_csa32_574
Processing module mul_csa32_575
Processing module mul_csa32_576
Processing module mul_csa32_577
Processing module mul_csa32_562
Processing module mul_csa32_563
Processing module mul_csa32_564
Processing module mul_csa32_565
Processing module mul_csa32_566
Processing module mul_csa32_567
Processing module mul_csa32_568
Processing module mul_csa32_569
Processing module mul_csa32_554
Processing module mul_csa32_555
Processing module mul_csa32_556
Processing module mul_csa32_557
Processing module mul_csa32_558
Processing module mul_csa32_559
Processing module mul_csa32_560
Processing module mul_csa32_561
Processing module mul_csa32_546
Processing module mul_csa32_547
Processing module mul_csa32_548
Processing module mul_csa32_549
Processing module mul_csa32_550
Processing module mul_csa32_551
Processing module mul_csa32_552
Processing module mul_csa32_553
Processing module mul_csa32_538
Processing module mul_csa32_539
Processing module mul_csa32_540
Processing module mul_csa32_541
Processing module mul_csa32_542
Processing module mul_csa32_543
Processing module mul_csa32_544
Processing module mul_csa32_545
Processing module mul_csa32_530
Processing module mul_csa32_531
Processing module mul_csa32_532
Processing module mul_csa32_533
Processing module mul_csa32_534
Processing module mul_csa32_535
Processing module mul_csa32_536
Processing module mul_csa32_537
Processing module mul_csa32_522
Processing module mul_csa32_523
Processing module mul_csa32_524
Processing module mul_csa32_525
Processing module mul_csa32_526
Processing module mul_csa32_527
Processing module mul_csa32_528
Processing module mul_csa32_529
Processing module mul_csa32_514
Processing module mul_csa32_515
Processing module mul_csa32_516
Processing module mul_csa32_517
Processing module mul_csa32_518
Processing module mul_csa32_519
Processing module mul_csa32_520
Processing module mul_csa32_521
Processing module mul_csa32_506
Processing module mul_csa32_507
Processing module mul_csa32_508
Processing module mul_csa32_509
Processing module mul_csa32_510
Processing module mul_csa32_511
Processing module mul_csa32_512
Processing module mul_csa32_513
Processing module mul_csa32_498
Processing module mul_csa32_499
Processing module mul_csa32_500
Processing module mul_csa32_501
Processing module mul_csa32_502
Processing module mul_csa32_503
Processing module mul_csa32_504
Processing module mul_csa32_505
Processing module mul_csa32_490
Processing module mul_csa32_491
Processing module mul_csa32_492
Processing module mul_csa32_493
Processing module mul_csa32_494
Processing module mul_csa32_495
Processing module mul_csa32_496
Processing module mul_csa32_497
Processing module mul_csa32_482
Processing module mul_csa32_483
Processing module mul_csa32_484
Processing module mul_csa32_485
Processing module mul_csa32_486
Processing module mul_csa32_487
Processing module mul_csa32_488
Processing module mul_csa32_489
Processing module mul_csa32_474
Processing module mul_csa32_475
Processing module mul_csa32_476
Processing module mul_csa32_477
Processing module mul_csa32_478
Processing module mul_csa32_479
Processing module mul_csa32_480
Processing module mul_csa32_481
Processing module mul_csa32_466
Processing module mul_csa32_467
Processing module mul_csa32_468
Processing module mul_csa32_469
Processing module mul_csa32_470
Processing module mul_csa32_471
Processing module mul_csa32_472
Processing module mul_csa32_473
Processing module mul_csa32_458
Processing module mul_csa32_459
Processing module mul_csa32_460
Processing module mul_csa32_461
Processing module mul_csa32_462
Processing module mul_csa32_463
Processing module mul_csa32_464
Processing module mul_csa32_465
Processing module mul_csa32_450
Processing module mul_csa32_451
Processing module mul_csa32_452
Processing module mul_csa32_453
Processing module mul_csa32_454
Processing module mul_csa32_455
Processing module mul_csa32_456
Processing module mul_csa32_457
Processing module mul_csa32_442
Processing module mul_csa32_443
Processing module mul_csa32_444
Processing module mul_csa32_445
Processing module mul_csa32_446
Processing module mul_csa32_447
Processing module mul_csa32_448
Processing module mul_csa32_449
Processing module mul_csa32_434
Processing module mul_csa32_435
Processing module mul_csa32_436
Processing module mul_csa32_437
Processing module mul_csa32_438
Processing module mul_csa32_439
Processing module mul_csa32_440
Processing module mul_csa32_441
Processing module mul_csa32_426
Processing module mul_csa32_427
Processing module mul_csa32_428
Processing module mul_csa32_429
Processing module mul_csa32_430
Processing module mul_csa32_431
Processing module mul_csa32_432
Processing module mul_csa32_433
Processing module mul_csa32_418
Processing module mul_csa32_419
Processing module mul_csa32_420
Processing module mul_csa32_421
Processing module mul_csa32_422
Processing module mul_csa32_423
Processing module mul_csa32_424
Processing module mul_csa32_425
Processing module mul_csa32_410
Processing module mul_csa32_411
Processing module mul_csa32_412
Processing module mul_csa32_413
Processing module mul_csa32_414
Processing module mul_csa32_415
Processing module mul_csa32_416
Processing module mul_csa32_417
Processing module mul_csa32_402
Processing module mul_csa32_403
Processing module mul_csa32_404
Processing module mul_csa32_405
Processing module mul_csa32_406
Processing module mul_csa32_407
Processing module mul_csa32_408
Processing module mul_csa32_409
Processing module mul_ha_45
Processing module mul_ha_46
Processing module mul_ha_47
Processing module mul_csa32_397
Processing module mul_csa32_398
Processing module mul_csa32_399
Processing module mul_csa32_400
Processing module mul_csa32_401
Processing module mul_ha_37
Processing module mul_ha_38
Processing module mul_ha_39
Processing module mul_ha_40
Processing module mul_ha_41
Processing module mul_ha_42
Processing module mul_ha_43
Processing module mul_ha_44
Processing module mul_ha_29
Processing module mul_ha_30
Processing module mul_ha_31
Processing module mul_ha_32
Processing module mul_ha_33
Processing module mul_ha_34
Processing module mul_ha_35
Processing module mul_ha_36
Processing module mul_ha_21
Processing module mul_ha_22
Processing module mul_ha_23
Processing module mul_ha_24
Processing module mul_ha_25
Processing module mul_ha_26
Processing module mul_ha_27
Processing module mul_ha_28
Processing module mul_ha_13
Processing module mul_ha_14
Processing module mul_ha_15
Processing module mul_ha_16
Processing module mul_ha_17
Processing module mul_ha_18
Processing module mul_ha_19
Processing module mul_ha_20
Processing module mul_array2
Processing module dff_s_SIZE82_1
Processing module dff_s_SIZE78_1
Processing module mul_csa42_115
Processing module mul_negen_13
Processing module mul_negen_14
Processing module mul_csa42_107
Processing module mul_csa42_108
Processing module mul_csa42_109
Processing module mul_csa42_110
Processing module mul_csa42_111
Processing module mul_csa42_112
Processing module mul_csa42_113
Processing module mul_csa42_114
Processing module mul_csa42_99
Processing module mul_csa42_100
Processing module mul_csa42_101
Processing module mul_csa42_102
Processing module mul_csa42_103
Processing module mul_csa42_104
Processing module mul_csa42_105
Processing module mul_csa42_106
Processing module mul_csa42_91
Processing module mul_csa42_92
Processing module mul_csa42_93
Processing module mul_csa42_94
Processing module mul_csa42_95
Processing module mul_csa42_96
Processing module mul_csa42_97
Processing module mul_csa42_98
Processing module mul_csa42_83
Processing module mul_csa42_84
Processing module mul_csa42_85
Processing module mul_csa42_86
Processing module mul_csa42_87
Processing module mul_csa42_88
Processing module mul_csa42_89
Processing module mul_csa42_90
Processing module mul_csa42_75
Processing module mul_csa42_76
Processing module mul_csa42_77
Processing module mul_csa42_78
Processing module mul_csa42_79
Processing module mul_csa42_80
Processing module mul_csa42_81
Processing module mul_csa42_82
Processing module mul_csa42_67
Processing module mul_csa42_68
Processing module mul_csa42_69
Processing module mul_csa42_70
Processing module mul_csa42_71
Processing module mul_csa42_72
Processing module mul_csa42_73
Processing module mul_csa42_74
Processing module mul_csa42_59
Processing module mul_csa42_60
Processing module mul_csa42_61
Processing module mul_csa42_62
Processing module mul_csa42_63
Processing module mul_csa42_64
Processing module mul_csa42_65
Processing module mul_csa42_66
Processing module mul_csa42_51
Processing module mul_csa42_52
Processing module mul_csa42_53
Processing module mul_csa42_54
Processing module mul_csa42_55
Processing module mul_csa42_56
Processing module mul_csa42_57
Processing module mul_csa42_58
Processing module mul_csa32_788
Processing module mul_csa32_789
Processing module mul_csa32_790
Processing module mul_csa32_791
Processing module mul_csa32_792
Processing module mul_csa32_793
Processing module mul_csa32_794
Processing module mul_csa42_50
Processing module mul_csa32_780
Processing module mul_csa32_781
Processing module mul_csa32_782
Processing module mul_csa32_783
Processing module mul_csa32_784
Processing module mul_csa32_785
Processing module mul_csa32_786
Processing module mul_csa32_787
Processing module mul_csa32_772
Processing module mul_csa32_773
Processing module mul_csa32_774
Processing module mul_csa32_775
Processing module mul_csa32_776
Processing module mul_csa32_777
Processing module mul_csa32_778
Processing module mul_csa32_779
Processing module mul_csa32_764
Processing module mul_csa32_765
Processing module mul_csa32_766
Processing module mul_csa32_767
Processing module mul_csa32_768
Processing module mul_csa32_769
Processing module mul_csa32_770
Processing module mul_csa32_771
Processing module mul_csa32_756
Processing module mul_csa32_757
Processing module mul_csa32_758
Processing module mul_csa32_759
Processing module mul_csa32_760
Processing module mul_csa32_761
Processing module mul_csa32_762
Processing module mul_csa32_763
Processing module mul_csa32_748
Processing module mul_csa32_749
Processing module mul_csa32_750
Processing module mul_csa32_751
Processing module mul_csa32_752
Processing module mul_csa32_753
Processing module mul_csa32_754
Processing module mul_csa32_755
Processing module mul_csa32_740
Processing module mul_csa32_741
Processing module mul_csa32_742
Processing module mul_csa32_743
Processing module mul_csa32_744
Processing module mul_csa32_745
Processing module mul_csa32_746
Processing module mul_csa32_747
Processing module mul_csa32_732
Processing module mul_csa32_733
Processing module mul_csa32_734
Processing module mul_csa32_735
Processing module mul_csa32_736
Processing module mul_csa32_737
Processing module mul_csa32_738
Processing module mul_csa32_739
Processing module mul_csa32_724
Processing module mul_csa32_725
Processing module mul_csa32_726
Processing module mul_csa32_727
Processing module mul_csa32_728
Processing module mul_csa32_729
Processing module mul_csa32_730
Processing module mul_csa32_731
Processing module mul_csa32_716
Processing module mul_csa32_717
Processing module mul_csa32_718
Processing module mul_csa32_719
Processing module mul_csa32_720
Processing module mul_csa32_721
Processing module mul_csa32_722
Processing module mul_csa32_723
Processing module mul_csa32_708
Processing module mul_csa32_709
Processing module mul_csa32_710
Processing module mul_csa32_711
Processing module mul_csa32_712
Processing module mul_csa32_713
Processing module mul_csa32_714
Processing module mul_csa32_715
Processing module mul_csa32_700
Processing module mul_csa32_701
Processing module mul_csa32_702
Processing module mul_csa32_703
Processing module mul_csa32_704
Processing module mul_csa32_705
Processing module mul_csa32_706
Processing module mul_csa32_707
Processing module mul_csa32_692
Processing module mul_csa32_693
Processing module mul_csa32_694
Processing module mul_csa32_695
Processing module mul_csa32_696
Processing module mul_csa32_697
Processing module mul_csa32_698
Processing module mul_csa32_699
Processing module mul_csa32_684
Processing module mul_csa32_685
Processing module mul_csa32_686
Processing module mul_csa32_687
Processing module mul_csa32_688
Processing module mul_csa32_689
Processing module mul_csa32_690
Processing module mul_csa32_691
Processing module mul_csa32_676
Processing module mul_csa32_677
Processing module mul_csa32_678
Processing module mul_csa32_679
Processing module mul_csa32_680
Processing module mul_csa32_681
Processing module mul_csa32_682
Processing module mul_csa32_683
Processing module mul_csa32_668
Processing module mul_csa32_669
Processing module mul_csa32_670
Processing module mul_csa32_671
Processing module mul_csa32_672
Processing module mul_csa32_673
Processing module mul_csa32_674
Processing module mul_csa32_675
Processing module mul_ha_61
Processing module mul_csa32_661
Processing module mul_csa32_662
Processing module mul_csa32_663
Processing module mul_csa32_664
Processing module mul_csa32_665
Processing module mul_csa32_666
Processing module mul_csa32_667
Processing module mul_ha_53
Processing module mul_ha_54
Processing module mul_ha_55
Processing module mul_ha_56
Processing module mul_ha_57
Processing module mul_ha_58
Processing module mul_ha_59
Processing module mul_ha_60
Processing module mul_ppgen_172
Processing module mul_ppgen_173
Processing module mul_ppgen_174
Processing module mul_csa32_58
Processing module mul_ppgen3_56
Processing module mul_ppgen_175
Processing module mul_ppgen_176
Processing module mul_ppgen_177
Processing module mul_csa32_59
Processing module mul_ppgen3_57
Processing module mul_ppgen_178
Processing module mul_ppgen_179
Processing module mul_ppgen_180
Processing module mul_csa32_60
Processing module mul_ppgen3_58
Processing module mul_ppgen_181
Processing module mul_ppgen_182
Processing module mul_ppgen_183
Processing module mul_csa32_61
Processing module mul_ppgen3_59
Processing module mul_ppgen_184
Processing module mul_ppgen_185
Processing module mul_ppgen_186
Processing module mul_csa32_62
Processing module mul_ppgen3_60
Processing module mul_ppgen_191
Processing module mul_ppgen_192
Processing module mul_ha_2
Processing module mul_ppgensign_1
Processing module mul_ppgensign_2
Processing module mul_ppgensign_3
Processing module mul_csa32_63
Processing module mul_csa32_64
Processing module mul_csa32_65
Processing module mul_csa32_66
Processing module mul_ppgen_187
Processing module mul_ppgen_188
Processing module mul_ppgen_189
Processing module mul_ppgen_190
Processing module mul_ppgen3sign_1
Processing module mul_ppgen_148
Processing module mul_ppgen_149
Processing module mul_ppgen_150
Processing module mul_csa32_50
Processing module mul_ppgen3_48
Processing module mul_ppgen_151
Processing module mul_ppgen_152
Processing module mul_ppgen_153
Processing module mul_csa32_51
Processing module mul_ppgen3_49
Processing module mul_ppgen_154
Processing module mul_ppgen_155
Processing module mul_ppgen_156
Processing module mul_csa32_52
Processing module mul_ppgen3_50
Processing module mul_ppgen_157
Processing module mul_ppgen_158
Processing module mul_ppgen_159
Processing module mul_csa32_53
Processing module mul_ppgen3_51
Processing module mul_ppgen_160
Processing module mul_ppgen_161
Processing module mul_ppgen_162
Processing module mul_csa32_54
Processing module mul_ppgen3_52
Processing module mul_ppgen_163
Processing module mul_ppgen_164
Processing module mul_ppgen_165
Processing module mul_csa32_55
Processing module mul_ppgen3_53
Processing module mul_ppgen_166
Processing module mul_ppgen_167
Processing module mul_ppgen_168
Processing module mul_csa32_56
Processing module mul_ppgen3_54
Processing module mul_ppgen_169
Processing module mul_ppgen_170
Processing module mul_ppgen_171
Processing module mul_csa32_57
Processing module mul_ppgen3_55
Processing module mul_ppgen_124
Processing module mul_ppgen_125
Processing module mul_ppgen_126
Processing module mul_csa32_42
Processing module mul_ppgen3_40
Processing module mul_ppgen_127
Processing module mul_ppgen_128
Processing module mul_ppgen_129
Processing module mul_csa32_43
Processing module mul_ppgen3_41
Processing module mul_ppgen_130
Processing module mul_ppgen_131
Processing module mul_ppgen_132
Processing module mul_csa32_44
Processing module mul_ppgen3_42
Processing module mul_ppgen_133
Processing module mul_ppgen_134
Processing module mul_ppgen_135
Processing module mul_csa32_45
Processing module mul_ppgen3_43
Processing module mul_ppgen_136
Processing module mul_ppgen_137
Processing module mul_ppgen_138
Processing module mul_csa32_46
Processing module mul_ppgen3_44
Processing module mul_ppgen_139
Processing module mul_ppgen_140
Processing module mul_ppgen_141
Processing module mul_csa32_47
Processing module mul_ppgen3_45
Processing module mul_ppgen_142
Processing module mul_ppgen_143
Processing module mul_ppgen_144
Processing module mul_csa32_48
Processing module mul_ppgen3_46
Processing module mul_ppgen_145
Processing module mul_ppgen_146
Processing module mul_ppgen_147
Processing module mul_csa32_49
Processing module mul_ppgen3_47
Processing module mul_ppgen_100
Processing module mul_ppgen_101
Processing module mul_ppgen_102
Processing module mul_csa32_34
Processing module mul_ppgen3_32
Processing module mul_ppgen_103
Processing module mul_ppgen_104
Processing module mul_ppgen_105
Processing module mul_csa32_35
Processing module mul_ppgen3_33
Processing module mul_ppgen_106
Processing module mul_ppgen_107
Processing module mul_ppgen_108
Processing module mul_csa32_36
Processing module mul_ppgen3_34
Processing module mul_ppgen_109
Processing module mul_ppgen_110
Processing module mul_ppgen_111
Processing module mul_csa32_37
Processing module mul_ppgen3_35
Processing module mul_ppgen_112
Processing module mul_ppgen_113
Processing module mul_ppgen_114
Processing module mul_csa32_38
Processing module mul_ppgen3_36
Processing module mul_ppgen_115
Processing module mul_ppgen_116
Processing module mul_ppgen_117
Processing module mul_csa32_39
Processing module mul_ppgen3_37
Processing module mul_ppgen_118
Processing module mul_ppgen_119
Processing module mul_ppgen_120
Processing module mul_csa32_40
Processing module mul_ppgen3_38
Processing module mul_ppgen_121
Processing module mul_ppgen_122
Processing module mul_ppgen_123
Processing module mul_csa32_41
Processing module mul_ppgen3_39
Processing module mul_ppgen_76
Processing module mul_ppgen_77
Processing module mul_ppgen_78
Processing module mul_csa32_26
Processing module mul_ppgen3_24
Processing module mul_ppgen_79
Processing module mul_ppgen_80
Processing module mul_ppgen_81
Processing module mul_csa32_27
Processing module mul_ppgen3_25
Processing module mul_ppgen_82
Processing module mul_ppgen_83
Processing module mul_ppgen_84
Processing module mul_csa32_28
Processing module mul_ppgen3_26
Processing module mul_ppgen_85
Processing module mul_ppgen_86
Processing module mul_ppgen_87
Processing module mul_csa32_29
Processing module mul_ppgen3_27
Processing module mul_ppgen_88
Processing module mul_ppgen_89
Processing module mul_ppgen_90
Processing module mul_csa32_30
Processing module mul_ppgen3_28
Processing module mul_ppgen_91
Processing module mul_ppgen_92
Processing module mul_ppgen_93
Processing module mul_csa32_31
Processing module mul_ppgen3_29
Processing module mul_ppgen_94
Processing module mul_ppgen_95
Processing module mul_ppgen_96
Processing module mul_csa32_32
Processing module mul_ppgen3_30
Processing module mul_ppgen_97
Processing module mul_ppgen_98
Processing module mul_ppgen_99
Processing module mul_csa32_33
Processing module mul_ppgen3_31
Processing module mul_ppgen_52
Processing module mul_ppgen_53
Processing module mul_ppgen_54
Processing module mul_csa32_18
Processing module mul_ppgen3_16
Processing module mul_ppgen_55
Processing module mul_ppgen_56
Processing module mul_ppgen_57
Processing module mul_csa32_19
Processing module mul_ppgen3_17
Processing module mul_ppgen_58
Processing module mul_ppgen_59
Processing module mul_ppgen_60
Processing module mul_csa32_20
Processing module mul_ppgen3_18
Processing module mul_ppgen_61
Processing module mul_ppgen_62
Processing module mul_ppgen_63
Processing module mul_csa32_21
Processing module mul_ppgen3_19
Processing module mul_ppgen_64
Processing module mul_ppgen_65
Processing module mul_ppgen_66
Processing module mul_csa32_22
Processing module mul_ppgen3_20
Processing module mul_ppgen_67
Processing module mul_ppgen_68
Processing module mul_ppgen_69
Processing module mul_csa32_23
Processing module mul_ppgen3_21
Processing module mul_ppgen_70
Processing module mul_ppgen_71
Processing module mul_ppgen_72
Processing module mul_csa32_24
Processing module mul_ppgen3_22
Processing module mul_ppgen_73
Processing module mul_ppgen_74
Processing module mul_ppgen_75
Processing module mul_csa32_25
Processing module mul_ppgen3_23
Processing module mul_ppgen_28
Processing module mul_ppgen_29
Processing module mul_ppgen_30
Processing module mul_csa32_10
Processing module mul_ppgen3_8
Processing module mul_ppgen_31
Processing module mul_ppgen_32
Processing module mul_ppgen_33
Processing module mul_csa32_11
Processing module mul_ppgen3_9
Processing module mul_ppgen_34
Processing module mul_ppgen_35
Processing module mul_ppgen_36
Processing module mul_csa32_12
Processing module mul_ppgen3_10
Processing module mul_ppgen_37
Processing module mul_ppgen_38
Processing module mul_ppgen_39
Processing module mul_csa32_13
Processing module mul_ppgen3_11
Processing module mul_ppgen_40
Processing module mul_ppgen_41
Processing module mul_ppgen_42
Processing module mul_csa32_14
Processing module mul_ppgen3_12
Processing module mul_ppgen_43
Processing module mul_ppgen_44
Processing module mul_ppgen_45
Processing module mul_csa32_15
Processing module mul_ppgen3_13
Processing module mul_ppgen_46
Processing module mul_ppgen_47
Processing module mul_ppgen_48
Processing module mul_csa32_16
Processing module mul_ppgen3_14
Processing module mul_ppgen_49
Processing module mul_ppgen_50
Processing module mul_ppgen_51
Processing module mul_csa32_17
Processing module mul_ppgen3_15
Processing module mul_csa32_2
Processing module mul_negen_1
Processing module mul_negen_2
Processing module mul_ppgen_1
Processing module mul_ppgen_2
Processing module mul_ppgen_3
Processing module mul_ppgen_4
Processing module mul_ppgen_5
Processing module mul_ppgen_6
Processing module mul_ha_1
Processing module mul_csa32_1
Processing module mul_ppgen3lsb4_1
Processing module mul_ppgen_7
Processing module mul_ppgen_8
Processing module mul_ppgen_9
Processing module mul_csa32_3
Processing module mul_ppgen3_1
Processing module mul_ppgen_10
Processing module mul_ppgen_11
Processing module mul_ppgen_12
Processing module mul_csa32_4
Processing module mul_ppgen3_2
Processing module mul_ppgen_13
Processing module mul_ppgen_14
Processing module mul_ppgen_15
Processing module mul_csa32_5
Processing module mul_ppgen3_3
Processing module mul_ppgen_16
Processing module mul_ppgen_17
Processing module mul_ppgen_18
Processing module mul_csa32_6
Processing module mul_ppgen3_4
Processing module mul_ppgen_19
Processing module mul_ppgen_20
Processing module mul_ppgen_21
Processing module mul_csa32_7
Processing module mul_ppgen3_5
Processing module mul_ppgen_22
Processing module mul_ppgen_23
Processing module mul_ppgen_24
Processing module mul_csa32_8
Processing module mul_ppgen3_6
Processing module mul_ppgen_25
Processing module mul_ppgen_26
Processing module mul_ppgen_27
Processing module mul_csa32_9
Processing module mul_ppgen3_7
Processing module mul_ppgenrow3_1
Processing module mul_ppgen_364
Processing module mul_ppgen_365
Processing module mul_ppgen_366
Processing module mul_csa32_124
Processing module mul_ppgen3_116
Processing module mul_ppgen_367
Processing module mul_ppgen_368
Processing module mul_ppgen_369
Processing module mul_csa32_125
Processing module mul_ppgen3_117
Processing module mul_ppgen_370
Processing module mul_ppgen_371
Processing module mul_ppgen_372
Processing module mul_csa32_126
Processing module mul_ppgen3_118
Processing module mul_ppgen_373
Processing module mul_ppgen_374
Processing module mul_ppgen_375
Processing module mul_csa32_127
Processing module mul_ppgen3_119
Processing module mul_ppgen_376
Processing module mul_ppgen_377
Processing module mul_ppgen_378
Processing module mul_csa32_128
Processing module mul_ppgen3_120
Processing module mul_ppgen_383
Processing module mul_ppgen_384
Processing module mul_ha_4
Processing module mul_ppgensign_4
Processing module mul_ppgensign_5
Processing module mul_ppgensign_6
Processing module mul_csa32_129
Processing module mul_csa32_130
Processing module mul_csa32_131
Processing module mul_csa32_132
Processing module mul_ppgen_379
Processing module mul_ppgen_380
Processing module mul_ppgen_381
Processing module mul_ppgen_382
Processing module mul_ppgen3sign_2
Processing module mul_ppgen_340
Processing module mul_ppgen_341
Processing module mul_ppgen_342
Processing module mul_csa32_116
Processing module mul_ppgen3_108
Processing module mul_ppgen_343
Processing module mul_ppgen_344
Processing module mul_ppgen_345
Processing module mul_csa32_117
Processing module mul_ppgen3_109
Processing module mul_ppgen_346
Processing module mul_ppgen_347
Processing module mul_ppgen_348
Processing module mul_csa32_118
Processing module mul_ppgen3_110
Processing module mul_ppgen_349
Processing module mul_ppgen_350
Processing module mul_ppgen_351
Processing module mul_csa32_119
Processing module mul_ppgen3_111
Processing module mul_ppgen_352
Processing module mul_ppgen_353
Processing module mul_ppgen_354
Processing module mul_csa32_120
Processing module mul_ppgen3_112
Processing module mul_ppgen_355
Processing module mul_ppgen_356
Processing module mul_ppgen_357
Processing module mul_csa32_121
Processing module mul_ppgen3_113
Processing module mul_ppgen_358
Processing module mul_ppgen_359
Processing module mul_ppgen_360
Processing module mul_csa32_122
Processing module mul_ppgen3_114
Processing module mul_ppgen_361
Processing module mul_ppgen_362
Processing module mul_ppgen_363
Processing module mul_csa32_123
Processing module mul_ppgen3_115
Processing module mul_ppgen_316
Processing module mul_ppgen_317
Processing module mul_ppgen_318
Processing module mul_csa32_108
Processing module mul_ppgen3_100
Processing module mul_ppgen_319
Processing module mul_ppgen_320
Processing module mul_ppgen_321
Processing module mul_csa32_109
Processing module mul_ppgen3_101
Processing module mul_ppgen_322
Processing module mul_ppgen_323
Processing module mul_ppgen_324
Processing module mul_csa32_110
Processing module mul_ppgen3_102
Processing module mul_ppgen_325
Processing module mul_ppgen_326
Processing module mul_ppgen_327
Processing module mul_csa32_111
Processing module mul_ppgen3_103
Processing module mul_ppgen_328
Processing module mul_ppgen_329
Processing module mul_ppgen_330
Processing module mul_csa32_112
Processing module mul_ppgen3_104
Processing module mul_ppgen_331
Processing module mul_ppgen_332
Processing module mul_ppgen_333
Processing module mul_csa32_113
Processing module mul_ppgen3_105
Processing module mul_ppgen_334
Processing module mul_ppgen_335
Processing module mul_ppgen_336
Processing module mul_csa32_114
Processing module mul_ppgen3_106
Processing module mul_ppgen_337
Processing module mul_ppgen_338
Processing module mul_ppgen_339
Processing module mul_csa32_115
Processing module mul_ppgen3_107
Processing module mul_ppgen_292
Processing module mul_ppgen_293
Processing module mul_ppgen_294
Processing module mul_csa32_100
Processing module mul_ppgen3_92
Processing module mul_ppgen_295
Processing module mul_ppgen_296
Processing module mul_ppgen_297
Processing module mul_csa32_101
Processing module mul_ppgen3_93
Processing module mul_ppgen_298
Processing module mul_ppgen_299
Processing module mul_ppgen_300
Processing module mul_csa32_102
Processing module mul_ppgen3_94
Processing module mul_ppgen_301
Processing module mul_ppgen_302
Processing module mul_ppgen_303
Processing module mul_csa32_103
Processing module mul_ppgen3_95
Processing module mul_ppgen_304
Processing module mul_ppgen_305
Processing module mul_ppgen_306
Processing module mul_csa32_104
Processing module mul_ppgen3_96
Processing module mul_ppgen_307
Processing module mul_ppgen_308
Processing module mul_ppgen_309
Processing module mul_csa32_105
Processing module mul_ppgen3_97
Processing module mul_ppgen_310
Processing module mul_ppgen_311
Processing module mul_ppgen_312
Processing module mul_csa32_106
Processing module mul_ppgen3_98
Processing module mul_ppgen_313
Processing module mul_ppgen_314
Processing module mul_ppgen_315
Processing module mul_csa32_107
Processing module mul_ppgen3_99
Processing module mul_ppgen_268
Processing module mul_ppgen_269
Processing module mul_ppgen_270
Processing module mul_csa32_92
Processing module mul_ppgen3_84
Processing module mul_ppgen_271
Processing module mul_ppgen_272
Processing module mul_ppgen_273
Processing module mul_csa32_93
Processing module mul_ppgen3_85
Processing module mul_ppgen_274
Processing module mul_ppgen_275
Processing module mul_ppgen_276
Processing module mul_csa32_94
Processing module mul_ppgen3_86
Processing module mul_ppgen_277
Processing module mul_ppgen_278
Processing module mul_ppgen_279
Processing module mul_csa32_95
Processing module mul_ppgen3_87
Processing module mul_ppgen_280
Processing module mul_ppgen_281
Processing module mul_ppgen_282
Processing module mul_csa32_96
Processing module mul_ppgen3_88
Processing module mul_ppgen_283
Processing module mul_ppgen_284
Processing module mul_ppgen_285
Processing module mul_csa32_97
Processing module mul_ppgen3_89
Processing module mul_ppgen_286
Processing module mul_ppgen_287
Processing module mul_ppgen_288
Processing module mul_csa32_98
Processing module mul_ppgen3_90
Processing module mul_ppgen_289
Processing module mul_ppgen_290
Processing module mul_ppgen_291
Processing module mul_csa32_99
Processing module mul_ppgen3_91
Processing module mul_ppgen_244
Processing module mul_ppgen_245
Processing module mul_ppgen_246
Processing module mul_csa32_84
Processing module mul_ppgen3_76
Processing module mul_ppgen_247
Processing module mul_ppgen_248
Processing module mul_ppgen_249
Processing module mul_csa32_85
Processing module mul_ppgen3_77
Processing module mul_ppgen_250
Processing module mul_ppgen_251
Processing module mul_ppgen_252
Processing module mul_csa32_86
Processing module mul_ppgen3_78
Processing module mul_ppgen_253
Processing module mul_ppgen_254
Processing module mul_ppgen_255
Processing module mul_csa32_87
Processing module mul_ppgen3_79
Processing module mul_ppgen_256
Processing module mul_ppgen_257
Processing module mul_ppgen_258
Processing module mul_csa32_88
Processing module mul_ppgen3_80
Processing module mul_ppgen_259
Processing module mul_ppgen_260
Processing module mul_ppgen_261
Processing module mul_csa32_89
Processing module mul_ppgen3_81
Processing module mul_ppgen_262
Processing module mul_ppgen_263
Processing module mul_ppgen_264
Processing module mul_csa32_90
Processing module mul_ppgen3_82
Processing module mul_ppgen_265
Processing module mul_ppgen_266
Processing module mul_ppgen_267
Processing module mul_csa32_91
Processing module mul_ppgen3_83
Processing module mul_ppgen_220
Processing module mul_ppgen_221
Processing module mul_ppgen_222
Processing module mul_csa32_76
Processing module mul_ppgen3_68
Processing module mul_ppgen_223
Processing module mul_ppgen_224
Processing module mul_ppgen_225
Processing module mul_csa32_77
Processing module mul_ppgen3_69
Processing module mul_ppgen_226
Processing module mul_ppgen_227
Processing module mul_ppgen_228
Processing module mul_csa32_78
Processing module mul_ppgen3_70
Processing module mul_ppgen_229
Processing module mul_ppgen_230
Processing module mul_ppgen_231
Processing module mul_csa32_79
Processing module mul_ppgen3_71
Processing module mul_ppgen_232
Processing module mul_ppgen_233
Processing module mul_ppgen_234
Processing module mul_csa32_80
Processing module mul_ppgen3_72
Processing module mul_ppgen_235
Processing module mul_ppgen_236
Processing module mul_ppgen_237
Processing module mul_csa32_81
Processing module mul_ppgen3_73
Processing module mul_ppgen_238
Processing module mul_ppgen_239
Processing module mul_ppgen_240
Processing module mul_csa32_82
Processing module mul_ppgen3_74
Processing module mul_ppgen_241
Processing module mul_ppgen_242
Processing module mul_ppgen_243
Processing module mul_csa32_83
Processing module mul_ppgen3_75
Processing module mul_csa32_68
Processing module mul_negen_3
Processing module mul_negen_4
Processing module mul_ppgen_193
Processing module mul_ppgen_194
Processing module mul_ppgen_195
Processing module mul_ppgen_196
Processing module mul_ppgen_197
Processing module mul_ppgen_198
Processing module mul_ha_3
Processing module mul_csa32_67
Processing module mul_ppgen3lsb4_2
Processing module mul_ppgen_199
Processing module mul_ppgen_200
Processing module mul_ppgen_201
Processing module mul_csa32_69
Processing module mul_ppgen3_61
Processing module mul_ppgen_202
Processing module mul_ppgen_203
Processing module mul_ppgen_204
Processing module mul_csa32_70
Processing module mul_ppgen3_62
Processing module mul_ppgen_205
Processing module mul_ppgen_206
Processing module mul_ppgen_207
Processing module mul_csa32_71
Processing module mul_ppgen3_63
Processing module mul_ppgen_208
Processing module mul_ppgen_209
Processing module mul_ppgen_210
Processing module mul_csa32_72
Processing module mul_ppgen3_64
Processing module mul_ppgen_211
Processing module mul_ppgen_212
Processing module mul_ppgen_213
Processing module mul_csa32_73
Processing module mul_ppgen3_65
Processing module mul_ppgen_214
Processing module mul_ppgen_215
Processing module mul_ppgen_216
Processing module mul_csa32_74
Processing module mul_ppgen3_66
Processing module mul_ppgen_217
Processing module mul_ppgen_218
Processing module mul_ppgen_219
Processing module mul_csa32_75
Processing module mul_ppgen3_67
Processing module mul_ppgenrow3_2
Processing module mul_ppgen_556
Processing module mul_ppgen_557
Processing module mul_ppgen_558
Processing module mul_csa32_190
Processing module mul_ppgen3_176
Processing module mul_ppgen_559
Processing module mul_ppgen_560
Processing module mul_ppgen_561
Processing module mul_csa32_191
Processing module mul_ppgen3_177
Processing module mul_ppgen_562
Processing module mul_ppgen_563
Processing module mul_ppgen_564
Processing module mul_csa32_192
Processing module mul_ppgen3_178
Processing module mul_ppgen_565
Processing module mul_ppgen_566
Processing module mul_ppgen_567
Processing module mul_csa32_193
Processing module mul_ppgen3_179
Processing module mul_ppgen_568
Processing module mul_ppgen_569
Processing module mul_ppgen_570
Processing module mul_csa32_194
Processing module mul_ppgen3_180
Processing module mul_ppgen_575
Processing module mul_ppgen_576
Processing module mul_ha_6
Processing module mul_ppgensign_7
Processing module mul_ppgensign_8
Processing module mul_ppgensign_9
Processing module mul_csa32_195
Processing module mul_csa32_196
Processing module mul_csa32_197
Processing module mul_csa32_198
Processing module mul_ppgen_571
Processing module mul_ppgen_572
Processing module mul_ppgen_573
Processing module mul_ppgen_574
Processing module mul_ppgen3sign_3
Processing module mul_ppgen_532
Processing module mul_ppgen_533
Processing module mul_ppgen_534
Processing module mul_csa32_182
Processing module mul_ppgen3_168
Processing module mul_ppgen_535
Processing module mul_ppgen_536
Processing module mul_ppgen_537
Processing module mul_csa32_183
Processing module mul_ppgen3_169
Processing module mul_ppgen_538
Processing module mul_ppgen_539
Processing module mul_ppgen_540
Processing module mul_csa32_184
Processing module mul_ppgen3_170
Processing module mul_ppgen_541
Processing module mul_ppgen_542
Processing module mul_ppgen_543
Processing module mul_csa32_185
Processing module mul_ppgen3_171
Processing module mul_ppgen_544
Processing module mul_ppgen_545
Processing module mul_ppgen_546
Processing module mul_csa32_186
Processing module mul_ppgen3_172
Processing module mul_ppgen_547
Processing module mul_ppgen_548
Processing module mul_ppgen_549
Processing module mul_csa32_187
Processing module mul_ppgen3_173
Processing module mul_ppgen_550
Processing module mul_ppgen_551
Processing module mul_ppgen_552
Processing module mul_csa32_188
Processing module mul_ppgen3_174
Processing module mul_ppgen_553
Processing module mul_ppgen_554
Processing module mul_ppgen_555
Processing module mul_csa32_189
Processing module mul_ppgen3_175
Processing module mul_ppgen_508
Processing module mul_ppgen_509
Processing module mul_ppgen_510
Processing module mul_csa32_174
Processing module mul_ppgen3_160
Processing module mul_ppgen_511
Processing module mul_ppgen_512
Processing module mul_ppgen_513
Processing module mul_csa32_175
Processing module mul_ppgen3_161
Processing module mul_ppgen_514
Processing module mul_ppgen_515
Processing module mul_ppgen_516
Processing module mul_csa32_176
Processing module mul_ppgen3_162
Processing module mul_ppgen_517
Processing module mul_ppgen_518
Processing module mul_ppgen_519
Processing module mul_csa32_177
Processing module mul_ppgen3_163
Processing module mul_ppgen_520
Processing module mul_ppgen_521
Processing module mul_ppgen_522
Processing module mul_csa32_178
Processing module mul_ppgen3_164
Processing module mul_ppgen_523
Processing module mul_ppgen_524
Processing module mul_ppgen_525
Processing module mul_csa32_179
Processing module mul_ppgen3_165
Processing module mul_ppgen_526
Processing module mul_ppgen_527
Processing module mul_ppgen_528
Processing module mul_csa32_180
Processing module mul_ppgen3_166
Processing module mul_ppgen_529
Processing module mul_ppgen_530
Processing module mul_ppgen_531
Processing module mul_csa32_181
Processing module mul_ppgen3_167
Processing module mul_ppgen_484
Processing module mul_ppgen_485
Processing module mul_ppgen_486
Processing module mul_csa32_166
Processing module mul_ppgen3_152
Processing module mul_ppgen_487
Processing module mul_ppgen_488
Processing module mul_ppgen_489
Processing module mul_csa32_167
Processing module mul_ppgen3_153
Processing module mul_ppgen_490
Processing module mul_ppgen_491
Processing module mul_ppgen_492
Processing module mul_csa32_168
Processing module mul_ppgen3_154
Processing module mul_ppgen_493
Processing module mul_ppgen_494
Processing module mul_ppgen_495
Processing module mul_csa32_169
Processing module mul_ppgen3_155
Processing module mul_ppgen_496
Processing module mul_ppgen_497
Processing module mul_ppgen_498
Processing module mul_csa32_170
Processing module mul_ppgen3_156
Processing module mul_ppgen_499
Processing module mul_ppgen_500
Processing module mul_ppgen_501
Processing module mul_csa32_171
Processing module mul_ppgen3_157
Processing module mul_ppgen_502
Processing module mul_ppgen_503
Processing module mul_ppgen_504
Processing module mul_csa32_172
Processing module mul_ppgen3_158
Processing module mul_ppgen_505
Processing module mul_ppgen_506
Processing module mul_ppgen_507
Processing module mul_csa32_173
Processing module mul_ppgen3_159
Processing module mul_ppgen_460
Processing module mul_ppgen_461
Processing module mul_ppgen_462
Processing module mul_csa32_158
Processing module mul_ppgen3_144
Processing module mul_ppgen_463
Processing module mul_ppgen_464
Processing module mul_ppgen_465
Processing module mul_csa32_159
Processing module mul_ppgen3_145
Processing module mul_ppgen_466
Processing module mul_ppgen_467
Processing module mul_ppgen_468
Processing module mul_csa32_160
Processing module mul_ppgen3_146
Processing module mul_ppgen_469
Processing module mul_ppgen_470
Processing module mul_ppgen_471
Processing module mul_csa32_161
Processing module mul_ppgen3_147
Processing module mul_ppgen_472
Processing module mul_ppgen_473
Processing module mul_ppgen_474
Processing module mul_csa32_162
Processing module mul_ppgen3_148
Processing module mul_ppgen_475
Processing module mul_ppgen_476
Processing module mul_ppgen_477
Processing module mul_csa32_163
Processing module mul_ppgen3_149
Processing module mul_ppgen_478
Processing module mul_ppgen_479
Processing module mul_ppgen_480
Processing module mul_csa32_164
Processing module mul_ppgen3_150
Processing module mul_ppgen_481
Processing module mul_ppgen_482
Processing module mul_ppgen_483
Processing module mul_csa32_165
Processing module mul_ppgen3_151
Processing module mul_ppgen_436
Processing module mul_ppgen_437
Processing module mul_ppgen_438
Processing module mul_csa32_150
Processing module mul_ppgen3_136
Processing module mul_ppgen_439
Processing module mul_ppgen_440
Processing module mul_ppgen_441
Processing module mul_csa32_151
Processing module mul_ppgen3_137
Processing module mul_ppgen_442
Processing module mul_ppgen_443
Processing module mul_ppgen_444
Processing module mul_csa32_152
Processing module mul_ppgen3_138
Processing module mul_ppgen_445
Processing module mul_ppgen_446
Processing module mul_ppgen_447
Processing module mul_csa32_153
Processing module mul_ppgen3_139
Processing module mul_ppgen_448
Processing module mul_ppgen_449
Processing module mul_ppgen_450
Processing module mul_csa32_154
Processing module mul_ppgen3_140
Processing module mul_ppgen_451
Processing module mul_ppgen_452
Processing module mul_ppgen_453
Processing module mul_csa32_155
Processing module mul_ppgen3_141
Processing module mul_ppgen_454
Processing module mul_ppgen_455
Processing module mul_ppgen_456
Processing module mul_csa32_156
Processing module mul_ppgen3_142
Processing module mul_ppgen_457
Processing module mul_ppgen_458
Processing module mul_ppgen_459
Processing module mul_csa32_157
Processing module mul_ppgen3_143
Processing module mul_ppgen_412
Processing module mul_ppgen_413
Processing module mul_ppgen_414
Processing module mul_csa32_142
Processing module mul_ppgen3_128
Processing module mul_ppgen_415
Processing module mul_ppgen_416
Processing module mul_ppgen_417
Processing module mul_csa32_143
Processing module mul_ppgen3_129
Processing module mul_ppgen_418
Processing module mul_ppgen_419
Processing module mul_ppgen_420
Processing module mul_csa32_144
Processing module mul_ppgen3_130
Processing module mul_ppgen_421
Processing module mul_ppgen_422
Processing module mul_ppgen_423
Processing module mul_csa32_145
Processing module mul_ppgen3_131
Processing module mul_ppgen_424
Processing module mul_ppgen_425
Processing module mul_ppgen_426
Processing module mul_csa32_146
Processing module mul_ppgen3_132
Processing module mul_ppgen_427
Processing module mul_ppgen_428
Processing module mul_ppgen_429
Processing module mul_csa32_147
Processing module mul_ppgen3_133
Processing module mul_ppgen_430
Processing module mul_ppgen_431
Processing module mul_ppgen_432
Processing module mul_csa32_148
Processing module mul_ppgen3_134
Processing module mul_ppgen_433
Processing module mul_ppgen_434
Processing module mul_ppgen_435
Processing module mul_csa32_149
Processing module mul_ppgen3_135
Processing module mul_csa32_134
Processing module mul_negen_5
Processing module mul_negen_6
Processing module mul_ppgen_385
Processing module mul_ppgen_386
Processing module mul_ppgen_387
Processing module mul_ppgen_388
Processing module mul_ppgen_389
Processing module mul_ppgen_390
Processing module mul_ha_5
Processing module mul_csa32_133
Processing module mul_ppgen3lsb4_3
Processing module mul_ppgen_391
Processing module mul_ppgen_392
Processing module mul_ppgen_393
Processing module mul_csa32_135
Processing module mul_ppgen3_121
Processing module mul_ppgen_394
Processing module mul_ppgen_395
Processing module mul_ppgen_396
Processing module mul_csa32_136
Processing module mul_ppgen3_122
Processing module mul_ppgen_397
Processing module mul_ppgen_398
Processing module mul_ppgen_399
Processing module mul_csa32_137
Processing module mul_ppgen3_123
Processing module mul_ppgen_400
Processing module mul_ppgen_401
Processing module mul_ppgen_402
Processing module mul_csa32_138
Processing module mul_ppgen3_124
Processing module mul_ppgen_403
Processing module mul_ppgen_404
Processing module mul_ppgen_405
Processing module mul_csa32_139
Processing module mul_ppgen3_125
Processing module mul_ppgen_406
Processing module mul_ppgen_407
Processing module mul_ppgen_408
Processing module mul_csa32_140
Processing module mul_ppgen3_126
Processing module mul_ppgen_409
Processing module mul_ppgen_410
Processing module mul_ppgen_411
Processing module mul_csa32_141
Processing module mul_ppgen3_127
Processing module mul_ppgenrow3_3
Processing module mul_ha_48
Processing module mul_ha_49
Processing module mul_ha_50
Processing module mul_ha_51
Processing module mul_ha_52
Processing module mul_array1_1
Processing module dff_s_SIZE82_0
Processing module mul64_DW01_add_4
Processing module mul64_DW01_add_3
Processing module dff_s_SIZE32_0
Processing module dff_s_SIZE104
Processing module dff_s_SIZE1_29
Processing module dff_s_SIZE69
Processing module dff_s_SIZE68
Processing module dff_s_SIZE98
Processing module mul64
Processing module dffe_s_SIZE56
Processing module fpu_cnt_lead0_lvl1_19
Processing module fpu_cnt_lead0_lvl1_20
Processing module fpu_cnt_lead0_lvl1_21
Processing module fpu_cnt_lead0_lvl1_22
Processing module fpu_cnt_lead0_lvl1_23
Processing module fpu_cnt_lead0_lvl1_24
Processing module fpu_cnt_lead0_lvl1_25
Processing module fpu_cnt_lead0_lvl1_26
Processing module fpu_cnt_lead0_lvl2_10
Processing module fpu_cnt_lead0_lvl2_11
Processing module fpu_cnt_lead0_lvl2_12
Processing module fpu_cnt_lead0_lvl1_14
Processing module fpu_cnt_lead0_lvl1_15
Processing module fpu_cnt_lead0_lvl1_16
Processing module fpu_cnt_lead0_lvl1_17
Processing module fpu_cnt_lead0_lvl1_18
Processing module fpu_cnt_lead0_lvl4_3
Processing module fpu_cnt_lead0_lvl4_4
Processing module fpu_cnt_lead0_lvl3_4
Processing module fpu_cnt_lead0_lvl3_5
Processing module fpu_cnt_lead0_lvl3_6
Processing module fpu_cnt_lead0_lvl2_7
Processing module fpu_cnt_lead0_lvl2_8
Processing module fpu_cnt_lead0_lvl2_9
Processing module fpu_cnt_lead0_53b_2
Processing module fpu_cnt_lead0_lvl1_32
Processing module fpu_cnt_lead0_lvl1_33
Processing module fpu_cnt_lead0_lvl1_34
Processing module fpu_cnt_lead0_lvl1_35
Processing module fpu_cnt_lead0_lvl1_36
Processing module fpu_cnt_lead0_lvl1_37
Processing module fpu_cnt_lead0_lvl1_38
Processing module fpu_cnt_lead0_lvl1_39
Processing module fpu_cnt_lead0_lvl2_16
Processing module fpu_cnt_lead0_lvl2_17
Processing module fpu_cnt_lead0_lvl2_18
Processing module fpu_cnt_lead0_lvl1_27
Processing module fpu_cnt_lead0_lvl1_28
Processing module fpu_cnt_lead0_lvl1_29
Processing module fpu_cnt_lead0_lvl1_30
Processing module fpu_cnt_lead0_lvl1_31
Processing module fpu_cnt_lead0_lvl4_5
Processing module fpu_cnt_lead0_lvl4_6
Processing module fpu_cnt_lead0_lvl3_7
Processing module fpu_cnt_lead0_lvl3_8
Processing module fpu_cnt_lead0_lvl3_9
Processing module fpu_cnt_lead0_lvl2_13
Processing module fpu_cnt_lead0_lvl2_14
Processing module fpu_cnt_lead0_lvl2_15
Processing module fpu_cnt_lead0_53b_0
Processing module dffe_s_SIZE55_8
Processing module dffe_s_SIZE55_9
Processing module clken_buf_8
Processing module fpu_mul_frac_dp_DW01_ash_0
Processing module fpu_mul_frac_dp_DW_rash_0
Processing module fpu_mul_frac_dp_DW01_add_0
Processing module dffe_s_SIZE52
Processing module dff_s_SIZE55_1
Processing module dff_s_SIZE55_2
Processing module dff_s_SIZE55_3
Processing module dff_s_SIZE55_0
Processing module fpu_mul_frac_dp
Processing module clken_buf_9
Processing module dffe_s_SIZE13_3
Processing module dffe_s_SIZE13_4
Processing module dffe_s_SIZE13_5
Processing module dffe_s_SIZE13_6
Processing module dffe_s_SIZE13_7
Processing module dffe_s_SIZE13_8
Processing module dffe_s_SIZE11_4
Processing module dffe_s_SIZE11_5
Processing module fpu_mul_exp_dp_DW01_add_2
Processing module fpu_mul_exp_dp_DW01_inc_1
Processing module fpu_mul_exp_dp_DW01_inc_0
Processing module dffe_s_SIZE11_3
Processing module dff_s_SIZE5_1
Processing module dff_s_SIZE13_1
Processing module dff_s_SIZE13_2
Processing module dff_s_SIZE13_3
Processing module fpu_mul_exp_dp
Processing module dffe_s_SIZE1_86
Processing module dffe_s_SIZE1_87
Processing module dffrl_async_SIZE1_3
Processing module dffe_s_SIZE1_78
Processing module dffe_s_SIZE1_79
Processing module dffe_s_SIZE1_80
Processing module dffe_s_SIZE1_81
Processing module dffe_s_SIZE1_82
Processing module dffe_s_SIZE1_83
Processing module dffe_s_SIZE1_84
Processing module dffe_s_SIZE1_85
Processing module dffe_s_SIZE1_70
Processing module dffe_s_SIZE1_71
Processing module dffe_s_SIZE1_72
Processing module dffe_s_SIZE1_73
Processing module dffe_s_SIZE1_74
Processing module dffe_s_SIZE1_75
Processing module dffe_s_SIZE1_76
Processing module dffe_s_SIZE1_77
Processing module dff_s_SIZE8_3
Processing module dffe_s_SIZE1_63
Processing module dffe_s_SIZE1_64
Processing module dffe_s_SIZE1_65
Processing module dffe_s_SIZE1_66
Processing module dffe_s_SIZE1_67
Processing module dffe_s_SIZE1_68
Processing module dffe_s_SIZE1_69
Processing module dffe_s_SIZE5_10
Processing module dffe_s_SIZE2_9
Processing module dffe_s_SIZE1_60
Processing module dffe_s_SIZE4_1
Processing module dffe_s_SIZE1_61
Processing module dffe_s_SIZE4_2
Processing module dffe_s_SIZE1_62
Processing module dff_s_SIZE1_30
Processing module dffe_s_SIZE2_6
Processing module dffre_s_SIZE4_4
Processing module dffe_s_SIZE5_8
Processing module dffe_s_SIZE2_7
Processing module dffre_s_SIZE4_5
Processing module dffe_s_SIZE5_9
Processing module dffe_s_SIZE2_8
Processing module dffre_s_SIZE5
Processing module dffre_s_SIZE4_1
Processing module dffe_s_SIZE5_5
Processing module dffe_s_SIZE2_4
Processing module dffre_s_SIZE4_2
Processing module dffe_s_SIZE5_6
Processing module dffe_s_SIZE2_5
Processing module dffre_s_SIZE4_3
Processing module dffe_s_SIZE5_7
Processing module dffe_s_SIZE1_58
Processing module dffe_s_SIZE1_59
Processing module dffre_s_SIZE1_8
Processing module dffe_s_SIZE10_1
Processing module dffre_s_SIZE3_3
Processing module dffre_s_SIZE1_9
Processing module dffe_s_SIZE5_4
Processing module dffe_s_SIZE2_3
Processing module dffe_s_SIZE1_50
Processing module dffe_s_SIZE1_51
Processing module dffe_s_SIZE1_52
Processing module dffe_s_SIZE1_53
Processing module dffe_s_SIZE1_54
Processing module dffe_s_SIZE1_55
Processing module dffe_s_SIZE1_56
Processing module dffe_s_SIZE1_57
Processing module dffe_s_SIZE1_42
Processing module dffe_s_SIZE1_43
Processing module dffe_s_SIZE1_44
Processing module dffe_s_SIZE1_45
Processing module dffe_s_SIZE1_46
Processing module dffe_s_SIZE1_47
Processing module dffe_s_SIZE1_48
Processing module dffe_s_SIZE1_49
Processing module dffe_s_SIZE1_34
Processing module dffe_s_SIZE1_35
Processing module dffe_s_SIZE1_36
Processing module dffe_s_SIZE1_37
Processing module dffe_s_SIZE1_38
Processing module dffe_s_SIZE1_39
Processing module dffe_s_SIZE1_40
Processing module dffe_s_SIZE1_41
Processing module fpu_mul_ctl_DW01_add_1
Processing module dffe_s_SIZE1_31
Processing module dffe_s_SIZE1_32
Processing module dffe_s_SIZE7_1
Processing module dffe_s_SIZE7_0
Processing module dffe_s_SIZE6_1
Processing module dffe_s_SIZE6_0
Processing module dffe_s_SIZE1_33
Processing module fpu_mul_ctl
Processing module fpu_mul
Processing module dffe_s_SIZE55_0
Processing module dffe_s_SIZE63
Processing module clken_buf_10
Processing module dffe_s_SIZE64_6
Processing module dff_s_SIZE64_5
Processing module dffe_s_SIZE64_7
Processing module dffe_s_SIZE64_8
Processing module dffe_s_SIZE64_9
Processing module fpu_in2_gt_in1_2b_1
Processing module fpu_in2_gt_in1_2b_0
Processing module fpu_in2_gt_in1_3b_0
Processing module fpu_in2_gt_in1_3b_9
Processing module fpu_in2_gt_in1_3b_10
Processing module fpu_in2_gt_in1_3b_11
Processing module fpu_in2_gt_in1_3b_12
Processing module fpu_in2_gt_in1_3b_13
Processing module fpu_in2_gt_in1_3b_14
Processing module fpu_in2_gt_in1_3b_15
Processing module fpu_in2_gt_in1_3b_16
Processing module fpu_in2_gt_in1_3b_1
Processing module fpu_in2_gt_in1_3b_2
Processing module fpu_in2_gt_in1_3b_3
Processing module fpu_in2_gt_in1_3b_4
Processing module fpu_in2_gt_in1_3b_5
Processing module fpu_in2_gt_in1_3b_6
Processing module fpu_in2_gt_in1_3b_7
Processing module fpu_in2_gt_in1_3b_8
Processing module fpu_in2_gt_in1_3to1_1
Processing module fpu_in2_gt_in1_3to1_2
Processing module fpu_in2_gt_in1_3to1_3
Processing module fpu_in2_gt_in1_3to1_4
Processing module fpu_in2_gt_in1_3to1_5
Processing module fpu_in2_gt_in1_3to1_6
Processing module fpu_in2_gt_in1_3to1_7
Processing module fpu_in2_gt_in1_3to1_0
Processing module fpu_in2_gt_in1_frac
Processing module dffe_s_SIZE55_10
Processing module dffe_s_SIZE64_0
Processing module dff_s_SIZE64_2
Processing module dff_s_SIZE64_3
Processing module dff_s_SIZE64_4
Processing module dffe_s_SIZE64_4
Processing module fpu_cnt_lead0_lvl1_50
Processing module fpu_cnt_lead0_lvl1_51
Processing module fpu_cnt_lead0_lvl1_52
Processing module fpu_cnt_lead0_lvl1_53
Processing module fpu_cnt_lead0_lvl1_54
Processing module fpu_cnt_lead0_lvl1_0
Processing module fpu_cnt_lead0_lvl1_42
Processing module fpu_cnt_lead0_lvl1_43
Processing module fpu_cnt_lead0_lvl1_44
Processing module fpu_cnt_lead0_lvl1_45
Processing module fpu_cnt_lead0_lvl1_46
Processing module fpu_cnt_lead0_lvl1_47
Processing module fpu_cnt_lead0_lvl1_48
Processing module fpu_cnt_lead0_lvl1_49
Processing module fpu_cnt_lead0_lvl2_21
Processing module fpu_cnt_lead0_lvl2_22
Processing module fpu_cnt_lead0_lvl2_23
Processing module fpu_cnt_lead0_lvl2_24
Processing module fpu_cnt_lead0_lvl2_25
Processing module fpu_cnt_lead0_lvl2_0
Processing module fpu_cnt_lead0_lvl1_40
Processing module fpu_cnt_lead0_lvl1_41
Processing module fpu_cnt_lead0_lvl4_7
Processing module fpu_cnt_lead0_lvl4_0
Processing module fpu_cnt_lead0_lvl3_10
Processing module fpu_cnt_lead0_lvl3_11
Processing module fpu_cnt_lead0_lvl3_12
Processing module fpu_cnt_lead0_lvl3_0
Processing module fpu_cnt_lead0_lvl2_19
Processing module fpu_cnt_lead0_lvl2_20
Processing module fpu_cnt_lead0_64b
Processing module fpu_denorm_3b_17
Processing module fpu_denorm_3b_0
Processing module fpu_denorm_3b_9
Processing module fpu_denorm_3b_10
Processing module fpu_denorm_3b_11
Processing module fpu_denorm_3b_12
Processing module fpu_denorm_3b_13
Processing module fpu_denorm_3b_14
Processing module fpu_denorm_3b_15
Processing module fpu_denorm_3b_16
Processing module fpu_denorm_3b_1
Processing module fpu_denorm_3b_2
Processing module fpu_denorm_3b_3
Processing module fpu_denorm_3b_4
Processing module fpu_denorm_3b_5
Processing module fpu_denorm_3b_6
Processing module fpu_denorm_3b_7
Processing module fpu_denorm_3b_8
Processing module fpu_denorm_3to1_1
Processing module fpu_denorm_3to1_2
Processing module fpu_denorm_3to1_3
Processing module fpu_denorm_3to1_4
Processing module fpu_denorm_3to1_5
Processing module fpu_denorm_3to1_6
Processing module fpu_denorm_3to1_7
Processing module fpu_denorm_3to1_0
Processing module fpu_denorm_frac
Processing module dffe_s_SIZE54
Processing module dffe_s_SIZE64_5
Processing module fpu_add_frac_dp_DW01_add_2
Processing module fpu_add_frac_dp_DW01_add_1
Processing module fpu_add_frac_dp_DW01_ash_0
Processing module fpu_add_frac_dp_DW01_add_0
Processing module dffe_s_SIZE64_1
Processing module dffe_s_SIZE64_2
Processing module dffe_s_SIZE58
Processing module dffe_s_SIZE64_3
Processing module fpu_add_frac_dp
Processing module clken_buf_11
Processing module dffe_s_SIZE13_13
Processing module dffe_s_SIZE13_14
Processing module dffe_s_SIZE13_15
Processing module dffe_s_SIZE13_0
Processing module dffe_s_SIZE11_12
Processing module dffe_s_SIZE11_13
Processing module dffe_s_SIZE11_14
Processing module dffe_s_SIZE11_0
Processing module dff_s_SIZE13_0
Processing module dffe_s_SIZE13_10
Processing module dffe_s_SIZE13_11
Processing module dffe_s_SIZE13_12
Processing module dffe_s_SIZE12
Processing module dffe_s_SIZE11_10
Processing module dffe_s_SIZE11_11
Processing module dffe_s_SIZE4_3
Processing module dffe_s_SIZE11_6
Processing module dffe_s_SIZE11_7
Processing module dffe_s_SIZE11_8
Processing module dffe_s_SIZE11_9
Processing module dffe_s_SIZE13_9
Processing module dff_s_SIZE13_4
Processing module dff_s_SIZE13_5
Processing module dff_s_SIZE13_6
Processing module fpu_add_exp_dp_DW01_add_4
Processing module fpu_add_exp_dp_DW01_add_3
Processing module fpu_add_exp_dp_DW01_add_2
Processing module fpu_add_exp_dp_DW01_inc_2
Processing module fpu_add_exp_dp_DW01_add_1
Processing module fpu_add_exp_dp_DW01_inc_1
Processing module fpu_add_exp_dp_DW01_dec_0
Processing module fpu_add_exp_dp_DW01_inc_0
Processing module fpu_add_exp_dp
Processing module dffe_s_SIZE1_139
Processing module dffe_s_SIZE1_140
Processing module dffe_s_SIZE1_141
Processing module dffe_s_SIZE1_0
Processing module dffrl_async_SIZE1_4
Processing module dffe_s_SIZE1_131
Processing module dffe_s_SIZE1_132
Processing module dffe_s_SIZE1_133
Processing module dffe_s_SIZE1_134
Processing module dffe_s_SIZE1_135
Processing module dffe_s_SIZE1_136
Processing module dffe_s_SIZE1_137
Processing module dffe_s_SIZE1_138
Processing module dffe_s_SIZE2_0
Processing module dffe_s_SIZE4_4
Processing module dffe_s_SIZE1_127
Processing module dffe_s_SIZE4_0
Processing module dffe_s_SIZE1_128
Processing module dffre_s_SIZE8
Processing module dffe_s_SIZE1_129
Processing module dffe_s_SIZE1_130
Processing module dffre_s_SIZE2
Processing module dffre_s_SIZE19
Processing module dffe_s_SIZE2_19
Processing module dffe_s_SIZE5_12
Processing module dffe_s_SIZE2_20
Processing module dffre_s_SIZE31
Processing module dffe_s_SIZE2_21
Processing module dffe_s_SIZE5_0
Processing module dffe_s_SIZE2_14
Processing module dffe_s_SIZE10_0
Processing module dffe_s_SIZE2_15
Processing module dffe_s_SIZE2_16
Processing module dffre_s_SIZE18
Processing module dffe_s_SIZE2_17
Processing module dffe_s_SIZE5_11
Processing module dffe_s_SIZE2_18
Processing module dffe_s_SIZE1_125
Processing module dffe_s_SIZE1_126
Processing module dffre_s_SIZE1_10
Processing module dffe_s_SIZE2_13
Processing module dff_s_SIZE10_0
Processing module dffre_s_SIZE6_0
Processing module dffe_s_SIZE10_2
Processing module dffre_s_SIZE9
Processing module dffe_s_SIZE1_117
Processing module dffe_s_SIZE1_118
Processing module dffe_s_SIZE1_119
Processing module dffe_s_SIZE1_120
Processing module dffe_s_SIZE1_121
Processing module dffe_s_SIZE1_122
Processing module dffe_s_SIZE1_123
Processing module dffe_s_SIZE1_124
Processing module dffe_s_SIZE1_110
Processing module dffe_s_SIZE2_12
Processing module dffe_s_SIZE1_111
Processing module dffe_s_SIZE1_112
Processing module dffe_s_SIZE1_113
Processing module dffe_s_SIZE1_114
Processing module dffe_s_SIZE1_115
Processing module dffe_s_SIZE1_116
Processing module dffe_s_SIZE1_104
Processing module dffe_s_SIZE1_105
Processing module dffe_s_SIZE1_106
Processing module dffe_s_SIZE1_107
Processing module dffe_s_SIZE2_10
Processing module dffe_s_SIZE1_108
Processing module dffe_s_SIZE2_11
Processing module dffe_s_SIZE1_109
Processing module dffe_s_SIZE1_96
Processing module dffe_s_SIZE1_97
Processing module dffe_s_SIZE1_98
Processing module dffe_s_SIZE1_99
Processing module dffe_s_SIZE1_100
Processing module dffe_s_SIZE1_101
Processing module dffe_s_SIZE1_102
Processing module dffe_s_SIZE1_103
Processing module dffe_s_SIZE1_88
Processing module dffe_s_SIZE1_89
Processing module dffe_s_SIZE1_90
Processing module dffe_s_SIZE1_91
Processing module dffe_s_SIZE1_92
Processing module dffe_s_SIZE1_93
Processing module dffe_s_SIZE1_94
Processing module dffe_s_SIZE1_95
Processing module fpu_add_ctl
Processing module fpu_add
Processing module bw_r_rf16x160
Processing module fpu
Elapsed =    0:00:03, CPU =    0:00:03
Write verilog completed successfully.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_extracted. (UIG-5)
1
icc_shell> source scripts/cts_icc.tcl
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
ideal_clock1
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.01
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.66
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'fpu_add/fpu_add_frac_dp/clk' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Warning : The net 'fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk' is detail routed but not fully connected. This might lead to incorrect QOR.
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
Warning: Cell fpu_in/fpu_in_dp/ckbuf_in_dp/U2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_in/fpu_in_dp/ckbuf_in_dp/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_out/fpu_out_dp/ckbuf_out_dp/U2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_out/fpu_out_dp/ckbuf_out_dp/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/ckbuf_0/U2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/ckbuf_0/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/ckbuf_1/U2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/ckbuf_1/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2 is a fixed cell instance. (CTS-261)
Warning: Cell fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3 is a fixed cell instance. (CTS-261)
Warning: Cell cluster_header/I0/U2 is a fixed cell instance. (CTS-261)
Warning: Cell cluster_header/I0/sync_cluster_slave/U3 is a fixed cell instance. (CTS-261)
Warning: Cell cluster_header/I0/dbginit_repeater/lockup/U3 is a fixed cell instance. (CTS-261)
Warning: Cell cluster_header/I0/rst_repeater/lockup/U3 is a fixed cell instance. (CTS-261)
CTS: Prepare sources for clock domain ideal_clock1
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_out/fpu_out_dp/ckbuf_out_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/ckbuf_0/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/ckbuf_1/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin cluster_header/I0/U2/Y. (CTS-209)

Pruning library cells (r/f, pwr)
    Min drive = -0.0249977.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0249977.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: BA: Net 'gclk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net gclk
CTS:  clock gate levels = 3
CTS:    clock sink pins = 4799
CTS:    level  3: gates = 24
CTS:    level  2: gates = 4
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net gclk:
CTS:   IBUFFX16_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX32_RVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX4_RVT
CTS:   NBUFFX8_RVT
CTS: Buffer/Inverter list for DelayInsertion for clock net gclk:
CTS:   INVX32_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX16_RVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   IBUFFX4_RVT
CTS:   INVX2_RVT
CTS:   NBUFFX2_RVT
CTS:   IBUFFX2_RVT
CTS:   INVX1_RVT
CTS:   NBUFFX32_RVT
CTS:   DELLN1X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN3X2_RVT
CTS:   INVX0_RVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX16_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
Information: Removing clock transition on clock ideal_clock1 ... (CTS-103)
Information: Removing clock transition on clock ideal_clock1 ... (CTS-103)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = cluster_header/I0/rst_repeater/lockup/n2
CTS:        driving pin = cluster_header/I0/rst_repeater/lockup/U3/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net cluster_header/I0/rst_repeater/lockup/n2. (CTS-1250)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = cluster_header/I0/dbginit_repeater/lockup/n2
CTS:        driving pin = cluster_header/I0/dbginit_repeater/lockup/U3/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net cluster_header/I0/dbginit_repeater/lockup/n2. (CTS-1250)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = cluster_header/I0/sync_cluster_slave/n2
CTS:        driving pin = cluster_header/I0/sync_cluster_slave/U3/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net cluster_header/I0/sync_cluster_slave/n2. (CTS-1250)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/booth/ckbuf_0/clk
CTS:        driving pin = fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/booth/ckbuf_0/clk. (CTS-1250)
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_0/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/booth/ckbuf_0/n1
CTS:        driving pin = fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/booth/ckbuf_0/n1. (CTS-1250)
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_0/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/booth/ckbuf_1/clk
CTS:        driving pin = fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/booth/ckbuf_1/clk. (CTS-1250)
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_1/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/booth/ckbuf_1/n1
CTS:        driving pin = fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/booth/ckbuf_1/n1. (CTS-1250)
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_1/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk
CTS:        driving pin = fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk. (CTS-1250)
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk (CTS-226)
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/n1
CTS:        driving pin = fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/n1. (CTS-1250)
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk
CTS:        driving pin = fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk. (CTS-1250)
Information: DRC violations at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/n1
CTS:        driving pin = fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/n1. (CTS-1250)
Information: DRC violations at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clk
CTS:        driving pin = fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clk. (CTS-1250)
Information: DRC violations at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/n1
CTS:        driving pin = fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/n1. (CTS-1250)
Information: DRC violations at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk. (CTS-1250)
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk (CTS-226)
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/n1
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/n1. (CTS-1250)
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/ckbuf_1/clk
CTS:        driving pin = fpu_mul/i_m4stg_frac/ckbuf_1/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/ckbuf_1/clk. (CTS-1250)
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_1/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_1/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/ckbuf_1/n1
CTS:        driving pin = fpu_mul/i_m4stg_frac/ckbuf_1/U2/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/ckbuf_1/n1. (CTS-1250)
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_1/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_1/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/ckbuf_0/clk
CTS:        driving pin = fpu_mul/i_m4stg_frac/ckbuf_0/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/ckbuf_0/clk. (CTS-1250)
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_0/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_0/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/ckbuf_0/n1
CTS:        driving pin = fpu_mul/i_m4stg_frac/ckbuf_0/U2/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_mul/i_m4stg_frac/ckbuf_0/n1. (CTS-1250)
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_0/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_0/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clk
CTS:        driving pin = fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clk. (CTS-1250)
Information: DRC violations at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/n1
CTS:        driving pin = fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/n1. (CTS-1250)
Information: DRC violations at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk
CTS:        driving pin = fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk. (CTS-1250)
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk (CTS-226)
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/n1
CTS:        driving pin = fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/n1. (CTS-1250)
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_out/fpu_out_dp/ckbuf_out_dp/clk
CTS:        driving pin = fpu_out/fpu_out_dp/ckbuf_out_dp/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_out/fpu_out_dp/ckbuf_out_dp/clk. (CTS-1250)
Information: DRC violations at pin fpu_out/fpu_out_dp/ckbuf_out_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_out/fpu_out_dp/ckbuf_out_dp/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_out/fpu_out_dp/ckbuf_out_dp/n1
CTS:        driving pin = fpu_out/fpu_out_dp/ckbuf_out_dp/U2/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_out/fpu_out_dp/ckbuf_out_dp/n1. (CTS-1250)
Information: DRC violations at pin fpu_out/fpu_out_dp/ckbuf_out_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_out/fpu_out_dp/ckbuf_out_dp/n1 (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_in/fpu_in_dp/ckbuf_in_dp/clk
CTS:        driving pin = fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_in/fpu_in_dp/ckbuf_in_dp/clk. (CTS-1250)
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/clk (CTS-226)
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/clk (CTS-226)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = fpu_in/fpu_in_dp/ckbuf_in_dp/n1
CTS:        driving pin = fpu_in/fpu_in_dp/ckbuf_in_dp/U2/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net fpu_in/fpu_in_dp/ckbuf_in_dp/n1. (CTS-1250)
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/n1 (CTS-226)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = cluster_header/I0/rclk
CTS:        driving pin = cluster_header/I0/U2/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net cluster_header/I0/rclk. (CTS-1250)
Information: DRC violations at pin cluster_header/I0/U2/Y cannot be fixed since it is connected to the dont_buffer_net cluster_header/I0/rclk (CTS-226)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = gclk
CTS:        driving pin = gclk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on detail routed net gclk. (CTS-1250)

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS: transition delay violation at cluster_header/I0/U2/Y
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin cluster_header/I0/U2/Y cannot be fixed since it is connected to the dont_buffer_net cluster_header/I0/rclk (CTS-226)
CTS: transition delay violation at i_fpu_inq_sram/rdptr_d1_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/rdptr_d1_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/rdptr_d1_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/rdptr_d1_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/ren_d1_reg/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wr_en_d1_reg/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrptr_d1_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrptr_d1_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrptr_d1_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrptr_d1_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/word_wen_d1_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/word_wen_d1_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/word_wen_d1_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/word_wen_d1_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[19]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[18]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[25]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[24]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[23]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[22]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[21]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[20]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[19]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[18]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[33]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[32]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[31]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[30]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[29]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[28]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[27]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[26]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[41]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[40]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[39]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[38]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[37]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[36]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[35]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[34]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[49]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[48]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[47]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[46]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[45]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[44]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[43]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[42]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[57]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[56]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[55]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[54]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[53]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[52]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[51]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[50]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[65]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[64]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[63]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[62]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[61]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[60]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[59]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[58]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[73]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[72]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[71]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[70]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[69]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[68]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[67]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[66]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[81]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[80]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[79]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[78]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[77]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[76]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[75]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[74]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[89]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[88]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[87]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[86]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[85]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[84]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[83]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[82]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[97]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[96]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[95]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[94]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[93]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[92]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[91]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[90]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[105]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[104]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[103]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[102]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[101]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[100]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[99]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[98]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[113]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[112]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[111]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[110]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[109]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[108]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[107]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[106]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[121]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[120]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[119]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[118]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[117]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[116]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[115]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[114]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[129]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[128]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[127]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[126]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[125]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[124]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[123]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[122]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[137]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[136]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[135]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[134]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[133]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[132]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[131]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[130]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[145]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[144]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[143]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[142]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[141]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[140]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[139]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[138]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[153]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[152]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[151]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[150]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[149]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[148]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[147]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[146]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[159]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[158]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[157]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[156]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[155]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[154]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_vld_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/dffrl_in_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rd/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_valid_packet_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_d1stg_step_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_diva_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_mula_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_adda_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_div_dest_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_add_dest_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_req_thread/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_req_thread/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_add_req/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_53_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/dffrl_div_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_exp_in2_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_53_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_exp_in1_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_exp_in1_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_qnan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_snan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_snan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_norm_dbl_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_norm_sng_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_denorm_dbl_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_denorm_sng_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_exp_in2_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_infnan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_infnan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_2inf_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_inf_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_inf_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_nan_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_nan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_qnan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_div/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_2zero_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_zero_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_zero_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_zero_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_infnan_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_fdiva/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_pipe_active/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_fdivb/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_divd_cnt_lt_52/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_divs_cnt_lt_23a/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_divs_cnt_lt_23/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_sign_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_uf_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_out_52_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_of_out_tmp2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_of_out_tmp1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_dz_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_nv_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_divd_cnt_lt_52a/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_expadd2_no_decr_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_expadd2_in1_exp_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_expadd1_in1_sng/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_stk/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_grd/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_lsb/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_nx_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/dffrl_mul_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_snan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_snan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_zero_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_zero_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_zero_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_inf_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_inf_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_inf_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_nan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_pipe_active/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_sign1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_uf_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_of_out_cout/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_nv_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_sign_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_expadd_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_nx_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/dffrl_add_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_63/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[18]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[19]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[22]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[24]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[23]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[18]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[20]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[26]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[21]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[29]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[30]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[28]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[27]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[25]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_fcc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_fcc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_sign1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_pipe_active/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_snan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_nan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_nan_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_exp/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_in2_eq_in1_exp/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_frac/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_in2_neq_in1_frac/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_sub/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_2inf_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_2zero_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_snan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_qnan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_cc_out/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_cc_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_sign_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_of_mask2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_nv2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_nx_tmp3/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_nx_tmp1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_fracadd_frac2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_nx_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_uf_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_of_out_tmp1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_nv_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_nx2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_nx/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at cluster_header/I0/rst_repeater/syncff/i0/q_reg/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: net cluster_header/I0/rclk has 898 pins
CTS:   constraint  = 2000
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/Y
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_0/clk (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff16/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/Y
CTS:   transition delay = worst[2.588 2.341] worst[2.588 2.341]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_0/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.341] worst[2.588 2.341]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_0/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/Y
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_1/clk (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff0/q_reg[0]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/Y
CTS:   transition delay = worst[2.590 2.344] worst[2.590 2.344]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_1/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/CLK
CTS:   transition delay = worst[2.590 2.344] worst[2.590 2.344]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_1/n1 (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: capacitance violation on fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk
CTS:   capacitance = worst[287.759 287.759]
CTS:   constraint  = worst[208.000 208.000]
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3/Y
CTS:   transition delay = worst[2.588 2.340] worst[2.588 2.340]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.340] worst[2.588 2.340]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/Y
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk has 1182 pins
CTS:   constraint  = 2000
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3/Y
CTS:   transition delay = worst[2.590 2.345] worst[2.590 2.345]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/CLK
CTS:   transition delay = worst[2.590 2.345] worst[2.590 2.345]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/Y
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clk (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3/Y
CTS:   transition delay = worst[2.592 2.351] worst[2.592 2.351]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK
CTS:   transition delay = worst[2.592 2.351] worst[2.592 2.351]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[49]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[48]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[35]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[37]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[36]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[55]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[54]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[53]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[52]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[51]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[50]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[45]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[44]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[43]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[40]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[38]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[14]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[13]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[11]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[22]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[7]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[1]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[47]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[46]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[6]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[5]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[4]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[3]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[0]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[26]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[25]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[19]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[27]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[21]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[20]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[18]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[17]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[16]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[15]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[9]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[8]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[2]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[24]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[12]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[10]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[30]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[29]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[28]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[23]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[38]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[37]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[36]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[47]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[46]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[45]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[43]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[42]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[40]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[39]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[44]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[14]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[13]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[35]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[53]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[52]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[49]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[48]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[14]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[13]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[38]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[37]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[36]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[35]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[46]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[44]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[43]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[42]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[41]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[39]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[53]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[52]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[49]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[48]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[47]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[6]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[5]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[4]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[3]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[2]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[14]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[13]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[12]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[11]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[10]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[9]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[8]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[7]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[22]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[21]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[20]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[19]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[18]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[17]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[16]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[15]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[30]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[29]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[28]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[27]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[26]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[25]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[24]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[23]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[38]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[37]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[36]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[35]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[34]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[33]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[32]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[31]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[46]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[45]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[44]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[43]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[42]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[41]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[40]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[39]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[51]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[50]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[49]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[48]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[47]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[13]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[12]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[4]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[3]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[2]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[14]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[37]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[36]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[35]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[34]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[45]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[44]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[43]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[42]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[41]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[40]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[39]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[38]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[53]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[52]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[49]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[48]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[47]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[46]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[6]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[5]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[54]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[13]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[12]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[4]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[3]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[2]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[14]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[37]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[36]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[35]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[45]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[44]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[43]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[42]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[41]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[40]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[39]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[38]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[53]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[52]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[49]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[48]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[47]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[46]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[6]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[5]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[12]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[22]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[37]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[45]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[44]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[43]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[42]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[41]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[40]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[48]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[47]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[46]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[6]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[12]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[4]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[2]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[37]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[35]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[41]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[40]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[39]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[52]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[51]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[49]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[47]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[6]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[5]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: capacitance violation on fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk
CTS:   capacitance = worst[474.607 474.607]
CTS:   constraint  = worst[208.000 208.000]
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/Y
CTS:   transition delay = worst[2.588 2.339] worst[2.588 2.339]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.339] worst[2.588 2.339]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/U3/Y
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_1/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_1/clk (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[59]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[3]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[10]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[11]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[12]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[5]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[1]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[17]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[7]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[22]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[20]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[19]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[32]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[31]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[29]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[28]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[27]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[41]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[40]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[37]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[34]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[44]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[43]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[56]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[58]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[48]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[54]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[55]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[47]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[53]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/U2/Y
CTS:   transition delay = worst[2.588 2.339] worst[2.588 2.339]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_1/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_1/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.339] worst[2.588 2.339]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_1/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/U3/Y
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_0/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_0/clk (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/cyc3_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/cyc1_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/x2c3_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/x2c1_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[93]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[87]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[83]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[79]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[95]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[88]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[85]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[84]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[81]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[80]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[92]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[91]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[90]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[89]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[86]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[82]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[78]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[96]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[94]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[80]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[79]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[78]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[81]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[81]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[80]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[79]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[78]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[88]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[84]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[80]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[94]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[96]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[86]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[85]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[82]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[81]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[92]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[91]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[90]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[89]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[87]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[83]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[79]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[78]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[97]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[95]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[93]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: net fpu_mul/i_m4stg_frac/ckbuf_0/clk has 766 pins
CTS:   constraint  = 2000
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/U2/Y
CTS:   transition delay = worst[2.588 2.340] worst[2.588 2.340]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_0/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_0/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.340] worst[2.588 2.340]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_0/n1 (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/Y
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clk (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[12]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[11]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[10]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[9]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[8]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[7]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[6]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[5]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[4]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[3]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[2]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[12]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[11]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[10]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[9]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[8]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[7]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[6]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[5]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[4]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[3]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[2]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3/Y
CTS:   transition delay = worst[2.592 2.350] worst[2.592 2.350]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/CLK
CTS:   transition delay = worst[2.592 2.350] worst[2.592 2.350]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[5]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[4]/CLK
CTS:   transition delay = worst[0.630 8.601] worst[0.630 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[3]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[2]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[1]/CLK
CTS:   transition delay = worst[0.628 8.601] worst[0.628 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[0]/CLK
CTS:   transition delay = worst[0.626 8.601] worst[0.626 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[10]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[11]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[9]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[8]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[7]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[6]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[5]/CLK
CTS:   transition delay = worst[0.603 8.601] worst[0.603 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[4]/CLK
CTS:   transition delay = worst[0.604 8.601] worst[0.604 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[3]/CLK
CTS:   transition delay = worst[0.617 8.601] worst[0.617 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[2]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 8.601] worst[0.619 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 8.601] worst[0.619 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[19]/CLK
CTS:   transition delay = worst[0.598 8.601] worst[0.598 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[18]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[17]/CLK
CTS:   transition delay = worst[0.598 8.601] worst[0.598 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]/CLK
CTS:   transition delay = worst[0.598 8.601] worst[0.598 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[15]/CLK
CTS:   transition delay = worst[0.597 8.601] worst[0.597 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[14]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[13]/CLK
CTS:   transition delay = worst[0.599 8.601] worst[0.599 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[12]/CLK
CTS:   transition delay = worst[0.598 8.601] worst[0.598 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[27]/CLK
CTS:   transition delay = worst[0.601 8.601] worst[0.601 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[26]/CLK
CTS:   transition delay = worst[0.612 8.601] worst[0.612 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[25]/CLK
CTS:   transition delay = worst[0.600 8.601] worst[0.600 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[24]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[23]/CLK
CTS:   transition delay = worst[0.602 8.601] worst[0.602 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[22]/CLK
CTS:   transition delay = worst[0.608 8.601] worst[0.608 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[21]/CLK
CTS:   transition delay = worst[0.614 8.601] worst[0.614 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[20]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[35]/CLK
CTS:   transition delay = worst[0.611 8.601] worst[0.611 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[34]/CLK
CTS:   transition delay = worst[0.610 8.601] worst[0.610 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[33]/CLK
CTS:   transition delay = worst[0.614 8.601] worst[0.614 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[32]/CLK
CTS:   transition delay = worst[0.606 8.601] worst[0.606 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[31]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[30]/CLK
CTS:   transition delay = worst[0.602 8.601] worst[0.602 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[29]/CLK
CTS:   transition delay = worst[0.606 8.601] worst[0.606 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[28]/CLK
CTS:   transition delay = worst[0.601 8.601] worst[0.601 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[43]/CLK
CTS:   transition delay = worst[0.605 8.601] worst[0.605 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[42]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[41]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[40]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[39]/CLK
CTS:   transition delay = worst[0.612 8.601] worst[0.612 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[38]/CLK
CTS:   transition delay = worst[0.607 8.601] worst[0.607 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[37]/CLK
CTS:   transition delay = worst[0.607 8.601] worst[0.607 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[36]/CLK
CTS:   transition delay = worst[0.606 8.601] worst[0.606 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[51]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[49]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[48]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[47]/CLK
CTS:   transition delay = worst[0.605 8.601] worst[0.605 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[46]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[45]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[44]/CLK
CTS:   transition delay = worst[0.606 8.601] worst[0.606 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[11]/CLK
CTS:   transition delay = worst[0.600 8.601] worst[0.600 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[10]/CLK
CTS:   transition delay = worst[0.614 8.601] worst[0.614 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[9]/CLK
CTS:   transition delay = worst[0.603 8.601] worst[0.603 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[8]/CLK
CTS:   transition delay = worst[0.599 8.601] worst[0.599 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[7]/CLK
CTS:   transition delay = worst[0.603 8.601] worst[0.603 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[52]/CLK
CTS:   transition delay = worst[0.614 8.601] worst[0.614 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.588 8.601] worst[0.588 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.582 8.601] worst[0.582 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 8.601] worst[0.589 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[13]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.584 8.601] worst[0.584 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.584 8.601] worst[0.584 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.586 8.601] worst[0.586 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 8.601] worst[0.582 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.588 8.601] worst[0.588 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[22]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[21]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[20]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[19]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[18]/CLK
CTS:   transition delay = worst[0.578 8.601] worst[0.578 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[17]/CLK
CTS:   transition delay = worst[0.579 8.601] worst[0.579 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[16]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[15]/CLK
CTS:   transition delay = worst[0.579 8.601] worst[0.579 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]/CLK
CTS:   transition delay = worst[0.583 8.601] worst[0.583 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[29]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[26]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[25]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[24]/CLK
CTS:   transition delay = worst[0.579 8.601] worst[0.579 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[23]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[38]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]/CLK
CTS:   transition delay = worst[0.588 8.601] worst[0.588 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[35]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[34]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 8.601] worst[0.582 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[32]/CLK
CTS:   transition delay = worst[0.581 8.601] worst[0.581 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[31]/CLK
CTS:   transition delay = worst[0.583 8.601] worst[0.583 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[46]/CLK
CTS:   transition delay = worst[0.591 8.601] worst[0.591 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[45]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[44]/CLK
CTS:   transition delay = worst[0.593 8.601] worst[0.593 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[43]/CLK
CTS:   transition delay = worst[0.593 8.601] worst[0.593 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[42]/CLK
CTS:   transition delay = worst[0.596 8.601] worst[0.596 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/CLK
CTS:   transition delay = worst[0.594 8.601] worst[0.594 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]/CLK
CTS:   transition delay = worst[0.595 8.601] worst[0.595 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[39]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[54]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[53]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[52]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[50]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[49]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[48]/CLK
CTS:   transition delay = worst[0.590 8.601] worst[0.590 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]/CLK
CTS:   transition delay = worst[0.587 8.601] worst[0.587 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[14]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[13]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[12]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[11]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[22]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[21]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[20]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[19]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[18]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[17]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[16]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[30]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[29]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[28]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[27]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[26]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[25]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[24]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[38]/CLK
CTS:   transition delay = worst[0.576 8.601] worst[0.576 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[37]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[36]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[35]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[34]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[33]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[32]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[31]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[46]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[44]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[43]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[42]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[41]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[40]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[39]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[52]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[48]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[53]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[54]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[51]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[50]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[49]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[47]/CLK
CTS:   transition delay = worst[0.576 8.601] worst[0.576 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[6]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[5]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[4]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[3]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[14]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[13]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[12]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[11]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[10]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[9]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[8]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[7]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[22]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[21]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[20]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[19]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[18]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[17]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[16]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[15]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[30]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[29]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[28]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[27]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[26]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[25]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[24]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[23]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[38]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[37]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[36]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[35]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[34]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[33]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[32]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[31]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[46]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[45]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[44]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[43]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[42]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[41]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[40]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[39]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[54]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[53]/CLK
CTS:   transition delay = worst[0.663 8.601] worst[0.663 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[52]/CLK
CTS:   transition delay = worst[0.663 8.601] worst[0.663 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[51]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[50]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[49]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[48]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[47]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[6]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[5]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[4]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[3]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[2]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[1]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[0]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[14]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[13]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[12]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[11]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[10]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[9]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[8]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[7]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[22]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[21]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[20]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[19]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[18]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[17]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[16]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[15]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[30]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[29]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[28]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[27]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[26]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[25]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[24]/CLK
CTS:   transition delay = worst[0.683 8.601] worst[0.683 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[23]/CLK
CTS:   transition delay = worst[0.683 8.601] worst[0.683 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[38]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[37]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[36]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[35]/CLK
CTS:   transition delay = worst[0.672 8.601] worst[0.672 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[34]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[33]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[32]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[31]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[46]/CLK
CTS:   transition delay = worst[0.653 8.601] worst[0.653 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[45]/CLK
CTS:   transition delay = worst[0.657 8.601] worst[0.657 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[44]/CLK
CTS:   transition delay = worst[0.658 8.601] worst[0.658 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[43]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[42]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[41]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[40]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[39]/CLK
CTS:   transition delay = worst[0.663 8.601] worst[0.663 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[54]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[53]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[52]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[51]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[50]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[49]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[48]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[47]/CLK
CTS:   transition delay = worst[0.653 8.601] worst[0.653 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[14]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[13]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[12]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[11]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[22]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[21]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[20]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[19]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[18]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[17]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[16]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[15]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[30]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[29]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[28]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[27]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[26]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[25]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[24]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[23]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[38]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[37]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[36]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[35]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[34]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[33]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[32]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[31]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[46]/CLK
CTS:   transition delay = worst[0.661 8.601] worst[0.661 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[45]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[44]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[43]/CLK
CTS:   transition delay = worst[0.659 8.601] worst[0.659 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[42]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[41]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[40]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[39]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[54]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[53]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[52]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[51]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[50]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[49]/CLK
CTS:   transition delay = worst[0.661 8.601] worst[0.661 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[48]/CLK
CTS:   transition delay = worst[0.661 8.601] worst[0.661 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[47]/CLK
CTS:   transition delay = worst[0.661 8.601] worst[0.661 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.673 8.601] worst[0.673 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.674 8.601] worst[0.674 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[14]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[13]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[22]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[21]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[20]/CLK
CTS:   transition delay = worst[0.683 8.601] worst[0.683 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[19]/CLK
CTS:   transition delay = worst[0.684 8.601] worst[0.684 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[18]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[17]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[16]/CLK
CTS:   transition delay = worst[0.684 8.601] worst[0.684 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[15]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[30]/CLK
CTS:   transition delay = worst[0.677 8.601] worst[0.677 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[29]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[28]/CLK
CTS:   transition delay = worst[0.678 8.601] worst[0.678 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[27]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[26]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[25]/CLK
CTS:   transition delay = worst[0.680 8.601] worst[0.680 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[24]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[23]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[38]/CLK
CTS:   transition delay = worst[0.671 8.601] worst[0.671 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[37]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[36]/CLK
CTS:   transition delay = worst[0.670 8.601] worst[0.670 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[35]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[34]/CLK
CTS:   transition delay = worst[0.671 8.601] worst[0.671 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[33]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[32]/CLK
CTS:   transition delay = worst[0.674 8.601] worst[0.674 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[31]/CLK
CTS:   transition delay = worst[0.675 8.601] worst[0.675 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[46]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[45]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[44]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[43]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[42]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[41]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[40]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[39]/CLK
CTS:   transition delay = worst[0.668 8.601] worst[0.668 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[52]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[51]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[50]/CLK
CTS:   transition delay = worst[0.648 8.601] worst[0.648 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[49]/CLK
CTS:   transition delay = worst[0.651 8.601] worst[0.651 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[48]/CLK
CTS:   transition delay = worst[0.654 8.601] worst[0.654 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[54]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[53]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[47]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[6]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[5]/CLK
CTS:   transition delay = worst[0.673 8.601] worst[0.673 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[4]/CLK
CTS:   transition delay = worst[0.677 8.601] worst[0.677 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[3]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[2]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[1]/CLK
CTS:   transition delay = worst[0.675 8.601] worst[0.675 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[14]/CLK
CTS:   transition delay = worst[0.680 8.601] worst[0.680 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[13]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[12]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[11]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[10]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[9]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[8]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[7]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[22]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[21]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[20]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[19]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[18]/CLK
CTS:   transition delay = worst[0.684 8.601] worst[0.684 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[17]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[16]/CLK
CTS:   transition delay = worst[0.684 8.601] worst[0.684 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[15]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[30]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[29]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[28]/CLK
CTS:   transition delay = worst[0.677 8.601] worst[0.677 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[27]/CLK
CTS:   transition delay = worst[0.678 8.601] worst[0.678 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[26]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[25]/CLK
CTS:   transition delay = worst[0.680 8.601] worst[0.680 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[24]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[23]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[38]/CLK
CTS:   transition delay = worst[0.670 8.601] worst[0.670 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[37]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[36]/CLK
CTS:   transition delay = worst[0.670 8.601] worst[0.670 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[35]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[34]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[33]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[32]/CLK
CTS:   transition delay = worst[0.672 8.601] worst[0.672 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[31]/CLK
CTS:   transition delay = worst[0.675 8.601] worst[0.675 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[46]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[45]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[44]/CLK
CTS:   transition delay = worst[0.657 8.601] worst[0.657 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[43]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[42]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[41]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[40]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[39]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[54]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[53]/CLK
CTS:   transition delay = worst[0.655 8.601] worst[0.655 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[52]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[51]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[50]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[49]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[48]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[47]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[6]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[5]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[4]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[3]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[2]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[1]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[0]/CLK
CTS:   transition delay = worst[0.635 8.601] worst[0.635 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[19]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[18]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[17]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[15]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[14]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[13]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[12]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[27]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[26]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[25]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[24]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[23]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[22]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[21]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[20]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[35]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[34]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[33]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[32]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[31]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[30]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[29]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[28]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[43]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[42]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[41]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[40]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[39]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[38]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[37]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[36]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[51]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[49]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[48]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[47]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[46]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[45]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[44]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[11]/CLK
CTS:   transition delay = worst[0.629 8.601] worst[0.629 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[10]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[9]/CLK
CTS:   transition delay = worst[0.624 8.601] worst[0.624 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[8]/CLK
CTS:   transition delay = worst[0.625 8.601] worst[0.625 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[7]/CLK
CTS:   transition delay = worst[0.629 8.601] worst[0.629 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[52]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: capacitance violation on fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk
CTS:   capacitance = worst[528.532 528.532]
CTS:   constraint  = worst[208.000 208.000]
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3/Y
CTS:   transition delay = worst[2.589 2.342] worst[2.589 2.342]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/CLK
CTS:   transition delay = worst[2.589 2.342] worst[2.589 2.342]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/U3/Y
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_out/fpu_out_dp/ckbuf_out_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_out/fpu_out_dp/ckbuf_out_dp/clk (CTS-226)
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/U2/Y
CTS:   transition delay = worst[2.588 2.338] worst[2.588 2.338]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_out/fpu_out_dp/ckbuf_out_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_out/fpu_out_dp/ckbuf_out_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.338] worst[2.588 2.338]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_out/fpu_out_dp/ckbuf_out_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_out/fpu_out_dp/ckbuf_out_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/clk (CTS-226)
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[18]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[17]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[16]/CLK
CTS:   transition delay = worst[0.626 6.138] worst[0.626 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[15]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[14]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[13]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[12]/CLK
CTS:   transition delay = worst[0.628 6.138] worst[0.628 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[26]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[25]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[24]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[23]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[22]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[21]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[20]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[19]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[34]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[33]/CLK
CTS:   transition delay = worst[0.620 6.138] worst[0.620 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[32]/CLK
CTS:   transition delay = worst[0.620 6.138] worst[0.620 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[31]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[30]/CLK
CTS:   transition delay = worst[0.620 6.138] worst[0.620 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[29]/CLK
CTS:   transition delay = worst[0.621 6.138] worst[0.621 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[28]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[27]/CLK
CTS:   transition delay = worst[0.623 6.138] worst[0.623 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[42]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[41]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[40]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[39]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[38]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[37]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[36]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[35]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[50]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[49]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[48]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[47]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[46]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[45]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[44]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[43]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[58]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[57]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[56]/CLK
CTS:   transition delay = worst[0.613 6.138] worst[0.613 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[55]/CLK
CTS:   transition delay = worst[0.614 6.138] worst[0.614 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[54]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[53]/CLK
CTS:   transition delay = worst[0.610 6.138] worst[0.610 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[52]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[51]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[66]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[65]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[64]/CLK
CTS:   transition delay = worst[0.626 6.138] worst[0.626 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[63]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[62]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[61]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[60]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[59]/CLK
CTS:   transition delay = worst[0.621 6.138] worst[0.621 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[74]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[73]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[72]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[71]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[70]/CLK
CTS:   transition delay = worst[0.635 6.138] worst[0.635 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[69]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[68]/CLK
CTS:   transition delay = worst[0.623 6.138] worst[0.623 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[67]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[82]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[81]/CLK
CTS:   transition delay = worst[0.637 6.138] worst[0.637 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[80]/CLK
CTS:   transition delay = worst[0.637 6.138] worst[0.637 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[79]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[78]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[77]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[76]/CLK
CTS:   transition delay = worst[0.635 6.138] worst[0.635 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[75]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[90]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[89]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[88]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[87]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[86]/CLK
CTS:   transition delay = worst[0.638 6.138] worst[0.638 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[85]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[84]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[83]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[98]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[97]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[96]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[95]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[94]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[93]/CLK
CTS:   transition delay = worst[0.637 6.138] worst[0.637 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[92]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[91]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[106]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[105]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[104]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[103]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[102]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[101]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[100]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[99]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[114]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[113]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[112]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[111]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[110]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[109]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[108]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[107]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[122]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[121]/CLK
CTS:   transition delay = worst[0.614 6.138] worst[0.614 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[120]/CLK
CTS:   transition delay = worst[0.615 6.138] worst[0.615 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[119]/CLK
CTS:   transition delay = worst[0.614 6.138] worst[0.614 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[118]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[117]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[116]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[115]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[130]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[129]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[128]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[127]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[126]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[125]/CLK
CTS:   transition delay = worst[0.614 6.138] worst[0.614 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[124]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[123]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[149]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[148]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[147]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[146]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[145]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[144]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[143]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[131]/CLK
CTS:   transition delay = worst[0.635 6.138] worst[0.635 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[134]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[133]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[132]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[154]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[153]/CLK
CTS:   transition delay = worst[0.641 6.138] worst[0.641 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[152]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[151]/CLK
CTS:   transition delay = worst[0.641 6.138] worst[0.641 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[150]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[142]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[141]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[140]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[138]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[137]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[136]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[135]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[7]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[6]/CLK
CTS:   transition delay = worst[0.627 6.138] worst[0.627 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[5]/CLK
CTS:   transition delay = worst[0.628 6.138] worst[0.628 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[3]/CLK
CTS:   transition delay = worst[0.620 6.138] worst[0.620 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[2]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[1]/CLK
CTS:   transition delay = worst[0.627 6.138] worst[0.627 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[0]/CLK
CTS:   transition delay = worst[0.628 6.138] worst[0.628 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[11]/CLK
CTS:   transition delay = worst[0.627 6.138] worst[0.627 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[10]/CLK
CTS:   transition delay = worst[0.629 6.138] worst[0.629 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[9]/CLK
CTS:   transition delay = worst[0.629 6.138] worst[0.629 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[8]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[41]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[40]/CLK
CTS:   transition delay = worst[0.616 6.138] worst[0.616 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[22]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[15]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[14]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[13]/CLK
CTS:   transition delay = worst[0.633 6.138] worst[0.633 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[59]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[9]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[5]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[54]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[53]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[55]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[49]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[48]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[42]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[38]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[32]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[29]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[10]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[6]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[3]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[31]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[37]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[30]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[28]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[23]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[8]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[4]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[51]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[19]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[11]/CLK
CTS:   transition delay = worst[0.635 6.138] worst[0.635 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[61]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[56]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[39]/CLK
CTS:   transition delay = worst[0.616 6.138] worst[0.616 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[24]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[16]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[68]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[52]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[27]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[7]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[35]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[21]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[12]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[33]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[20]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[26]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[25]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[18]/CLK
CTS:   transition delay = worst[0.633 6.138] worst[0.633 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[17]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[2]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[64]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[62]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[36]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[44]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[58]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[57]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[50]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[47]/CLK
CTS:   transition delay = worst[0.621 6.138] worst[0.621 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[45]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[43]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[34]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[46]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[66]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[67]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[65]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[63]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[60]/CLK
CTS:   transition delay = worst[0.622 6.138] worst[0.622 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[6]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[5]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[4]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[3]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[2]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[18]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[17]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[16]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[15]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[14]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[13]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[12]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[7]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[26]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[25]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[24]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[23]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[22]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[21]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[20]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[19]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[34]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[33]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[32]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[31]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[30]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[29]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[28]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[27]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[42]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[41]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[40]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[39]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[38]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[37]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[36]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[35]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[50]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[49]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[48]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[47]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[46]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[45]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[44]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[43]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[58]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[57]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[56]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[55]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[54]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[53]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[52]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[51]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[10]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[9]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[8]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[63]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[62]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[61]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[60]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[59]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[11]/CLK
CTS:   transition delay = worst[0.641 6.138] worst[0.641 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[6]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[5]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[4]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[2]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[4]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[3]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[2]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.645 6.138] worst[0.645 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.645 6.138] worst[0.645 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: capacitance violation on fpu_in/fpu_in_dp/ckbuf_in_dp/clk
CTS:   capacitance = worst[360.644 360.644]
CTS:   constraint  = worst[208.000 208.000]
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/clk (CTS-226)
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/U2/Y
CTS:   transition delay = worst[2.591 2.348] worst[2.591 2.348]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/clken_reg/CLK
CTS:   transition delay = worst[2.591 2.348] worst[2.591 2.348]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/n1 (CTS-226)
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 4842 
CTS:  Total number of capacitance violations = 4 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      29 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:      29 clock nets total capacitance = worst[4567.692 4567.692]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net gclk
CTS:      29 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:      29 clock nets total capacitance = worst[4567.692 4567.692]

CTS: ==================================================
CTS:   Elapsed time: 3 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS: transition delay violation at cluster_header/I0/U2/Y
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin cluster_header/I0/U2/Y cannot be fixed since it is connected to the dont_buffer_net cluster_header/I0/rclk (CTS-226)
CTS: transition delay violation at i_fpu_inq_sram/rdptr_d1_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/rdptr_d1_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/rdptr_d1_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/rdptr_d1_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/ren_d1_reg/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wr_en_d1_reg/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrptr_d1_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrptr_d1_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrptr_d1_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrptr_d1_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/word_wen_d1_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/word_wen_d1_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/word_wen_d1_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/word_wen_d1_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[19]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/byte_wen_d1_reg[18]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[25]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[24]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[23]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[22]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[21]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[20]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[19]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[18]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[33]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[32]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[31]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[30]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[29]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[28]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[27]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[26]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[41]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[40]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[39]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[38]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[37]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[36]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[35]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[34]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[49]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[48]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[47]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[46]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[45]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[44]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[43]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[42]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[57]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[56]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[55]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[54]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[53]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[52]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[51]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[50]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[65]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[64]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[63]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[62]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[61]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[60]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[59]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[58]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[73]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[72]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[71]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[70]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[69]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[68]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[67]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[66]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[81]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[80]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[79]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[78]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[77]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[76]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[75]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[74]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[89]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[88]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[87]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[86]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[85]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[84]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[83]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[82]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[97]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[96]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[95]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[94]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[93]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[92]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[91]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[90]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[105]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[104]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[103]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[102]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[101]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[100]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[99]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[98]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[113]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[112]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[111]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[110]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[109]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[108]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[107]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[106]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[121]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[120]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[119]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[118]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[117]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[116]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[115]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[114]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[129]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[128]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[127]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[126]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[125]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[124]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[123]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[122]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[137]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[136]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[135]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[134]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[133]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[132]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[131]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[130]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[145]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[144]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[143]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[142]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[141]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[140]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[139]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[138]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[153]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[152]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[151]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[150]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[149]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[148]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[147]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[146]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[159]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[158]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[157]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[156]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[155]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at i_fpu_inq_sram/wrdata_d1_reg[154]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_vld_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/dffrl_in_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rd/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_valid_packet_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_d1stg_step_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_diva_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_mula_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_adda_dly/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_div_dest_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_add_dest_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_req_thread/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_req_thread/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/i_add_req/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_53_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in1_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/dffrl_div_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_exp_in2_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_53_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_exp_in1_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_exp_in1_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_qnan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_snan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_snan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_norm_dbl_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_norm_sng_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_denorm_dbl_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_denorm_sng_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_exp_in2_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_infnan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_infnan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_2inf_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_inf_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_inf_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_nan_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_nan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_qnan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_div/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_2zero_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_zero_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_zero_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_zero_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_infnan_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_fdiva/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_pipe_active/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d5stg_fdivb/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_divd_cnt_lt_52/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_divs_cnt_lt_23a/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_divs_cnt_lt_23/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_cnt/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_sign_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_id_out/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d1stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_uf_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_out_52_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_of_out_tmp2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_of_out_tmp1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_dz_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_nv_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_divd_cnt_lt_52a/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_expadd2_no_decr_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_expadd2_in1_exp_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_expadd1_in1_sng/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_stk/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_grd/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_d7stg_lsb/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_ctl/i_div_nx_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/dffrl_mul_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_snan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_snan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_frac_in2_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_zero_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_zero_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_zero_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_inf_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_inf_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_inf_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_nan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sngop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_pipe_active/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_sign1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_uf_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_of_out_cout/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_nv_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_sign_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m5stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m4stg_expadd_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_ctl/i_mul_nx_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/dffrl_add_ctl/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_50_0_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_63/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in1_53_32_neq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_sngop/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[18]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[19]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[22]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[24]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[23]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[18]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[20]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[26]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[21]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[29]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[30]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[28]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[27]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[25]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[16]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[11]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[15]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[14]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[13]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[12]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[17]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[10]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_fcc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_fcc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_sign1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_pipe_active/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_id_out/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[9]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[5]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[4]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[3]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[8]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[2]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[7]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[6]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_snan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_nan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_nan_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_exp/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_in2_eq_in1_exp/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_frac/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_in2_neq_in1_frac/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_sub/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_sign/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_2inf_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_2zero_in/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_snan_in1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_qnan_in2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_cc_out/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_cc_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_sign_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg[1]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_sign2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_of_mask2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_of_mask/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_nv2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_nx_tmp3/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_nx_tmp1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a2stg_fracadd_frac2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_nx_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_uf_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_of_out_tmp1/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_add_nv_out/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_nx2/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_ctl/i_a4stg_nx/q_reg[0]/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at cluster_header/I0/rst_repeater/syncff/i0/q_reg/CLK
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/A
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/A2
CTS:   transition delay = worst[8.900 8.301] worst[8.900 8.301]
CTS:   constraint = worst[0.500 0.500]
CTS: net cluster_header/I0/rclk has 898 pins
CTS:   constraint  = 2000
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/Y
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_0/clk (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff16/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[1]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[0]/CLK
CTS:   transition delay = worst[0.667 1.592] worst[0.667 1.592]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/Y
CTS:   transition delay = worst[2.588 2.341] worst[2.588 2.341]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_0/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.341] worst[2.588 2.341]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_0/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/Y
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_1/clk (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/hld_dff0/q_reg[0]/CLK
CTS:   transition delay = worst[0.669 1.403] worst[0.669 1.403]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/Y
CTS:   transition delay = worst[2.590 2.344] worst[2.590 2.344]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_1/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/CLK
CTS:   transition delay = worst[2.590 2.344] worst[2.590 2.344]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/booth/ckbuf_1/n1 (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[5]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[2]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[10]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[8]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[9]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[12]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[11]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[6]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[7]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[3]/CLK
CTS:   transition delay = worst[0.619 5.061] worst[0.619 5.061]
CTS:   constraint = worst[0.500 0.500]
CTS: capacitance violation on fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk
CTS:   capacitance = worst[287.759 287.759]
CTS:   constraint  = worst[208.000 208.000]
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3/Y
CTS:   transition delay = worst[2.588 2.340] worst[2.588 2.340]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.340] worst[2.588 2.340]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/Y
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[8]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[12]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[9]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[0]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[3]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[2]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[1]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[13]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[10]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[14]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[15]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[11]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[6]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[5]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[7]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[26]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[22]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[19]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[30]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[27]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[23]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[16]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[4]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[28]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[24]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[20]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[17]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[29]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[25]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[21]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[18]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[40]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[37]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[33]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[45]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[41]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[38]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[34]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[31]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[42]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[39]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[35]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[47]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[43]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[36]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[32]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[44]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[55]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[51]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[48]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[63]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[56]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[52]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[49]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[46]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[57]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[53]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[61]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[58]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[54]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[50]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[62]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[59]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[60]/CLK
CTS:   transition delay = worst[0.470 16.111] worst[0.470 16.111]
CTS:   constraint = worst[0.500 0.500]
CTS: net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk has 1182 pins
CTS:   constraint  = 2000
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3/Y
CTS:   transition delay = worst[2.590 2.345] worst[2.590 2.345]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/CLK
CTS:   transition delay = worst[2.590 2.345] worst[2.590 2.345]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/Y
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clk (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.217] worst[0.644 3.217]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3/Y
CTS:   transition delay = worst[2.592 2.351] worst[2.592 2.351]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK
CTS:   transition delay = worst[2.592 2.351] worst[2.592 2.351]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[49]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[48]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[35]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[37]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[36]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[55]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[54]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[53]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[52]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[51]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[50]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[45]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[44]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[43]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[40]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[38]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[14]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[13]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[11]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[22]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[7]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[1]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[47]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[46]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[6]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[5]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[4]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[3]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[0]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[26]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[25]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[19]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[27]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[21]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[20]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[18]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[17]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[16]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[15]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[9]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[8]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[2]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[24]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[12]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[10]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[30]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[29]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[28]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[23]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[38]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[37]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[36]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[47]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[46]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[45]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[43]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[42]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[40]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[39]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[44]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[14]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[13]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[35]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[53]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[52]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[49]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[48]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[14]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[13]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[38]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[37]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[36]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[35]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[46]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[44]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[43]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[42]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[41]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[39]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[53]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[52]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[49]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[48]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[47]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[6]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[5]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[4]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[3]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[2]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[14]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[13]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[12]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[11]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[10]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[9]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[8]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[7]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[22]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[21]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[20]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[19]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[18]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[17]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[16]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[15]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[30]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[29]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[28]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[27]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[26]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[25]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[24]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[23]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[38]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[37]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[36]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[35]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[34]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[33]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[32]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[31]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[46]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[45]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[44]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[43]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[42]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[41]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[40]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[39]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[51]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[50]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[49]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[48]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[47]/CLK
CTS:   transition delay = worst[0.590 7.811] worst[0.590 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[13]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[12]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[4]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[3]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[2]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[14]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[37]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[36]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[35]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[34]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[45]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[44]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[43]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[42]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[41]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[40]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[39]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[38]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[53]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[52]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[49]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[48]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[47]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[46]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[6]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[5]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[54]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[13]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[12]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[4]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[3]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[2]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[14]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[37]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[36]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[35]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[45]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[44]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[43]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[42]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[41]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[40]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[39]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[38]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[53]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[52]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[49]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[48]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[47]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[46]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[6]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[5]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[12]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[22]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[37]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[34]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[45]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[44]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[43]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[42]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[41]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[40]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[51]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[50]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[48]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[47]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[46]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[6]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[12]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[4]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[2]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[21]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[20]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[15]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[29]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[27]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[25]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[24]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[22]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[37]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[35]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[31]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[41]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[40]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[39]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[52]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[51]/CLK
CTS:   transition delay = worst[0.588 7.811] worst[0.588 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]/CLK
CTS:   transition delay = worst[0.587 7.811] worst[0.587 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[49]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[47]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[10]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[9]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[7]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[6]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[5]/CLK
CTS:   transition delay = worst[0.589 7.811] worst[0.589 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]/CLK
CTS:   transition delay = worst[0.582 7.811] worst[0.582 7.811]
CTS:   constraint = worst[0.500 0.500]
CTS: capacitance violation on fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk
CTS:   capacitance = worst[474.607 474.607]
CTS:   constraint  = worst[208.000 208.000]
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/Y
CTS:   transition delay = worst[2.588 2.339] worst[2.588 2.339]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.339] worst[2.588 2.339]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/U3/Y
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_1/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_1/clk (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[59]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[3]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[10]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[11]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[12]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[5]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[1]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[17]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[7]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[22]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[20]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[19]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[32]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[31]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[29]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[28]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[27]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[41]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[40]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[37]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[34]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[44]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[43]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[56]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[58]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[48]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[54]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[55]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[47]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ffrs1/q_reg[53]/CLK
CTS:   transition delay = worst[0.662 1.967] worst[0.662 1.967]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/U2/Y
CTS:   transition delay = worst[2.588 2.339] worst[2.588 2.339]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_1/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_1/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.339] worst[2.588 2.339]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_1/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/U3/Y
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_0/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_0/clk (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/cyc3_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/cyc1_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/x2c3_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/x2c1_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[93]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[87]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[83]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[79]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[95]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[88]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[85]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[84]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[81]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[80]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[92]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[91]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[90]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[89]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[86]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[82]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[78]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[96]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[94]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[80]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[79]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[78]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[81]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.518 13.044] worst[0.518 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.519 13.044] worst[0.519 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[81]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[80]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[79]/CLK
CTS:   transition delay = worst[0.520 13.044] worst[0.520 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[78]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.521 13.044] worst[0.521 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.522 13.044] worst[0.522 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pip_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/out_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/pcout_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.515 13.044] worst[0.515 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.517 13.044] worst[0.517 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.516 13.044] worst[0.516 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/psum_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[26]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[14]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[6]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[9]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[17]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[5]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[0]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[22]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[8]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[2]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[21]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[4]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[18]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[10]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[11]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[13]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[7]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[20]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[15]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[12]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[16]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[25]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[19]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[27]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[31]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[29]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[30]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[28]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[3]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[23]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[38]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[37]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[36]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[35]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[34]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[33]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[32]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[24]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[46]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[45]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[44]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[43]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[42]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[41]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[40]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[39]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[54]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[53]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[52]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[51]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[50]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[49]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[48]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[47]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[88]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[84]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[80]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[59]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[58]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[57]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[56]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[55]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[66]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[65]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[64]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[63]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[62]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[61]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[60]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[94]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[74]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[73]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[72]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[71]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[70]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[69]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[68]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[67]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[96]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[86]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[85]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[82]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[81]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[77]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[76]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[75]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[92]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[91]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[90]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[89]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[87]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[83]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[79]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[78]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[97]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[95]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[93]/CLK
CTS:   transition delay = worst[0.510 13.044] worst[0.510 13.044]
CTS:   constraint = worst[0.500 0.500]
CTS: net fpu_mul/i_m4stg_frac/ckbuf_0/clk has 766 pins
CTS:   constraint  = 2000
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/U2/Y
CTS:   transition delay = worst[2.588 2.340] worst[2.588 2.340]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_0/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_0/n1 (CTS-226)
CTS: transition delay violation at fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.340] worst[2.588 2.340]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_mul/i_m4stg_frac/ckbuf_0/n1 (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/Y
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clk (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[12]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[11]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[10]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[9]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[8]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[7]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[6]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[5]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[4]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[3]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[2]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[12]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[11]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[10]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[9]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[8]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[7]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[6]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[5]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[4]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[3]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[2]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.666 1.619] worst[0.666 1.619]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3/Y
CTS:   transition delay = worst[2.592 2.350] worst[2.592 2.350]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/CLK
CTS:   transition delay = worst[2.592 2.350] worst[2.592 2.350]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[5]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[4]/CLK
CTS:   transition delay = worst[0.630 8.601] worst[0.630 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[3]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[2]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[1]/CLK
CTS:   transition delay = worst[0.628 8.601] worst[0.628 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[0]/CLK
CTS:   transition delay = worst[0.626 8.601] worst[0.626 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[10]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[11]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[9]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[8]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[7]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[6]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[5]/CLK
CTS:   transition delay = worst[0.603 8.601] worst[0.603 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[4]/CLK
CTS:   transition delay = worst[0.604 8.601] worst[0.604 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[3]/CLK
CTS:   transition delay = worst[0.617 8.601] worst[0.617 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[2]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[1]/CLK
CTS:   transition delay = worst[0.619 8.601] worst[0.619 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[0]/CLK
CTS:   transition delay = worst[0.619 8.601] worst[0.619 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[19]/CLK
CTS:   transition delay = worst[0.598 8.601] worst[0.598 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[18]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[17]/CLK
CTS:   transition delay = worst[0.598 8.601] worst[0.598 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]/CLK
CTS:   transition delay = worst[0.598 8.601] worst[0.598 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[15]/CLK
CTS:   transition delay = worst[0.597 8.601] worst[0.597 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[14]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[13]/CLK
CTS:   transition delay = worst[0.599 8.601] worst[0.599 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[12]/CLK
CTS:   transition delay = worst[0.598 8.601] worst[0.598 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[27]/CLK
CTS:   transition delay = worst[0.601 8.601] worst[0.601 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[26]/CLK
CTS:   transition delay = worst[0.612 8.601] worst[0.612 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[25]/CLK
CTS:   transition delay = worst[0.600 8.601] worst[0.600 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[24]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[23]/CLK
CTS:   transition delay = worst[0.602 8.601] worst[0.602 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[22]/CLK
CTS:   transition delay = worst[0.608 8.601] worst[0.608 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[21]/CLK
CTS:   transition delay = worst[0.614 8.601] worst[0.614 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[20]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[35]/CLK
CTS:   transition delay = worst[0.611 8.601] worst[0.611 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[34]/CLK
CTS:   transition delay = worst[0.610 8.601] worst[0.610 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[33]/CLK
CTS:   transition delay = worst[0.614 8.601] worst[0.614 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[32]/CLK
CTS:   transition delay = worst[0.606 8.601] worst[0.606 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[31]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[30]/CLK
CTS:   transition delay = worst[0.602 8.601] worst[0.602 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[29]/CLK
CTS:   transition delay = worst[0.606 8.601] worst[0.606 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[28]/CLK
CTS:   transition delay = worst[0.601 8.601] worst[0.601 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[43]/CLK
CTS:   transition delay = worst[0.605 8.601] worst[0.605 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[42]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[41]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[40]/CLK
CTS:   transition delay = worst[0.613 8.601] worst[0.613 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[39]/CLK
CTS:   transition delay = worst[0.612 8.601] worst[0.612 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[38]/CLK
CTS:   transition delay = worst[0.607 8.601] worst[0.607 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[37]/CLK
CTS:   transition delay = worst[0.607 8.601] worst[0.607 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[36]/CLK
CTS:   transition delay = worst[0.606 8.601] worst[0.606 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[51]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[49]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[48]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[47]/CLK
CTS:   transition delay = worst[0.605 8.601] worst[0.605 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[46]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[45]/CLK
CTS:   transition delay = worst[0.615 8.601] worst[0.615 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[44]/CLK
CTS:   transition delay = worst[0.606 8.601] worst[0.606 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[11]/CLK
CTS:   transition delay = worst[0.600 8.601] worst[0.600 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[10]/CLK
CTS:   transition delay = worst[0.614 8.601] worst[0.614 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[9]/CLK
CTS:   transition delay = worst[0.603 8.601] worst[0.603 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[8]/CLK
CTS:   transition delay = worst[0.599 8.601] worst[0.599 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[7]/CLK
CTS:   transition delay = worst[0.603 8.601] worst[0.603 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[52]/CLK
CTS:   transition delay = worst[0.614 8.601] worst[0.614 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.588 8.601] worst[0.588 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.582 8.601] worst[0.582 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.589 8.601] worst[0.589 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[13]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.584 8.601] worst[0.584 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.584 8.601] worst[0.584 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.586 8.601] worst[0.586 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.582 8.601] worst[0.582 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.588 8.601] worst[0.588 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[22]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[21]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[20]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[19]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[18]/CLK
CTS:   transition delay = worst[0.578 8.601] worst[0.578 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[17]/CLK
CTS:   transition delay = worst[0.579 8.601] worst[0.579 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[16]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[15]/CLK
CTS:   transition delay = worst[0.579 8.601] worst[0.579 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]/CLK
CTS:   transition delay = worst[0.583 8.601] worst[0.583 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[29]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[26]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[25]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[24]/CLK
CTS:   transition delay = worst[0.579 8.601] worst[0.579 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[23]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[38]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]/CLK
CTS:   transition delay = worst[0.588 8.601] worst[0.588 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[35]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[34]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]/CLK
CTS:   transition delay = worst[0.582 8.601] worst[0.582 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[32]/CLK
CTS:   transition delay = worst[0.581 8.601] worst[0.581 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[31]/CLK
CTS:   transition delay = worst[0.583 8.601] worst[0.583 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[46]/CLK
CTS:   transition delay = worst[0.591 8.601] worst[0.591 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[45]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[44]/CLK
CTS:   transition delay = worst[0.593 8.601] worst[0.593 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[43]/CLK
CTS:   transition delay = worst[0.593 8.601] worst[0.593 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[42]/CLK
CTS:   transition delay = worst[0.596 8.601] worst[0.596 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/CLK
CTS:   transition delay = worst[0.594 8.601] worst[0.594 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]/CLK
CTS:   transition delay = worst[0.595 8.601] worst[0.595 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[39]/CLK
CTS:   transition delay = worst[0.592 8.601] worst[0.592 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[54]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[53]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[52]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[50]/CLK
CTS:   transition delay = worst[0.580 8.601] worst[0.580 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[49]/CLK
CTS:   transition delay = worst[0.585 8.601] worst[0.585 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[48]/CLK
CTS:   transition delay = worst[0.590 8.601] worst[0.590 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]/CLK
CTS:   transition delay = worst[0.587 8.601] worst[0.587 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[14]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[13]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[12]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[11]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[22]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[21]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[20]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[19]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[18]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[17]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[16]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[30]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[29]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[28]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[27]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[26]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[25]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[24]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[38]/CLK
CTS:   transition delay = worst[0.576 8.601] worst[0.576 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[37]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[36]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[35]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[34]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[33]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[32]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[31]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[46]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[44]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[43]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[42]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[41]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[40]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[39]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[52]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[48]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[53]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[54]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[51]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[50]/CLK
CTS:   transition delay = worst[0.577 8.601] worst[0.577 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[49]/CLK
CTS:   transition delay = worst[0.571 8.601] worst[0.571 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[47]/CLK
CTS:   transition delay = worst[0.576 8.601] worst[0.576 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[6]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[5]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[4]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[3]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[2]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[1]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[14]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[13]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[12]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[11]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[10]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[9]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[8]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[7]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[22]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[21]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[20]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[19]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[18]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[17]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[16]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[15]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[30]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[29]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[28]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[27]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[26]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[25]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[24]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[23]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[38]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[37]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[36]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[35]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[34]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[33]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[32]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[31]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[46]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[45]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[44]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[43]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[42]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[41]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[40]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[39]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[54]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[53]/CLK
CTS:   transition delay = worst[0.663 8.601] worst[0.663 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[52]/CLK
CTS:   transition delay = worst[0.663 8.601] worst[0.663 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[51]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[50]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[49]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[48]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[47]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[6]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[5]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[4]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[3]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[2]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[1]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[0]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[14]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[13]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[12]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[11]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[10]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[9]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[8]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[7]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[22]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[21]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[20]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[19]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[18]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[17]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[16]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[15]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[30]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[29]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[28]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[27]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[26]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[25]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[24]/CLK
CTS:   transition delay = worst[0.683 8.601] worst[0.683 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[23]/CLK
CTS:   transition delay = worst[0.683 8.601] worst[0.683 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[38]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[37]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[36]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[35]/CLK
CTS:   transition delay = worst[0.672 8.601] worst[0.672 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[34]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[33]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[32]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[31]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[46]/CLK
CTS:   transition delay = worst[0.653 8.601] worst[0.653 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[45]/CLK
CTS:   transition delay = worst[0.657 8.601] worst[0.657 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[44]/CLK
CTS:   transition delay = worst[0.658 8.601] worst[0.658 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[43]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[42]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[41]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[40]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[39]/CLK
CTS:   transition delay = worst[0.663 8.601] worst[0.663 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[54]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[53]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[52]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[51]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[50]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[49]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[48]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[47]/CLK
CTS:   transition delay = worst[0.653 8.601] worst[0.653 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[6]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[5]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[4]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[3]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[2]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[1]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[0]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[14]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[13]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[12]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[11]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[10]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[9]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[8]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[7]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[22]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[21]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[20]/CLK
CTS:   transition delay = worst[0.685 8.601] worst[0.685 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[19]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[18]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[17]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[16]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[15]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[30]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[29]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[28]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[27]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[26]/CLK
CTS:   transition delay = worst[0.667 8.601] worst[0.667 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[25]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[24]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[23]/CLK
CTS:   transition delay = worst[0.686 8.601] worst[0.686 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[38]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[37]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[36]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[35]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[34]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[33]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[32]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[31]/CLK
CTS:   transition delay = worst[0.688 8.601] worst[0.688 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[46]/CLK
CTS:   transition delay = worst[0.661 8.601] worst[0.661 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[45]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[44]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[43]/CLK
CTS:   transition delay = worst[0.659 8.601] worst[0.659 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[42]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[41]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[40]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[39]/CLK
CTS:   transition delay = worst[0.660 8.601] worst[0.660 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[54]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[53]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[52]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[51]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[50]/CLK
CTS:   transition delay = worst[0.662 8.601] worst[0.662 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[49]/CLK
CTS:   transition delay = worst[0.661 8.601] worst[0.661 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[48]/CLK
CTS:   transition delay = worst[0.661 8.601] worst[0.661 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[47]/CLK
CTS:   transition delay = worst[0.661 8.601] worst[0.661 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[6]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[5]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[4]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[3]/CLK
CTS:   transition delay = worst[0.673 8.601] worst[0.673 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[2]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[1]/CLK
CTS:   transition delay = worst[0.674 8.601] worst[0.674 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[0]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[14]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[13]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[12]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[11]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[10]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[9]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[8]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[7]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[22]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[21]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[20]/CLK
CTS:   transition delay = worst[0.683 8.601] worst[0.683 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[19]/CLK
CTS:   transition delay = worst[0.684 8.601] worst[0.684 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[18]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[17]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[16]/CLK
CTS:   transition delay = worst[0.684 8.601] worst[0.684 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[15]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[30]/CLK
CTS:   transition delay = worst[0.677 8.601] worst[0.677 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[29]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[28]/CLK
CTS:   transition delay = worst[0.678 8.601] worst[0.678 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[27]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[26]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[25]/CLK
CTS:   transition delay = worst[0.680 8.601] worst[0.680 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[24]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[23]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[38]/CLK
CTS:   transition delay = worst[0.671 8.601] worst[0.671 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[37]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[36]/CLK
CTS:   transition delay = worst[0.670 8.601] worst[0.670 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[35]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[34]/CLK
CTS:   transition delay = worst[0.671 8.601] worst[0.671 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[33]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[32]/CLK
CTS:   transition delay = worst[0.674 8.601] worst[0.674 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[31]/CLK
CTS:   transition delay = worst[0.675 8.601] worst[0.675 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[46]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[45]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[44]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[43]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[42]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[41]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[40]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[39]/CLK
CTS:   transition delay = worst[0.668 8.601] worst[0.668 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[52]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[51]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[50]/CLK
CTS:   transition delay = worst[0.648 8.601] worst[0.648 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[49]/CLK
CTS:   transition delay = worst[0.651 8.601] worst[0.651 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[48]/CLK
CTS:   transition delay = worst[0.654 8.601] worst[0.654 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[54]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[53]/CLK
CTS:   transition delay = worst[0.650 8.601] worst[0.650 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[47]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[6]/CLK
CTS:   transition delay = worst[0.664 8.601] worst[0.664 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[5]/CLK
CTS:   transition delay = worst[0.673 8.601] worst[0.673 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[4]/CLK
CTS:   transition delay = worst[0.677 8.601] worst[0.677 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[3]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[2]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[1]/CLK
CTS:   transition delay = worst[0.675 8.601] worst[0.675 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[0]/CLK
CTS:   transition delay = worst[0.666 8.601] worst[0.666 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[14]/CLK
CTS:   transition delay = worst[0.680 8.601] worst[0.680 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[13]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[12]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[11]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[10]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[9]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[8]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[7]/CLK
CTS:   transition delay = worst[0.679 8.601] worst[0.679 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[22]/CLK
CTS:   transition delay = worst[0.682 8.601] worst[0.682 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[21]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[20]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[19]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[18]/CLK
CTS:   transition delay = worst[0.684 8.601] worst[0.684 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[17]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[16]/CLK
CTS:   transition delay = worst[0.684 8.601] worst[0.684 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[15]/CLK
CTS:   transition delay = worst[0.687 8.601] worst[0.687 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[30]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[29]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[28]/CLK
CTS:   transition delay = worst[0.677 8.601] worst[0.677 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[27]/CLK
CTS:   transition delay = worst[0.678 8.601] worst[0.678 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[26]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[25]/CLK
CTS:   transition delay = worst[0.680 8.601] worst[0.680 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[24]/CLK
CTS:   transition delay = worst[0.665 8.601] worst[0.665 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[23]/CLK
CTS:   transition delay = worst[0.681 8.601] worst[0.681 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[38]/CLK
CTS:   transition delay = worst[0.670 8.601] worst[0.670 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[37]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[36]/CLK
CTS:   transition delay = worst[0.670 8.601] worst[0.670 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[35]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[34]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[33]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[32]/CLK
CTS:   transition delay = worst[0.672 8.601] worst[0.672 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[31]/CLK
CTS:   transition delay = worst[0.675 8.601] worst[0.675 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[46]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[45]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[44]/CLK
CTS:   transition delay = worst[0.657 8.601] worst[0.657 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[43]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[42]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[41]/CLK
CTS:   transition delay = worst[0.676 8.601] worst[0.676 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[40]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[39]/CLK
CTS:   transition delay = worst[0.669 8.601] worst[0.669 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[54]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[53]/CLK
CTS:   transition delay = worst[0.655 8.601] worst[0.655 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[52]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[51]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[50]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[49]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[48]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[47]/CLK
CTS:   transition delay = worst[0.656 8.601] worst[0.656 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[6]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[5]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[4]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[3]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[2]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[1]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[0]/CLK
CTS:   transition delay = worst[0.635 8.601] worst[0.635 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[19]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[18]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[17]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[15]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[14]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[13]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[12]/CLK
CTS:   transition delay = worst[0.631 8.601] worst[0.631 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[27]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[26]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[25]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[24]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[23]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[22]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[21]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[20]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[35]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[34]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[33]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[32]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[31]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[30]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[29]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[28]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[43]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[42]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[41]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[40]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[39]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[38]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[37]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[36]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[51]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[49]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[48]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[47]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[46]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[45]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[44]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[11]/CLK
CTS:   transition delay = worst[0.629 8.601] worst[0.629 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[10]/CLK
CTS:   transition delay = worst[0.632 8.601] worst[0.632 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[9]/CLK
CTS:   transition delay = worst[0.624 8.601] worst[0.624 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[8]/CLK
CTS:   transition delay = worst[0.625 8.601] worst[0.625 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[7]/CLK
CTS:   transition delay = worst[0.629 8.601] worst[0.629 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[52]/CLK
CTS:   transition delay = worst[0.633 8.601] worst[0.633 8.601]
CTS:   constraint = worst[0.500 0.500]
CTS: capacitance violation on fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk
CTS:   capacitance = worst[528.532 528.532]
CTS:   constraint  = worst[208.000 208.000]
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3/Y
CTS:   transition delay = worst[2.589 2.342] worst[2.589 2.342]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/CLK
CTS:   transition delay = worst[2.589 2.342] worst[2.589 2.342]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/U3/Y
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_out/fpu_out_dp/ckbuf_out_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_out/fpu_out_dp/ckbuf_out_dp/clk (CTS-226)
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/CLK
CTS:   transition delay = worst[0.644 3.276] worst[0.644 3.276]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/U2/Y
CTS:   transition delay = worst[2.588 2.338] worst[2.588 2.338]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_out/fpu_out_dp/ckbuf_out_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_out/fpu_out_dp/ckbuf_out_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_out/fpu_out_dp/ckbuf_out_dp/clken_reg/CLK
CTS:   transition delay = worst[2.588 2.338] worst[2.588 2.338]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_out/fpu_out_dp/ckbuf_out_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_out/fpu_out_dp/ckbuf_out_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/clk (CTS-226)
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[18]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[17]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[16]/CLK
CTS:   transition delay = worst[0.626 6.138] worst[0.626 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[15]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[14]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[13]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[12]/CLK
CTS:   transition delay = worst[0.628 6.138] worst[0.628 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[26]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[25]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[24]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[23]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[22]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[21]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[20]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[19]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[34]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[33]/CLK
CTS:   transition delay = worst[0.620 6.138] worst[0.620 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[32]/CLK
CTS:   transition delay = worst[0.620 6.138] worst[0.620 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[31]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[30]/CLK
CTS:   transition delay = worst[0.620 6.138] worst[0.620 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[29]/CLK
CTS:   transition delay = worst[0.621 6.138] worst[0.621 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[28]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[27]/CLK
CTS:   transition delay = worst[0.623 6.138] worst[0.623 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[42]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[41]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[40]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[39]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[38]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[37]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[36]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[35]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[50]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[49]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[48]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[47]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[46]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[45]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[44]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[43]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[58]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[57]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[56]/CLK
CTS:   transition delay = worst[0.613 6.138] worst[0.613 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[55]/CLK
CTS:   transition delay = worst[0.614 6.138] worst[0.614 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[54]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[53]/CLK
CTS:   transition delay = worst[0.610 6.138] worst[0.610 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[52]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[51]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[66]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[65]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[64]/CLK
CTS:   transition delay = worst[0.626 6.138] worst[0.626 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[63]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[62]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[61]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[60]/CLK
CTS:   transition delay = worst[0.625 6.138] worst[0.625 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[59]/CLK
CTS:   transition delay = worst[0.621 6.138] worst[0.621 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[74]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[73]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[72]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[71]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[70]/CLK
CTS:   transition delay = worst[0.635 6.138] worst[0.635 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[69]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[68]/CLK
CTS:   transition delay = worst[0.623 6.138] worst[0.623 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[67]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[82]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[81]/CLK
CTS:   transition delay = worst[0.637 6.138] worst[0.637 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[80]/CLK
CTS:   transition delay = worst[0.637 6.138] worst[0.637 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[79]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[78]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[77]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[76]/CLK
CTS:   transition delay = worst[0.635 6.138] worst[0.635 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[75]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[90]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[89]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[88]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[87]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[86]/CLK
CTS:   transition delay = worst[0.638 6.138] worst[0.638 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[85]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[84]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[83]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[98]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[97]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[96]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[95]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[94]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[93]/CLK
CTS:   transition delay = worst[0.637 6.138] worst[0.637 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[92]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[91]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[106]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[105]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[104]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[103]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[102]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[101]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[100]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[99]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[114]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[113]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[112]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[111]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[110]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[109]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[108]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[107]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[122]/CLK
CTS:   transition delay = worst[0.611 6.138] worst[0.611 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[121]/CLK
CTS:   transition delay = worst[0.614 6.138] worst[0.614 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[120]/CLK
CTS:   transition delay = worst[0.615 6.138] worst[0.615 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[119]/CLK
CTS:   transition delay = worst[0.614 6.138] worst[0.614 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[118]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[117]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[116]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[115]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[130]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[129]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[128]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[127]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[126]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[125]/CLK
CTS:   transition delay = worst[0.614 6.138] worst[0.614 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[124]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[123]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[149]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[148]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[147]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[146]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[145]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[144]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[143]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[131]/CLK
CTS:   transition delay = worst[0.635 6.138] worst[0.635 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[134]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[133]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[132]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[154]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[153]/CLK
CTS:   transition delay = worst[0.641 6.138] worst[0.641 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[152]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[151]/CLK
CTS:   transition delay = worst[0.641 6.138] worst[0.641 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[150]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[142]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[141]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[140]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[138]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[137]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[136]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[135]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[7]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[6]/CLK
CTS:   transition delay = worst[0.627 6.138] worst[0.627 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[5]/CLK
CTS:   transition delay = worst[0.628 6.138] worst[0.628 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[4]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[3]/CLK
CTS:   transition delay = worst[0.620 6.138] worst[0.620 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[2]/CLK
CTS:   transition delay = worst[0.624 6.138] worst[0.624 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[1]/CLK
CTS:   transition delay = worst[0.627 6.138] worst[0.627 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[0]/CLK
CTS:   transition delay = worst[0.628 6.138] worst[0.628 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[11]/CLK
CTS:   transition delay = worst[0.627 6.138] worst[0.627 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[10]/CLK
CTS:   transition delay = worst[0.629 6.138] worst[0.629 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[9]/CLK
CTS:   transition delay = worst[0.629 6.138] worst[0.629 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[8]/CLK
CTS:   transition delay = worst[0.630 6.138] worst[0.630 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[41]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[40]/CLK
CTS:   transition delay = worst[0.616 6.138] worst[0.616 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[22]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[15]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[14]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[13]/CLK
CTS:   transition delay = worst[0.633 6.138] worst[0.633 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[59]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[9]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[5]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[54]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[53]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[55]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[49]/CLK
CTS:   transition delay = worst[0.619 6.138] worst[0.619 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[48]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[42]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[38]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[32]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[29]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[10]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[6]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[3]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[31]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[37]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[30]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[28]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[23]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[8]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[4]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[51]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[19]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[11]/CLK
CTS:   transition delay = worst[0.635 6.138] worst[0.635 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[61]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[56]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[39]/CLK
CTS:   transition delay = worst[0.616 6.138] worst[0.616 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[24]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[16]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[68]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[52]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[27]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[7]/CLK
CTS:   transition delay = worst[0.636 6.138] worst[0.636 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[35]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[21]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[12]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[33]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[20]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[26]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[25]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[18]/CLK
CTS:   transition delay = worst[0.633 6.138] worst[0.633 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[17]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[2]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[64]/CLK
CTS:   transition delay = worst[0.632 6.138] worst[0.632 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[62]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[36]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[44]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[58]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[57]/CLK
CTS:   transition delay = worst[0.617 6.138] worst[0.617 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[50]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[47]/CLK
CTS:   transition delay = worst[0.621 6.138] worst[0.621 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[45]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[43]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[34]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[46]/CLK
CTS:   transition delay = worst[0.618 6.138] worst[0.618 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[66]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[67]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[65]/CLK
CTS:   transition delay = worst[0.631 6.138] worst[0.631 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[63]/CLK
CTS:   transition delay = worst[0.634 6.138] worst[0.634 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[60]/CLK
CTS:   transition delay = worst[0.622 6.138] worst[0.622 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[6]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[5]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[4]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[3]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[2]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[18]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[17]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[16]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[15]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[14]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[13]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[12]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[7]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[26]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[25]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[24]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[23]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[22]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[21]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[20]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[19]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[34]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[33]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[32]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[31]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[30]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[29]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[28]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[27]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[42]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[41]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[40]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[39]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[38]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[37]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[36]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[35]/CLK
CTS:   transition delay = worst[0.648 6.138] worst[0.648 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[50]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[49]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[48]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[47]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[46]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[45]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[44]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[43]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[58]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[57]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[56]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[55]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[54]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[53]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[52]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[51]/CLK
CTS:   transition delay = worst[0.649 6.138] worst[0.649 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[10]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[9]/CLK
CTS:   transition delay = worst[0.647 6.138] worst[0.647 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[8]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[63]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[62]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[61]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[60]/CLK
CTS:   transition delay = worst[0.639 6.138] worst[0.639 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[59]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[11]/CLK
CTS:   transition delay = worst[0.641 6.138] worst[0.641 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.640 6.138] worst[0.640 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[6]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[5]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[4]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[2]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK
CTS:   transition delay = worst[0.605 6.138] worst[0.605 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[4]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[3]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[2]/CLK
CTS:   transition delay = worst[0.646 6.138] worst[0.646 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[1]/CLK
CTS:   transition delay = worst[0.645 6.138] worst[0.645 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: transition delay violation at fpu_in/fpu_in_dp/i_fp_id_in/q_reg[0]/CLK
CTS:   transition delay = worst[0.645 6.138] worst[0.645 6.138]
CTS:   constraint = worst[0.500 0.500]
CTS: capacitance violation on fpu_in/fpu_in_dp/ckbuf_in_dp/clk
CTS:   capacitance = worst[360.644 360.644]
CTS:   constraint  = worst[208.000 208.000]
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/clk (CTS-226)
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/U2/Y
CTS:   transition delay = worst[2.591 2.348] worst[2.591 2.348]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U2/Y cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/n1 (CTS-226)
CTS: transition delay violation at fpu_in/fpu_in_dp/ckbuf_in_dp/clken_reg/CLK
CTS:   transition delay = worst[2.591 2.348] worst[2.591 2.348]
CTS:   constraint = worst[0.500 0.500]
Information: DRC violations at pin fpu_in/fpu_in_dp/ckbuf_in_dp/clken_reg/CLK cannot be fixed since it is connected to the dont_buffer_net fpu_in/fpu_in_dp/ckbuf_in_dp/n1 (CTS-226)
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 4842 
CTS:  Total number of capacitance violations = 4 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_out/fpu_out_dp/ckbuf_out_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/ckbuf_0/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/ckbuf_1/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U4/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3/Y. (CTS-209)
Warning: Either the driven net has been synthesized previously or clock path overlaps/reconverges at pin cluster_header/I0/U2/Y. (CTS-209)

Pruning library cells (r/f, pwr)
    Min drive = -0.0249977.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0249977.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 3 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
enable delay detour in ctdn

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'fpu_add/fpu_add_frac_dp/clk' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Warning: Design 'fpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: High fanout net 'rclk' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_div/fpu_div_frac_dp/clk' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_mul/i_m4stg_frac/clk_enb0' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_add/fpu_add_frac_dp/clk' is not ideal_net. (OPT-934)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Warning : The net 'fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk' is detail routed but not fully connected. This might lead to incorrect QOR.
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (min-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.623211/0.627181, out_cap = 336785  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (min-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.623211/0.627181, out_cap = 336785  (lib units)] (RCCALC-004)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.0249977.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0249977.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_RVT'.
Using primary inverters equivalent to 'INVX0_RVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.080683
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate NBUFFX16_RVT.
    Pruning slow or multistage gate DELLN1X2_RVT.
    Pruning slow or multistage gate DELLN3X2_RVT.
    Pruning slow or multistage gate DELLN2X2_RVT.
    Pruning slow or multistage gate NBUFFX4_RVT.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

    Pruning slow or multistage gate IBUFFX8_RVT.
    Pruning slow or multistage gate IBUFFX2_RVT.
    Pruning slow or multistage gate IBUFFX16_RVT.
    Pruning slow or multistage gate IBUFFX4_RVT.
    Final pruned inverter set (7 inverters):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
Warning: Net 'cluster_header/I0/rclk' has more than 500 fanouts.  Treating as ideal. (CTS-361)
Warning: Net 'fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk' has more than 500 fanouts.  Treating as ideal. (CTS-361)
Warning: Net 'fpu_mul/i_m4stg_frac/ckbuf_0/clk' has more than 500 fanouts.  Treating as ideal. (CTS-361)
Warning: Net 'fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk' has more than 500 fanouts.  Treating as ideal. (CTS-361)


Initializing parameters for clock ideal_clock1:
Root pin: gclk
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock1: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -1.225 ns. (CTS-353)
Error: Skew target -1.225 is not legal.  Using -0.245 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -0.245 ns
Using the following target skews for incremental optimization:
  Corner 'max': -0.245 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (3.323 0.018 3.323)
    Estimated Insertion Delay (r/f/b) = (3.323 0.028 3.323)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.184 0.009 0.184)
    Estimated Insertion Delay (r/f/b) = (0.184 0.009 0.184)
  Wire capacitance =  0.8 pf
  Total capacitance = 1.7 pf
  Max transition = 2.017 ns
  Cells = 29 (area=45.491768)
  Inverters = 15 (area=19.060797)
  Others = 13 (area=26.430973)
  Inverter Types
  ==============
    INVX1_RVT: 15
  Other Cells
  ===========
    AND2X1_RVT: 13

Report DRC violations for clock ideal_clock1 (initial)
Total 5 DRC violations for clock ideal_clock1 (initial)
 Start (0.000, 2.791), End (0.000, 2.791) 

RC optimization for clock 'ideal_clock1'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
Coarse optimization for clock 'ideal_clock1'
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
 No back-to-back buffer chains found
 Start (0.000, 2.791), End (0.000, 2.791) 

Detailed optimization for clock 'ideal_clock1'
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.000, 3.323), End (0.000, 3.323) 

 Start (0.000, 3.323), End (0.000, 3.323) 

10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
 Start (0.000, 3.323), End (0.000, 3.323) 

 Start (0.000, 3.323), End (0.000, 3.323) 

 Start (0.000, 3.323), End (0.000, 3.323) 

 Start (0.000, 3.323), End (0.000, 3.323) 

 Start (0.000, 3.323), End (0.000, 3.323) 

 Start (0.000, 3.323), End (0.000, 3.323) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.000035, 3.322781)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 0 out of 0 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000035, 3.322781)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.000, 3.323), End (0.000, 3.323) 

Buffer removal for area recovery: (0.000035, 3.322781)
Area recovery optimization for clock 'ideal_clock1':
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
Sizing for area recovery: (0.000035, 1.104910)

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'
Path buffer removal for area recovery: (0.000035, 1.104910)
Buffer pair removal for area recovery: (0.000035, 1.104910)
End area recovery: (0.000035, 1.104910)

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (3.323 0.018 3.323)
    Estimated Insertion Delay (r/f/b) = (3.323 0.028 3.323)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.184 0.009 0.184)
    Estimated Insertion Delay (r/f/b) = (0.184 0.009 0.184)
  Wire capacitance =  0.8 pf
  Total capacitance = 1.7 pf
  Max transition = 2.017 ns
  Cells = 29 (area=45.491768)
  Inverters = 15 (area=19.060797)
  Others = 13 (area=26.430973)
  Inverter Types
  ==============
    INVX1_RVT: 15
  Other Cells
  ===========
    AND2X1_RVT: 13


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  27    0) 
 gclk (port)                                     0   0    0 r (  27    0) 
 gclk (net)                             7  37                 
 cluster_header/I0/U2/A2 (AND2X1_RVT)            8   2    2 r (  31   89) 
 cluster_header/I0/U2/Y (AND2X1_RVT)             0   0    2 r (  32   89) 
 cluster_header/I0/rclk (net)          897   0                
 fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2 (AND2X1_RVT)
                                                 0   0    2 r ( 187  239) 
 fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y (AND2X1_RVT)
                                               169 206  208 r ( 188  239) 
 fpu_in/fpu_in_dp/ckbuf_in_dp/clk (net)
                                       305 355                
 fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[50]/CLK (SDFFX1_RVT)
                                               2017 828 1036 r
                                                              (  15   93) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  27    0) 
 gclk (port)                                     0   0    0 r (  27    0) 
 gclk (net)                             7  37                 
 cluster_header/I0/sync_cluster_master/q_r_reg/CLK (SDFFX1_RVT)
                                                 0   0    0 r (  23    6) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  27    0) 
 gclk (port)                                     0   0    0 r (  27    0) 
 gclk (net)                             7  37                 
 cluster_header/I0/U2/A2 (AND2X1_RVT)            6   3    3 r (  31   89) 
 cluster_header/I0/U2/Y (AND2X1_RVT)             0   0    3 r (  32   89) 
 cluster_header/I0/rclk (net)          897   0                
 fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2 (AND2X1_RVT)
                                                 0   0    3 r ( 187  239) 
 fpu_in/fpu_in_dp/ckbuf_in_dp/U3/Y (AND2X1_RVT)
                                                 0   0    3 r ( 188  239) 
 fpu_in/fpu_in_dp/ckbuf_in_dp/clk (net)
                                       305 355                
 fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[50]/CLK (SDFFX1_RVT)
                                               363 182  184 r (  15   93) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    10   0    0 r (  27    0) 
 gclk (port)                                     0   0    0 r (  27    0) 
 gclk (net)                             7  37                 
 cluster_header/I0/sync_cluster_master/q_r_reg/CLK (SDFFX1_RVT)
                                                 0   0    0 r (  23    6) 

Report DRC violations for clock ideal_clock1 (final)
Total 5 DRC violations for clock ideal_clock1 (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:52:52 2019
****************************************
Std cell utilization: 56.03%  (493775/(881262-0))
(Non-fixed + Fixed)
Std cell utilization: 47.73%  (352223/(881262-143236))
(Non-fixed only)
Chip area:            881262   sites, bbox (5.00 5.00 478.33 478.18) um
Std cell area:        493775   sites, (non-fixed:352223 fixed:141552)
                      34101    cells, (non-fixed:29274  fixed:4827)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      143236   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       88 
Avg. std cell width:  2.04 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 283)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:52:52 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:52:52 2019
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...

  Loading design 'fpu'
Warning: Design 'fpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) cluster_header/I0/U2/A2-->Y (min-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.00741878/0.00740518, out_cap = 1.00515e+06  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (min-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.623211/0.627181, out_cap = 336785  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.655923/0.666895, out_cap = 352316  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.655923/0.666895, out_cap = 355499  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.655923/0.666895, out_cap = 352316  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (min-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.623211/0.627181, out_cap = 336785  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.655923/0.666895, out_cap = 352316  (lib units)] (RCCALC-004)
Warning: Extrapolations far outside the librarycharacterization range have been detected 2647 times during delay calculation. (RCCALC-014)


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) cluster_header/I0/U2/A2-->Y (min-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.00741878/0.00740518, out_cap = 1.00515e+06  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (min-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.623211/0.627181, out_cap = 336785  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.655923/0.666895, out_cap = 352316  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.655923/0.666895, out_cap = 355499  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.655923/0.666895, out_cap = 352316  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (min-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.623211/0.627181, out_cap = 336785  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/A1-->Y (min-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.0377361/0.034664, out_cap = 504689  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U4/A1-->Y (min-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.0377361/0.034664, out_cap = 504689  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.655923/0.666895, out_cap = 352316  (lib units)] (RCCALC-004)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 2115419.500  TNS: 365967296.000  Number of Violating Paths: 173

  Nets with DRC Violations: 9
  Total moveable cell area: 125444.5
  Total fixed cell area: 45.5
  Total physical cell area: 125490.0
  Core area: (5000 5000 478328 478176)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:33  125490.0 2115419.50 365967296.0    3185.9                          
    0:01:35  125488.4 2115419.75 365967296.0    3185.9 fpu_add/fpu_add_ctl/i_add_uf_out/q_reg[0]/D
    0:01:40  125482.6 2115420.00 365967296.0    3185.9                          
    0:01:46  125414.7 2115420.00 365967296.0    3185.9                          
    0:01:49  125227.7 2115420.00 365967328.0    3185.9                          
    0:01:53  125126.3 2115420.00 365967328.0    3185.9                          
    0:01:55  125023.3 2115420.00 365967328.0    3185.9                          
    0:01:58  124935.9 2115420.00 365967328.0    3185.9                          
    0:02:00  124889.4 2115420.00 365967328.0    3185.9                          
    0:02:03  124810.1 2115420.00 365967328.0    3185.9                          
    0:02:06  124688.1 2115420.00 365967328.0    3185.9                          
    0:02:08  124679.5 2115420.00 365967328.0    3185.9                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:08  124679.5 2115420.00 365967328.0    3185.9                          
    0:02:13  124675.7 2115420.00 365967328.0    3185.9                          
    0:02:21  124644.9 2115420.00 365967328.0    3185.9                          
    0:02:26  124594.1 2115420.00 365967328.0    3185.9                          
    0:02:29  124563.6 2115420.00 365967328.0    3185.9                          
    0:02:32  124531.6 2115420.00 365967328.0    3185.9                          
    0:02:36  124489.6 2115420.00 365967328.0    3185.9                          
    0:02:39  124480.5 2115420.00 365967328.0    3185.9                          
    0:02:39  124480.0 2115420.00 365967328.0    3185.9                          
    0:02:41  124479.5 2115420.00 365967328.0    3185.9                          
    0:02:43  124477.4 2115420.00 365967328.0    3185.9                          
    0:02:43  124477.2 2115420.00 365967328.0    3185.9                          
    0:02:45  124476.7 2115420.00 365967328.0    3185.9                          
    0:02:46  124475.7 2115420.00 365967328.0    3185.9                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
56%...67%...78%...89%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:56:19 2019
****************************************
Std cell utilization: 55.58%  (489784/(881262-0))
(Non-fixed + Fixed)
Std cell utilization: 55.57%  (489605/(881262-185))
(Non-fixed only)
Chip area:            881262   sites, bbox (5.00 5.00 478.33 478.18) um
Std cell area:        489784   sites, (non-fixed:489605 fixed:179)
                      33636    cells, (non-fixed:33608  fixed:28)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      185      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       90 
Avg. std cell width:  2.21 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 283)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:56:19 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 31596 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:56:24 2019
****************************************

avg cell displacement:    0.445 um ( 0.27 row height)
max cell displacement:    2.384 um ( 1.43 row height)
std deviation:            0.252 um ( 0.15 row height)
number of cell moved:     29501 cells (out of 33608 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 2115420.000  TNS: 365967328.000  Number of Violating Paths: 173

  Nets with DRC Violations: 9
  Total moveable cell area: 124430.2
  Total fixed cell area: 45.5
  Total physical cell area: 124475.7
  Core area: (5000 5000 478328 478176)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:34  124475.7 2115420.00 365967328.0    3185.9                          
    0:03:43  124473.1 2115420.00 365967328.0    3185.9                          
    0:03:48  124435.8 2115420.00 365967328.0    3185.9                          
    0:03:57  124429.9 2115420.00 365967328.0    3185.9                          
    0:03:59  124416.2 2115420.00 365967328.0    3185.9                          
    0:04:03  124398.4 2115420.00 365967328.0    3185.9                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:03  124398.4 2115420.00 365967328.0    3185.9                          
    0:04:07  124397.6 2115420.00 365967328.0    3185.9                          
    0:04:16  124397.6 2115420.00 365967328.0    3185.9                          
    0:04:16  124397.6 2115420.00 365967328.0    3185.9                          
    0:04:16  124397.6 2115420.00 365967328.0    3185.9                          
    0:04:16  124397.6 2115420.00 365967328.0    3185.9                          
    0:04:16  124397.6 2115420.00 365967328.0    3185.9                          
    0:04:16  124397.6 2115420.00 365967328.0    3185.9                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:57:21 2019
****************************************
Std cell utilization: 55.54%  (489477/(881262-0))
(Non-fixed + Fixed)
Std cell utilization: 55.53%  (489298/(881262-185))
(Non-fixed only)
Chip area:            881262   sites, bbox (5.00 5.00 478.33 478.18) um
Std cell area:        489477   sites, (non-fixed:489298 fixed:179)
                      33598    cells, (non-fixed:33570  fixed:28)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      185      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       91 
Avg. std cell width:  2.21 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 283)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:57:21 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 56 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Apr 24 09:57:22 2019
****************************************

avg cell displacement:    0.188 um ( 0.11 row height)
max cell displacement:    0.782 um ( 0.47 row height)
std deviation:            0.172 um ( 0.10 row height)
number of cell moved:        40 cells (out of 33570 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 2115420.000  TNS: 365967328.000  Number of Violating Paths: 173

  Nets with DRC Violations: 9
  Total moveable cell area: 124352.2
  Total fixed cell area: 45.5
  Total physical cell area: 124397.6
  Core area: (5000 5000 478328 478176)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 283 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(483328,483176). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(483328,483176). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: High fanout net 'rclk' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_div/fpu_div_frac_dp/clk' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_mul/i_m4stg_frac/clk_enb0' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_add/fpu_add_frac_dp/clk' is not ideal_net. (OPT-934)
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   94  Alloctr   95  Proc 2609 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,483.33,483.18)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used  102  Alloctr  103  Proc 2609 
Net statistics:
Total number of nets     = 34088
Number of nets to route  = 29
Number of single or zero port nets = 76
33193 nets are partially connected,
 of which 33193 are detail routed and 0 are global routed.
533 nets are fully connected,
 of which 533 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build All Nets] Total (MB): Used  116  Alloctr  117  Proc 2609 
Average gCell capacity  4.17     on layer (1)    M1
Average gCell capacity  10.99    on layer (2)    M2
Average gCell capacity  5.49     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.74     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.69     on layer (9)    M9
Average gCell capacity  0.34     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.70  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 835210
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  117  Alloctr  118  Proc 2609 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Build Data] Total (MB): Used  117  Alloctr  119  Proc 2609 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  117  Alloctr  119  Proc 2609 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  118  Alloctr  119  Proc 2609 
Initial. Routing result:
Initial. Both Dirs: Overflow =   597 Max = 7 GRCs =   493 (0.30%)
Initial. H routing: Overflow =   350 Max = 2 (GRCs = 15) GRCs =   364 (0.44%)
Initial. V routing: Overflow =   247 Max = 7 (GRCs =  1) GRCs =   129 (0.15%)
Initial. M1         Overflow =    43 Max = 2 (GRCs =  1) GRCs =    42 (0.05%)
Initial. M2         Overflow =   245 Max = 7 (GRCs =  1) GRCs =   127 (0.15%)
Initial. M3         Overflow =   304 Max = 2 (GRCs = 14) GRCs =   318 (0.38%)
Initial. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M5         Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1460.91
Initial. Layer M1 wire length = 17.77
Initial. Layer M2 wire length = 642.92
Initial. Layer M3 wire length = 800.22
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1413
Initial. Via VIA12SQ_C count = 797
Initial. Via VIA23SQ_C count = 616
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  118  Alloctr  119  Proc 2609 
phase1. Routing result:
phase1. Both Dirs: Overflow =   593 Max = 7 GRCs =   488 (0.29%)
phase1. H routing: Overflow =   347 Max = 2 (GRCs = 15) GRCs =   360 (0.43%)
phase1. V routing: Overflow =   246 Max = 7 (GRCs =  1) GRCs =   128 (0.15%)
phase1. M1         Overflow =    43 Max = 2 (GRCs =  1) GRCs =    42 (0.05%)
phase1. M2         Overflow =   244 Max = 7 (GRCs =  1) GRCs =   126 (0.15%)
phase1. M3         Overflow =   301 Max = 2 (GRCs = 14) GRCs =   314 (0.38%)
phase1. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M5         Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1462.71
phase1. Layer M1 wire length = 17.77
phase1. Layer M2 wire length = 646.57
phase1. Layer M3 wire length = 798.37
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1411
phase1. Via VIA12SQ_C count = 797
phase1. Via VIA23SQ_C count = 613
phase1. Via VIA34SQ_C count = 1
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  118  Alloctr  119  Proc 2609 
phase2. Routing result:
phase2. Both Dirs: Overflow =   619 Max = 7 GRCs =   504 (0.30%)
phase2. H routing: Overflow =   368 Max = 2 (GRCs = 15) GRCs =   382 (0.46%)
phase2. V routing: Overflow =   251 Max = 7 (GRCs =  1) GRCs =   122 (0.15%)
phase2. M1         Overflow =    43 Max = 2 (GRCs =  1) GRCs =    43 (0.05%)
phase2. M2         Overflow =   249 Max = 7 (GRCs =  1) GRCs =   120 (0.14%)
phase2. M3         Overflow =   319 Max = 2 (GRCs = 14) GRCs =   333 (0.40%)
phase2. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M5         Overflow =     5 Max = 1 (GRCs =  4) GRCs =     6 (0.01%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1462.71
phase2. Layer M1 wire length = 17.77
phase2. Layer M2 wire length = 646.57
phase2. Layer M3 wire length = 798.37
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1411
phase2. Via VIA12SQ_C count = 797
phase2. Via VIA23SQ_C count = 613
phase2. Via VIA34SQ_C count = 1
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  118  Alloctr  119  Proc 2609 

Congestion utilization per direction:
Average vertical track utilization   = 17.74 %
Peak    vertical track utilization   = 85.00 %
Average horizontal track utilization = 21.89 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 2609 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   18  Alloctr   18  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 2609 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   94  Alloctr   95  Proc 2609 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Read routes] Total (MB): Used   97  Alloctr   98  Proc 2609 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 501 of 2834


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    8  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used   98  Alloctr   99  Proc 2616 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:04 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    8  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used   98  Alloctr   99  Proc 2616 

Number of wires with overlap after iteration 1 = 307 of 1758


Wire length and via report:
---------------------------
Number of M1 wires: 268                   : 0
Number of M2 wires: 580                  VIA12SQ_C: 1170
Number of M3 wires: 899                  VIA23SQ_C: 1224
Number of M4 wires: 11           VIA34SQ_C: 21
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 1758              vias: 2415

Total M1 wire length: 59.8
Total M2 wire length: 812.7
Total M3 wire length: 1088.6
Total M4 wire length: 8.7
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1969.9

Longest M1 wire length: 4.3
Longest M2 wire length: 9.7
Longest M3 wire length: 12.0
Longest M4 wire length: 1.5
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:05 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    2  Alloctr    3  Proc    7 
[Track Assign: Done] Total (MB): Used   93  Alloctr   94  Proc 2616 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  101  Proc 2616 
Total number of nets = 34088, of which 0 are not extracted
Total number of open nets = 33465, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/841 Partitions, Violations =  22
Routed  4/841 Partitions, Violations =  67
Routed  8/841 Partitions, Violations =  95
Routed  12/841 Partitions, Violations = 141
Routed  16/841 Partitions, Violations = 196
Routed  20/841 Partitions, Violations = 254
Routed  24/841 Partitions, Violations = 300
Routed  28/841 Partitions, Violations = 310
Routed  32/841 Partitions, Violations = 319
Routed  36/841 Partitions, Violations = 366
Routed  40/841 Partitions, Violations = 400
Routed  44/841 Partitions, Violations = 387
Routed  48/841 Partitions, Violations = 403
Routed  52/841 Partitions, Violations = 411
Routed  56/841 Partitions, Violations = 466
Routed  60/841 Partitions, Violations = 498
Routed  64/841 Partitions, Violations = 544
Routed  68/841 Partitions, Violations = 557
Routed  72/841 Partitions, Violations = 566
Routed  76/841 Partitions, Violations = 599
Routed  80/841 Partitions, Violations = 684
Routed  84/841 Partitions, Violations = 699
Routed  88/841 Partitions, Violations = 703
Routed  92/841 Partitions, Violations = 772
Routed  96/841 Partitions, Violations = 803
Routed  100/841 Partitions, Violations =        836
Routed  104/841 Partitions, Violations =        792
Routed  108/841 Partitions, Violations =        801
Routed  112/841 Partitions, Violations =        814
Routed  116/841 Partitions, Violations =        861
Routed  120/841 Partitions, Violations =        903
Routed  124/841 Partitions, Violations =        956
Routed  128/841 Partitions, Violations =        984
Routed  132/841 Partitions, Violations =        1005
Routed  136/841 Partitions, Violations =        1035
Routed  140/841 Partitions, Violations =        1102
Routed  144/841 Partitions, Violations =        1103
Routed  148/841 Partitions, Violations =        1113
Routed  152/841 Partitions, Violations =        1133
Routed  156/841 Partitions, Violations =        1225
Routed  160/841 Partitions, Violations =        1219
Routed  164/841 Partitions, Violations =        1255
Routed  168/841 Partitions, Violations =        1281
Routed  172/841 Partitions, Violations =        1326
Routed  176/841 Partitions, Violations =        1330
Routed  180/841 Partitions, Violations =        1407
Routed  184/841 Partitions, Violations =        1434
Routed  188/841 Partitions, Violations =        1453
Routed  192/841 Partitions, Violations =        1519
Routed  196/841 Partitions, Violations =        1541
Routed  200/841 Partitions, Violations =        1599
Routed  204/841 Partitions, Violations =        1601
Routed  208/841 Partitions, Violations =        1597
Routed  212/841 Partitions, Violations =        1654
Routed  216/841 Partitions, Violations =        1657
Routed  220/841 Partitions, Violations =        1676
Routed  224/841 Partitions, Violations =        1684
Routed  228/841 Partitions, Violations =        1705
Routed  232/841 Partitions, Violations =        1769
Routed  236/841 Partitions, Violations =        1801
Routed  240/841 Partitions, Violations =        1781
Routed  244/841 Partitions, Violations =        1765
Routed  248/841 Partitions, Violations =        1749
Routed  252/841 Partitions, Violations =        1761
Routed  256/841 Partitions, Violations =        1797
Routed  260/841 Partitions, Violations =        1901
Routed  264/841 Partitions, Violations =        1909
Routed  268/841 Partitions, Violations =        1979
Routed  272/841 Partitions, Violations =        1990
Routed  276/841 Partitions, Violations =        2003
Routed  280/841 Partitions, Violations =        2027
Routed  284/841 Partitions, Violations =        2124
Routed  288/841 Partitions, Violations =        2170
Routed  292/841 Partitions, Violations =        2187
Routed  296/841 Partitions, Violations =        2193
Routed  300/841 Partitions, Violations =        2224
Routed  304/841 Partitions, Violations =        2239
Routed  308/841 Partitions, Violations =        2330
Routed  312/841 Partitions, Violations =        2381
Routed  316/841 Partitions, Violations =        2392
Routed  320/841 Partitions, Violations =        2412
Routed  324/841 Partitions, Violations =        2429
Routed  328/841 Partitions, Violations =        2485
Routed  332/841 Partitions, Violations =        2567
Routed  336/841 Partitions, Violations =        2610
Routed  340/841 Partitions, Violations =        2650
Routed  344/841 Partitions, Violations =        2661
Routed  348/841 Partitions, Violations =        2674
Routed  352/841 Partitions, Violations =        2716
Routed  356/841 Partitions, Violations =        2722
Routed  360/841 Partitions, Violations =        2766
Routed  364/841 Partitions, Violations =        2738
Routed  368/841 Partitions, Violations =        2779
Routed  372/841 Partitions, Violations =        2741
Routed  376/841 Partitions, Violations =        2732
Routed  380/841 Partitions, Violations =        2778
Routed  384/841 Partitions, Violations =        2780
Routed  388/841 Partitions, Violations =        2809
Routed  392/841 Partitions, Violations =        2809
Routed  396/841 Partitions, Violations =        2843
Routed  400/841 Partitions, Violations =        2873
Routed  404/841 Partitions, Violations =        2929
Routed  408/841 Partitions, Violations =        2935
Routed  412/841 Partitions, Violations =        2974
Routed  416/841 Partitions, Violations =        2966
Routed  420/841 Partitions, Violations =        2974
Routed  424/841 Partitions, Violations =        2998
Routed  428/841 Partitions, Violations =        3054
Routed  432/841 Partitions, Violations =        3098
Routed  436/841 Partitions, Violations =        3096
Routed  440/841 Partitions, Violations =        3122
Routed  444/841 Partitions, Violations =        3133
Routed  448/841 Partitions, Violations =        3120
Routed  452/841 Partitions, Violations =        3122
Routed  456/841 Partitions, Violations =        3161
Routed  460/841 Partitions, Violations =        3218
Routed  464/841 Partitions, Violations =        3202
Routed  468/841 Partitions, Violations =        3216
Routed  472/841 Partitions, Violations =        3189
Routed  476/841 Partitions, Violations =        3236
Routed  480/841 Partitions, Violations =        3251
Routed  484/841 Partitions, Violations =        3277
Routed  488/841 Partitions, Violations =        3276
Routed  492/841 Partitions, Violations =        3257
Routed  496/841 Partitions, Violations =        3265
Routed  500/841 Partitions, Violations =        3284
Routed  504/841 Partitions, Violations =        3297
Routed  508/841 Partitions, Violations =        3342
Routed  512/841 Partitions, Violations =        3390
Routed  516/841 Partitions, Violations =        3421
Routed  520/841 Partitions, Violations =        3417
Routed  524/841 Partitions, Violations =        3413
Routed  528/841 Partitions, Violations =        3444
Routed  532/841 Partitions, Violations =        3472
Routed  536/841 Partitions, Violations =        3475
Routed  540/841 Partitions, Violations =        3483
Routed  544/841 Partitions, Violations =        3476
Routed  548/841 Partitions, Violations =        3521
Routed  552/841 Partitions, Violations =        3542
Routed  556/841 Partitions, Violations =        3587
Routed  560/841 Partitions, Violations =        3564
Routed  564/841 Partitions, Violations =        3561
Routed  568/841 Partitions, Violations =        3564
Routed  572/841 Partitions, Violations =        3530
Routed  576/841 Partitions, Violations =        3565
Routed  580/841 Partitions, Violations =        3556
Routed  584/841 Partitions, Violations =        3608
Routed  588/841 Partitions, Violations =        3593
Routed  592/841 Partitions, Violations =        3594
Routed  596/841 Partitions, Violations =        3617
Routed  600/841 Partitions, Violations =        3685
Routed  604/841 Partitions, Violations =        3713
Routed  608/841 Partitions, Violations =        3706
Routed  612/841 Partitions, Violations =        3739
Routed  616/841 Partitions, Violations =        3751
Routed  620/841 Partitions, Violations =        3729
Routed  624/841 Partitions, Violations =        3755
Routed  628/841 Partitions, Violations =        3700
Routed  632/841 Partitions, Violations =        3708
Routed  636/841 Partitions, Violations =        3801
Routed  640/841 Partitions, Violations =        3855
Routed  644/841 Partitions, Violations =        3878
Routed  648/841 Partitions, Violations =        3931
Routed  652/841 Partitions, Violations =        3958
Routed  656/841 Partitions, Violations =        3981
Routed  660/841 Partitions, Violations =        4014
Routed  664/841 Partitions, Violations =        4045
Routed  668/841 Partitions, Violations =        4078
Routed  672/841 Partitions, Violations =        4064
Routed  676/841 Partitions, Violations =        4110
Routed  680/841 Partitions, Violations =        4141
Routed  684/841 Partitions, Violations =        4133
Routed  688/841 Partitions, Violations =        4117
Routed  692/841 Partitions, Violations =        4110
Routed  696/841 Partitions, Violations =        4176
Routed  700/841 Partitions, Violations =        4215
Routed  704/841 Partitions, Violations =        4251
Routed  708/841 Partitions, Violations =        4239
Routed  712/841 Partitions, Violations =        4327
Routed  716/841 Partitions, Violations =        4401
Routed  720/841 Partitions, Violations =        4405
Routed  724/841 Partitions, Violations =        4416
Routed  728/841 Partitions, Violations =        4446
Routed  732/841 Partitions, Violations =        4484
Routed  736/841 Partitions, Violations =        4472
Routed  740/841 Partitions, Violations =        4481
Routed  744/841 Partitions, Violations =        4491
Routed  748/841 Partitions, Violations =        4494
Routed  752/841 Partitions, Violations =        4503
Routed  756/841 Partitions, Violations =        4511
Routed  760/841 Partitions, Violations =        4477
Routed  764/841 Partitions, Violations =        4471
Routed  768/841 Partitions, Violations =        4432
Routed  772/841 Partitions, Violations =        4413
Routed  776/841 Partitions, Violations =        4438
Routed  780/841 Partitions, Violations =        4433
Routed  784/841 Partitions, Violations =        4488
Routed  788/841 Partitions, Violations =        4503
Routed  792/841 Partitions, Violations =        4491
Routed  796/841 Partitions, Violations =        4476
Routed  800/841 Partitions, Violations =        4473
Routed  804/841 Partitions, Violations =        4483
Routed  808/841 Partitions, Violations =        4502
Routed  812/841 Partitions, Violations =        4519
Routed  816/841 Partitions, Violations =        4538
Routed  820/841 Partitions, Violations =        4540
Routed  824/841 Partitions, Violations =        4536
Routed  828/841 Partitions, Violations =        4513
Routed  832/841 Partitions, Violations =        4512
Routed  836/841 Partitions, Violations =        4497
Routed  840/841 Partitions, Violations =        4470

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4459
        Diff net spacing : 2
        Less than minimum area : 139
        Same net spacing : 1
        Short : 6
        Internal-only types : 4311

[Iter 0] Elapsed real time: 0:00:40 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[Iter 0] Stage (MB): Used   -9  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   84  Alloctr  108  Proc 2616 

End DR iteration 0 with 841 parts

Start DR iteration 1: non-uniform partition
Routed  1/1062 Partitions, Violations = 4446
Routed  5/1062 Partitions, Violations = 4547
Routed  10/1062 Partitions, Violations =        4645
Routed  15/1062 Partitions, Violations =        4697
Routed  20/1062 Partitions, Violations =        4769
Routed  25/1062 Partitions, Violations =        4838
Routed  30/1062 Partitions, Violations =        4889
Routed  35/1062 Partitions, Violations =        4948
Routed  40/1062 Partitions, Violations =        5015
Routed  45/1062 Partitions, Violations =        5058
Routed  50/1062 Partitions, Violations =        5109
Routed  55/1062 Partitions, Violations =        5122
Routed  60/1062 Partitions, Violations =        5185
Routed  65/1062 Partitions, Violations =        5221
Routed  70/1062 Partitions, Violations =        5247
Routed  75/1062 Partitions, Violations =        5304
Routed  80/1062 Partitions, Violations =        5330
Routed  85/1062 Partitions, Violations =        5380
Routed  90/1062 Partitions, Violations =        5411
Routed  95/1062 Partitions, Violations =        5426
Routed  100/1062 Partitions, Violations =       5435
Routed  105/1062 Partitions, Violations =       5458
Routed  110/1062 Partitions, Violations =       5497
Routed  115/1062 Partitions, Violations =       5530
Routed  120/1062 Partitions, Violations =       5547
Routed  125/1062 Partitions, Violations =       5560
Routed  130/1062 Partitions, Violations =       5613
Routed  135/1062 Partitions, Violations =       5631
Routed  140/1062 Partitions, Violations =       5652
Routed  145/1062 Partitions, Violations =       5664
Routed  150/1062 Partitions, Violations =       5747
Routed  155/1062 Partitions, Violations =       5795
Routed  160/1062 Partitions, Violations =       5812
Routed  165/1062 Partitions, Violations =       5829
Routed  170/1062 Partitions, Violations =       5870
Routed  175/1062 Partitions, Violations =       5908
Routed  180/1062 Partitions, Violations =       5898
Routed  185/1062 Partitions, Violations =       5919
Routed  190/1062 Partitions, Violations =       5953
Routed  195/1062 Partitions, Violations =       5968
Routed  200/1062 Partitions, Violations =       5997
Routed  205/1062 Partitions, Violations =       6015
Routed  210/1062 Partitions, Violations =       6065
Routed  215/1062 Partitions, Violations =       6074
Routed  220/1062 Partitions, Violations =       6076
Routed  225/1062 Partitions, Violations =       6101
Routed  230/1062 Partitions, Violations =       6117
Routed  235/1062 Partitions, Violations =       6132
Routed  240/1062 Partitions, Violations =       6152
Routed  245/1062 Partitions, Violations =       6188
Routed  250/1062 Partitions, Violations =       6194
Routed  255/1062 Partitions, Violations =       6221
Routed  260/1062 Partitions, Violations =       6229
Routed  265/1062 Partitions, Violations =       6230
Routed  270/1062 Partitions, Violations =       6234
Routed  275/1062 Partitions, Violations =       6231
Routed  280/1062 Partitions, Violations =       6249
Routed  285/1062 Partitions, Violations =       6267
Routed  290/1062 Partitions, Violations =       6274
Routed  295/1062 Partitions, Violations =       6293
Routed  300/1062 Partitions, Violations =       6308
Routed  305/1062 Partitions, Violations =       6332
Routed  310/1062 Partitions, Violations =       6348
Routed  315/1062 Partitions, Violations =       6355
Routed  320/1062 Partitions, Violations =       6391
Routed  325/1062 Partitions, Violations =       6427
Routed  330/1062 Partitions, Violations =       6468
Routed  335/1062 Partitions, Violations =       6488
Routed  340/1062 Partitions, Violations =       6506
Routed  345/1062 Partitions, Violations =       6530
Routed  350/1062 Partitions, Violations =       6530
Routed  355/1062 Partitions, Violations =       6541
Routed  360/1062 Partitions, Violations =       6566
Routed  365/1062 Partitions, Violations =       6594
Routed  370/1062 Partitions, Violations =       6624
Routed  375/1062 Partitions, Violations =       6656
Routed  380/1062 Partitions, Violations =       6668
Routed  385/1062 Partitions, Violations =       6672
Routed  390/1062 Partitions, Violations =       6696
Routed  395/1062 Partitions, Violations =       6716
Routed  400/1062 Partitions, Violations =       6724
Routed  405/1062 Partitions, Violations =       6713
Routed  410/1062 Partitions, Violations =       6726
Routed  415/1062 Partitions, Violations =       6733
Routed  420/1062 Partitions, Violations =       6741
Routed  425/1062 Partitions, Violations =       6765
Routed  430/1062 Partitions, Violations =       6793
Routed  435/1062 Partitions, Violations =       6793
Routed  440/1062 Partitions, Violations =       6803
Routed  445/1062 Partitions, Violations =       6835
Routed  450/1062 Partitions, Violations =       6848
Routed  455/1062 Partitions, Violations =       6856
Routed  460/1062 Partitions, Violations =       6860
Routed  465/1062 Partitions, Violations =       6869
Routed  470/1062 Partitions, Violations =       6887
Routed  475/1062 Partitions, Violations =       6912
Routed  480/1062 Partitions, Violations =       6920
Routed  485/1062 Partitions, Violations =       6936
Routed  490/1062 Partitions, Violations =       6942
Routed  495/1062 Partitions, Violations =       6943
Routed  500/1062 Partitions, Violations =       6943
Routed  505/1062 Partitions, Violations =       6951
Routed  510/1062 Partitions, Violations =       6950
Routed  515/1062 Partitions, Violations =       6954
Routed  520/1062 Partitions, Violations =       6955
Routed  525/1062 Partitions, Violations =       6958
Routed  530/1062 Partitions, Violations =       6952
Routed  535/1062 Partitions, Violations =       6953
Routed  540/1062 Partitions, Violations =       6948
Routed  545/1062 Partitions, Violations =       6952
Routed  550/1062 Partitions, Violations =       6954
Routed  555/1062 Partitions, Violations =       6944
Routed  560/1062 Partitions, Violations =       6962
Routed  565/1062 Partitions, Violations =       6953
Routed  570/1062 Partitions, Violations =       6960
Routed  575/1062 Partitions, Violations =       6969
Routed  580/1062 Partitions, Violations =       6971
Routed  585/1062 Partitions, Violations =       6972
Routed  590/1062 Partitions, Violations =       6970
Routed  595/1062 Partitions, Violations =       6977
Routed  600/1062 Partitions, Violations =       6971
Routed  605/1062 Partitions, Violations =       6965
Routed  610/1062 Partitions, Violations =       6968
Routed  615/1062 Partitions, Violations =       6980
Routed  620/1062 Partitions, Violations =       6983
Routed  625/1062 Partitions, Violations =       6983
Routed  630/1062 Partitions, Violations =       6993
Routed  635/1062 Partitions, Violations =       7004
Routed  640/1062 Partitions, Violations =       7003
Routed  645/1062 Partitions, Violations =       7006
Routed  650/1062 Partitions, Violations =       6998
Routed  655/1062 Partitions, Violations =       6997
Routed  660/1062 Partitions, Violations =       7003
Routed  665/1062 Partitions, Violations =       6997
Routed  670/1062 Partitions, Violations =       7014
Routed  675/1062 Partitions, Violations =       7015
Routed  680/1062 Partitions, Violations =       7025
Routed  685/1062 Partitions, Violations =       7033
Routed  690/1062 Partitions, Violations =       7045
Routed  695/1062 Partitions, Violations =       7054
Routed  700/1062 Partitions, Violations =       7055
Routed  705/1062 Partitions, Violations =       7052
Routed  710/1062 Partitions, Violations =       7051
Routed  715/1062 Partitions, Violations =       7044
Routed  720/1062 Partitions, Violations =       7052
Routed  725/1062 Partitions, Violations =       7061
Routed  730/1062 Partitions, Violations =       7060
Routed  735/1062 Partitions, Violations =       7060
Routed  740/1062 Partitions, Violations =       7058
Routed  745/1062 Partitions, Violations =       7060
Routed  750/1062 Partitions, Violations =       7054
Routed  755/1062 Partitions, Violations =       7067
Routed  760/1062 Partitions, Violations =       7069
Routed  765/1062 Partitions, Violations =       7072
Routed  770/1062 Partitions, Violations =       7073
Routed  775/1062 Partitions, Violations =       7073
Routed  780/1062 Partitions, Violations =       7082
Routed  785/1062 Partitions, Violations =       7071
Routed  790/1062 Partitions, Violations =       7069
Routed  795/1062 Partitions, Violations =       7081
Routed  800/1062 Partitions, Violations =       7081
Routed  805/1062 Partitions, Violations =       7084
Routed  810/1062 Partitions, Violations =       7084
Routed  815/1062 Partitions, Violations =       7082
Routed  820/1062 Partitions, Violations =       7085
Routed  825/1062 Partitions, Violations =       7080
Routed  830/1062 Partitions, Violations =       7085
Routed  835/1062 Partitions, Violations =       7080
Routed  840/1062 Partitions, Violations =       7091
Routed  845/1062 Partitions, Violations =       7102
Routed  850/1062 Partitions, Violations =       7109
Routed  855/1062 Partitions, Violations =       7116
Routed  860/1062 Partitions, Violations =       7131
Routed  865/1062 Partitions, Violations =       7150
Routed  870/1062 Partitions, Violations =       7153
Routed  875/1062 Partitions, Violations =       7158
Routed  880/1062 Partitions, Violations =       7150
Routed  885/1062 Partitions, Violations =       7151
Routed  890/1062 Partitions, Violations =       7161
Routed  895/1062 Partitions, Violations =       7164
Routed  900/1062 Partitions, Violations =       7166
Routed  905/1062 Partitions, Violations =       7172
Routed  910/1062 Partitions, Violations =       7166
Routed  915/1062 Partitions, Violations =       7161
Routed  920/1062 Partitions, Violations =       7187
Routed  925/1062 Partitions, Violations =       7200
Routed  930/1062 Partitions, Violations =       7196
Routed  935/1062 Partitions, Violations =       7201
Routed  940/1062 Partitions, Violations =       7192
Routed  945/1062 Partitions, Violations =       7189
Routed  950/1062 Partitions, Violations =       7173
Routed  955/1062 Partitions, Violations =       7176
Routed  960/1062 Partitions, Violations =       7171
Routed  965/1062 Partitions, Violations =       7166
Routed  970/1062 Partitions, Violations =       7165
Routed  975/1062 Partitions, Violations =       7157
Routed  980/1062 Partitions, Violations =       7161
Routed  985/1062 Partitions, Violations =       7164
Routed  990/1062 Partitions, Violations =       7161
Routed  995/1062 Partitions, Violations =       7157
Routed  1000/1062 Partitions, Violations =      7170
Routed  1005/1062 Partitions, Violations =      7174
Routed  1010/1062 Partitions, Violations =      7179
Routed  1015/1062 Partitions, Violations =      7180
Routed  1020/1062 Partitions, Violations =      7185
Routed  1025/1062 Partitions, Violations =      7178
Routed  1030/1062 Partitions, Violations =      7177
Routed  1035/1062 Partitions, Violations =      7188
Routed  1040/1062 Partitions, Violations =      7199
Routed  1045/1062 Partitions, Violations =      7192
Routed  1050/1062 Partitions, Violations =      7195
Routed  1055/1062 Partitions, Violations =      7204
Routed  1060/1062 Partitions, Violations =      7193

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7198
        Less than minimum area : 107
        Internal-only types : 7091

[Iter 1] Elapsed real time: 0:00:57 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:56 total=0:00:57
[Iter 1] Stage (MB): Used   -9  Alloctr   12  Proc    0 
[Iter 1] Total (MB): Used   84  Alloctr  107  Proc 2616 

End DR iteration 1 with 1062 parts

Start DR iteration 2: non-uniform partition
Routed  1/853 Partitions, Violations =  7193
Routed  4/853 Partitions, Violations =  7139
Routed  8/853 Partitions, Violations =  7109
Routed  12/853 Partitions, Violations = 7049
Routed  16/853 Partitions, Violations = 6996
Routed  20/853 Partitions, Violations = 6955
Routed  24/853 Partitions, Violations = 6929
Routed  28/853 Partitions, Violations = 6897
Routed  32/853 Partitions, Violations = 6858
Routed  36/853 Partitions, Violations = 6809
Routed  40/853 Partitions, Violations = 6763
Routed  44/853 Partitions, Violations = 6748
Routed  48/853 Partitions, Violations = 6739
Routed  52/853 Partitions, Violations = 6717
Routed  56/853 Partitions, Violations = 6690
Routed  60/853 Partitions, Violations = 6668
Routed  64/853 Partitions, Violations = 6661
Routed  68/853 Partitions, Violations = 6647
Routed  72/853 Partitions, Violations = 6624
Routed  76/853 Partitions, Violations = 6580
Routed  80/853 Partitions, Violations = 6563
Routed  84/853 Partitions, Violations = 6525
Routed  88/853 Partitions, Violations = 6528
Routed  92/853 Partitions, Violations = 6508
Routed  96/853 Partitions, Violations = 6472
Routed  100/853 Partitions, Violations =        6469
Routed  104/853 Partitions, Violations =        6429
Routed  108/853 Partitions, Violations =        6383
Routed  112/853 Partitions, Violations =        6341
Routed  116/853 Partitions, Violations =        6305
Routed  120/853 Partitions, Violations =        6286
Routed  124/853 Partitions, Violations =        6273
Routed  128/853 Partitions, Violations =        6253
Routed  132/853 Partitions, Violations =        6243
Routed  136/853 Partitions, Violations =        6231
Routed  140/853 Partitions, Violations =        6206
Routed  144/853 Partitions, Violations =        6215
Routed  148/853 Partitions, Violations =        6187
Routed  152/853 Partitions, Violations =        6176
Routed  156/853 Partitions, Violations =        6122
Routed  160/853 Partitions, Violations =        6104
Routed  164/853 Partitions, Violations =        6090
Routed  168/853 Partitions, Violations =        6068
Routed  172/853 Partitions, Violations =        6046
Routed  176/853 Partitions, Violations =        5995
Routed  180/853 Partitions, Violations =        5971
Routed  184/853 Partitions, Violations =        5944
Routed  188/853 Partitions, Violations =        5915
Routed  192/853 Partitions, Violations =        5888
Routed  196/853 Partitions, Violations =        5850
Routed  200/853 Partitions, Violations =        5806
Routed  204/853 Partitions, Violations =        5796
Routed  208/853 Partitions, Violations =        5779
Routed  212/853 Partitions, Violations =        5759
Routed  216/853 Partitions, Violations =        5749
Routed  220/853 Partitions, Violations =        5722
Routed  224/853 Partitions, Violations =        5707
Routed  228/853 Partitions, Violations =        5692
Routed  232/853 Partitions, Violations =        5661
Routed  236/853 Partitions, Violations =        5628
Routed  240/853 Partitions, Violations =        5592
Routed  244/853 Partitions, Violations =        5580
Routed  248/853 Partitions, Violations =        5572
Routed  252/853 Partitions, Violations =        5568
Routed  256/853 Partitions, Violations =        5562
Routed  260/853 Partitions, Violations =        5540
Routed  264/853 Partitions, Violations =        5540
Routed  268/853 Partitions, Violations =        5512
Routed  272/853 Partitions, Violations =        5486
Routed  276/853 Partitions, Violations =        5480
Routed  280/853 Partitions, Violations =        5445
Routed  284/853 Partitions, Violations =        5427
Routed  288/853 Partitions, Violations =        5419
Routed  292/853 Partitions, Violations =        5396
Routed  296/853 Partitions, Violations =        5377
Routed  300/853 Partitions, Violations =        5351
Routed  304/853 Partitions, Violations =        5307
Routed  308/853 Partitions, Violations =        5303
Routed  312/853 Partitions, Violations =        5294
Routed  316/853 Partitions, Violations =        5270
Routed  320/853 Partitions, Violations =        5247
Routed  324/853 Partitions, Violations =        5245
Routed  328/853 Partitions, Violations =        5227
Routed  332/853 Partitions, Violations =        5202
Routed  336/853 Partitions, Violations =        5191
Routed  340/853 Partitions, Violations =        5181
Routed  344/853 Partitions, Violations =        5155
Routed  348/853 Partitions, Violations =        5129
Routed  352/853 Partitions, Violations =        5101
Routed  356/853 Partitions, Violations =        5088
Routed  360/853 Partitions, Violations =        5053
Routed  364/853 Partitions, Violations =        5037
Routed  368/853 Partitions, Violations =        5024
Routed  372/853 Partitions, Violations =        5008
Routed  376/853 Partitions, Violations =        4997
Routed  380/853 Partitions, Violations =        4978
Routed  384/853 Partitions, Violations =        4968
Routed  388/853 Partitions, Violations =        4961
Routed  392/853 Partitions, Violations =        4953
Routed  396/853 Partitions, Violations =        4945
Routed  400/853 Partitions, Violations =        4943
Routed  404/853 Partitions, Violations =        4933
Routed  408/853 Partitions, Violations =        4924
Routed  412/853 Partitions, Violations =        4919
Routed  416/853 Partitions, Violations =        4907
Routed  420/853 Partitions, Violations =        4898
Routed  424/853 Partitions, Violations =        4898
Routed  428/853 Partitions, Violations =        4887
Routed  432/853 Partitions, Violations =        4875
Routed  436/853 Partitions, Violations =        4873
Routed  440/853 Partitions, Violations =        4876
Routed  444/853 Partitions, Violations =        4868
Routed  448/853 Partitions, Violations =        4874
Routed  452/853 Partitions, Violations =        4870
Routed  456/853 Partitions, Violations =        4867
Routed  460/853 Partitions, Violations =        4861
Routed  464/853 Partitions, Violations =        4851
Routed  468/853 Partitions, Violations =        4839
Routed  472/853 Partitions, Violations =        4815
Routed  476/853 Partitions, Violations =        4809
Routed  480/853 Partitions, Violations =        4809
Routed  484/853 Partitions, Violations =        4801
Routed  488/853 Partitions, Violations =        4793
Routed  492/853 Partitions, Violations =        4791
Routed  496/853 Partitions, Violations =        4778
Routed  500/853 Partitions, Violations =        4776
Routed  504/853 Partitions, Violations =        4767
Routed  508/853 Partitions, Violations =        4761
Routed  512/853 Partitions, Violations =        4751
Routed  516/853 Partitions, Violations =        4748
Routed  520/853 Partitions, Violations =        4743
Routed  524/853 Partitions, Violations =        4733
Routed  528/853 Partitions, Violations =        4726
Routed  532/853 Partitions, Violations =        4727
Routed  536/853 Partitions, Violations =        4705
Routed  540/853 Partitions, Violations =        4699
Routed  544/853 Partitions, Violations =        4695
Routed  548/853 Partitions, Violations =        4690
Routed  552/853 Partitions, Violations =        4692
Routed  556/853 Partitions, Violations =        4681
Routed  560/853 Partitions, Violations =        4672
Routed  564/853 Partitions, Violations =        4657
Routed  568/853 Partitions, Violations =        4665
Routed  572/853 Partitions, Violations =        4661
Routed  576/853 Partitions, Violations =        4647
Routed  580/853 Partitions, Violations =        4646
Routed  584/853 Partitions, Violations =        4638
Routed  588/853 Partitions, Violations =        4633
Routed  592/853 Partitions, Violations =        4628
Routed  596/853 Partitions, Violations =        4624
Routed  600/853 Partitions, Violations =        4605
Routed  604/853 Partitions, Violations =        4601
Routed  608/853 Partitions, Violations =        4599
Routed  612/853 Partitions, Violations =        4586
Routed  616/853 Partitions, Violations =        4574
Routed  620/853 Partitions, Violations =        4569
Routed  624/853 Partitions, Violations =        4559
Routed  628/853 Partitions, Violations =        4559
Routed  632/853 Partitions, Violations =        4552
Routed  636/853 Partitions, Violations =        4545
Routed  640/853 Partitions, Violations =        4537
Routed  644/853 Partitions, Violations =        4533
Routed  648/853 Partitions, Violations =        4529
Routed  652/853 Partitions, Violations =        4527
Routed  656/853 Partitions, Violations =        4518
Routed  660/853 Partitions, Violations =        4504
Routed  664/853 Partitions, Violations =        4495
Routed  668/853 Partitions, Violations =        4485
Routed  672/853 Partitions, Violations =        4470
Routed  676/853 Partitions, Violations =        4466
Routed  680/853 Partitions, Violations =        4460
Routed  684/853 Partitions, Violations =        4449
Routed  688/853 Partitions, Violations =        4439
Routed  692/853 Partitions, Violations =        4430
Routed  696/853 Partitions, Violations =        4417
Routed  700/853 Partitions, Violations =        4407
Routed  704/853 Partitions, Violations =        4401
Routed  708/853 Partitions, Violations =        4397
Routed  712/853 Partitions, Violations =        4398
Routed  716/853 Partitions, Violations =        4389
Routed  720/853 Partitions, Violations =        4382
Routed  724/853 Partitions, Violations =        4382
Routed  728/853 Partitions, Violations =        4378
Routed  732/853 Partitions, Violations =        4367
Routed  736/853 Partitions, Violations =        4363
Routed  740/853 Partitions, Violations =        4350
Routed  744/853 Partitions, Violations =        4347
Routed  748/853 Partitions, Violations =        4338
Routed  752/853 Partitions, Violations =        4335
Routed  756/853 Partitions, Violations =        4334
Routed  760/853 Partitions, Violations =        4332
Routed  764/853 Partitions, Violations =        4319
Routed  768/853 Partitions, Violations =        4313
Routed  772/853 Partitions, Violations =        4311
Routed  776/853 Partitions, Violations =        4298
Routed  780/853 Partitions, Violations =        4289
Routed  784/853 Partitions, Violations =        4284
Routed  788/853 Partitions, Violations =        4282
Routed  792/853 Partitions, Violations =        4281
Routed  796/853 Partitions, Violations =        4275
Routed  800/853 Partitions, Violations =        4273
Routed  804/853 Partitions, Violations =        4280
Routed  808/853 Partitions, Violations =        4261
Routed  812/853 Partitions, Violations =        4255
Routed  816/853 Partitions, Violations =        4251
Routed  820/853 Partitions, Violations =        4234
Routed  824/853 Partitions, Violations =        4226
Routed  828/853 Partitions, Violations =        4217
Routed  832/853 Partitions, Violations =        4203
Routed  836/853 Partitions, Violations =        4196
Routed  840/853 Partitions, Violations =        4192
Routed  844/853 Partitions, Violations =        4188
Routed  848/853 Partitions, Violations =        4195
Routed  852/853 Partitions, Violations =        4182

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4181
        Less than minimum area : 94
        Internal-only types : 4087

[Iter 2] Elapsed real time: 0:01:13 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:12 total=0:01:13
[Iter 2] Stage (MB): Used   -9  Alloctr   11  Proc    0 
[Iter 2] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 2 with 853 parts

Start DR iteration 3: non-uniform partition
Routed  1/643 Partitions, Violations =  4171
Routed  3/643 Partitions, Violations =  4153
Routed  6/643 Partitions, Violations =  4137
Routed  9/643 Partitions, Violations =  4099
Routed  12/643 Partitions, Violations = 4049
Routed  15/643 Partitions, Violations = 4037
Routed  18/643 Partitions, Violations = 4033
Routed  21/643 Partitions, Violations = 4010
Routed  24/643 Partitions, Violations = 3988
Routed  27/643 Partitions, Violations = 3978
Routed  30/643 Partitions, Violations = 3968
Routed  33/643 Partitions, Violations = 3959
Routed  36/643 Partitions, Violations = 3934
Routed  39/643 Partitions, Violations = 3916
Routed  42/643 Partitions, Violations = 3900
Routed  45/643 Partitions, Violations = 3891
Routed  48/643 Partitions, Violations = 3879
Routed  51/643 Partitions, Violations = 3872
Routed  54/643 Partitions, Violations = 3859
Routed  57/643 Partitions, Violations = 3857
Routed  60/643 Partitions, Violations = 3849
Routed  63/643 Partitions, Violations = 3841
Routed  66/643 Partitions, Violations = 3829
Routed  69/643 Partitions, Violations = 3813
Routed  72/643 Partitions, Violations = 3804
Routed  75/643 Partitions, Violations = 3791
Routed  78/643 Partitions, Violations = 3784
Routed  81/643 Partitions, Violations = 3780
Routed  84/643 Partitions, Violations = 3768
Routed  87/643 Partitions, Violations = 3753
Routed  90/643 Partitions, Violations = 3745
Routed  93/643 Partitions, Violations = 3720
Routed  96/643 Partitions, Violations = 3704
Routed  99/643 Partitions, Violations = 3700
Routed  102/643 Partitions, Violations =        3676
Routed  105/643 Partitions, Violations =        3675
Routed  108/643 Partitions, Violations =        3671
Routed  111/643 Partitions, Violations =        3675
Routed  114/643 Partitions, Violations =        3657
Routed  117/643 Partitions, Violations =        3656
Routed  120/643 Partitions, Violations =        3643
Routed  123/643 Partitions, Violations =        3637
Routed  126/643 Partitions, Violations =        3623
Routed  129/643 Partitions, Violations =        3602
Routed  132/643 Partitions, Violations =        3593
Routed  135/643 Partitions, Violations =        3588
Routed  138/643 Partitions, Violations =        3574
Routed  141/643 Partitions, Violations =        3571
Routed  144/643 Partitions, Violations =        3561
Routed  147/643 Partitions, Violations =        3543
Routed  150/643 Partitions, Violations =        3523
Routed  153/643 Partitions, Violations =        3513
Routed  156/643 Partitions, Violations =        3503
Routed  159/643 Partitions, Violations =        3490
Routed  162/643 Partitions, Violations =        3470
Routed  165/643 Partitions, Violations =        3464
Routed  168/643 Partitions, Violations =        3453
Routed  171/643 Partitions, Violations =        3447
Routed  174/643 Partitions, Violations =        3440
Routed  177/643 Partitions, Violations =        3441
Routed  180/643 Partitions, Violations =        3428
Routed  183/643 Partitions, Violations =        3416
Routed  186/643 Partitions, Violations =        3408
Routed  189/643 Partitions, Violations =        3400
Routed  192/643 Partitions, Violations =        3400
Routed  195/643 Partitions, Violations =        3396
Routed  198/643 Partitions, Violations =        3390
Routed  201/643 Partitions, Violations =        3378
Routed  204/643 Partitions, Violations =        3378
Routed  207/643 Partitions, Violations =        3367
Routed  210/643 Partitions, Violations =        3360
Routed  213/643 Partitions, Violations =        3348
Routed  216/643 Partitions, Violations =        3350
Routed  219/643 Partitions, Violations =        3349
Routed  222/643 Partitions, Violations =        3345
Routed  225/643 Partitions, Violations =        3337
Routed  228/643 Partitions, Violations =        3341
Routed  231/643 Partitions, Violations =        3337
Routed  234/643 Partitions, Violations =        3330
Routed  237/643 Partitions, Violations =        3333
Routed  240/643 Partitions, Violations =        3329
Routed  243/643 Partitions, Violations =        3329
Routed  246/643 Partitions, Violations =        3326
Routed  249/643 Partitions, Violations =        3324
Routed  252/643 Partitions, Violations =        3322
Routed  255/643 Partitions, Violations =        3314
Routed  258/643 Partitions, Violations =        3308
Routed  261/643 Partitions, Violations =        3313
Routed  264/643 Partitions, Violations =        3315
Routed  267/643 Partitions, Violations =        3313
Routed  270/643 Partitions, Violations =        3293
Routed  273/643 Partitions, Violations =        3293
Routed  276/643 Partitions, Violations =        3295
Routed  279/643 Partitions, Violations =        3291
Routed  282/643 Partitions, Violations =        3285
Routed  285/643 Partitions, Violations =        3278
Routed  288/643 Partitions, Violations =        3279
Routed  291/643 Partitions, Violations =        3282
Routed  294/643 Partitions, Violations =        3285
Routed  297/643 Partitions, Violations =        3278
Routed  300/643 Partitions, Violations =        3271
Routed  303/643 Partitions, Violations =        3271
Routed  306/643 Partitions, Violations =        3272
Routed  309/643 Partitions, Violations =        3269
Routed  312/643 Partitions, Violations =        3253
Routed  315/643 Partitions, Violations =        3259
Routed  318/643 Partitions, Violations =        3254
Routed  321/643 Partitions, Violations =        3248
Routed  324/643 Partitions, Violations =        3242
Routed  327/643 Partitions, Violations =        3241
Routed  330/643 Partitions, Violations =        3235
Routed  333/643 Partitions, Violations =        3225
Routed  336/643 Partitions, Violations =        3227
Routed  339/643 Partitions, Violations =        3221
Routed  342/643 Partitions, Violations =        3217
Routed  345/643 Partitions, Violations =        3216
Routed  348/643 Partitions, Violations =        3215
Routed  351/643 Partitions, Violations =        3202
Routed  354/643 Partitions, Violations =        3195
Routed  357/643 Partitions, Violations =        3194
Routed  360/643 Partitions, Violations =        3196
Routed  363/643 Partitions, Violations =        3196
Routed  366/643 Partitions, Violations =        3184
Routed  369/643 Partitions, Violations =        3180
Routed  372/643 Partitions, Violations =        3184
Routed  375/643 Partitions, Violations =        3185
Routed  378/643 Partitions, Violations =        3175
Routed  381/643 Partitions, Violations =        3179
Routed  384/643 Partitions, Violations =        3169
Routed  387/643 Partitions, Violations =        3161
Routed  390/643 Partitions, Violations =        3158
Routed  393/643 Partitions, Violations =        3150
Routed  396/643 Partitions, Violations =        3140
Routed  399/643 Partitions, Violations =        3144
Routed  402/643 Partitions, Violations =        3141
Routed  405/643 Partitions, Violations =        3137
Routed  408/643 Partitions, Violations =        3123
Routed  411/643 Partitions, Violations =        3126
Routed  414/643 Partitions, Violations =        3124
Routed  417/643 Partitions, Violations =        3119
Routed  420/643 Partitions, Violations =        3114
Routed  423/643 Partitions, Violations =        3115
Routed  426/643 Partitions, Violations =        3115
Routed  429/643 Partitions, Violations =        3110
Routed  432/643 Partitions, Violations =        3110
Routed  435/643 Partitions, Violations =        3102
Routed  438/643 Partitions, Violations =        3099
Routed  441/643 Partitions, Violations =        3092
Routed  444/643 Partitions, Violations =        3080
Routed  447/643 Partitions, Violations =        3078
Routed  450/643 Partitions, Violations =        3074
Routed  453/643 Partitions, Violations =        3069
Routed  456/643 Partitions, Violations =        3072
Routed  459/643 Partitions, Violations =        3067
Routed  462/643 Partitions, Violations =        3063
Routed  465/643 Partitions, Violations =        3052
Routed  468/643 Partitions, Violations =        3051
Routed  471/643 Partitions, Violations =        3051
Routed  474/643 Partitions, Violations =        3055
Routed  477/643 Partitions, Violations =        3048
Routed  480/643 Partitions, Violations =        3048
Routed  483/643 Partitions, Violations =        3034
Routed  486/643 Partitions, Violations =        3033
Routed  489/643 Partitions, Violations =        3021
Routed  492/643 Partitions, Violations =        3016
Routed  495/643 Partitions, Violations =        3013
Routed  498/643 Partitions, Violations =        3016
Routed  501/643 Partitions, Violations =        3010
Routed  504/643 Partitions, Violations =        3011
Routed  507/643 Partitions, Violations =        3009
Routed  510/643 Partitions, Violations =        3003
Routed  513/643 Partitions, Violations =        3003
Routed  516/643 Partitions, Violations =        2997
Routed  519/643 Partitions, Violations =        2990
Routed  522/643 Partitions, Violations =        2987
Routed  525/643 Partitions, Violations =        2987
Routed  528/643 Partitions, Violations =        2984
Routed  531/643 Partitions, Violations =        2974
Routed  534/643 Partitions, Violations =        2962
Routed  537/643 Partitions, Violations =        2957
Routed  540/643 Partitions, Violations =        2950
Routed  543/643 Partitions, Violations =        2934
Routed  546/643 Partitions, Violations =        2934
Routed  549/643 Partitions, Violations =        2925
Routed  552/643 Partitions, Violations =        2926
Routed  555/643 Partitions, Violations =        2915
Routed  558/643 Partitions, Violations =        2916
Routed  561/643 Partitions, Violations =        2919
Routed  564/643 Partitions, Violations =        2915
Routed  567/643 Partitions, Violations =        2915
Routed  570/643 Partitions, Violations =        2909
Routed  573/643 Partitions, Violations =        2903
Routed  576/643 Partitions, Violations =        2905
Routed  579/643 Partitions, Violations =        2895
Routed  582/643 Partitions, Violations =        2887
Routed  585/643 Partitions, Violations =        2884
Routed  588/643 Partitions, Violations =        2886
Routed  591/643 Partitions, Violations =        2886
Routed  594/643 Partitions, Violations =        2877
Routed  597/643 Partitions, Violations =        2866
Routed  600/643 Partitions, Violations =        2862
Routed  603/643 Partitions, Violations =        2862
Routed  606/643 Partitions, Violations =        2860
Routed  609/643 Partitions, Violations =        2860
Routed  612/643 Partitions, Violations =        2863
Routed  615/643 Partitions, Violations =        2863
Routed  618/643 Partitions, Violations =        2863
Routed  621/643 Partitions, Violations =        2864
Routed  624/643 Partitions, Violations =        2865
Routed  627/643 Partitions, Violations =        2860
Routed  630/643 Partitions, Violations =        2862
Routed  633/643 Partitions, Violations =        2864
Routed  636/643 Partitions, Violations =        2861
Routed  639/643 Partitions, Violations =        2865
Routed  642/643 Partitions, Violations =        2865

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2864
        Less than minimum area : 83
        Internal-only types : 2781

[Iter 3] Elapsed real time: 0:01:27 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:01:26 total=0:01:27
[Iter 3] Stage (MB): Used   -9  Alloctr   11  Proc    0 
[Iter 3] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 3 with 643 parts

Start DR iteration 4: non-uniform partition
Routed  1/524 Partitions, Violations =  2854
Routed  2/524 Partitions, Violations =  2848
Routed  4/524 Partitions, Violations =  2834
Routed  6/524 Partitions, Violations =  2808
Routed  8/524 Partitions, Violations =  2801
Routed  10/524 Partitions, Violations = 2790
Routed  12/524 Partitions, Violations = 2765
Routed  14/524 Partitions, Violations = 2757
Routed  16/524 Partitions, Violations = 2746
Routed  18/524 Partitions, Violations = 2737
Routed  20/524 Partitions, Violations = 2729
Routed  22/524 Partitions, Violations = 2725
Routed  24/524 Partitions, Violations = 2711
Routed  26/524 Partitions, Violations = 2703
Routed  28/524 Partitions, Violations = 2702
Routed  30/524 Partitions, Violations = 2686
Routed  32/524 Partitions, Violations = 2676
Routed  34/524 Partitions, Violations = 2655
Routed  36/524 Partitions, Violations = 2648
Routed  38/524 Partitions, Violations = 2647
Routed  40/524 Partitions, Violations = 2640
Routed  42/524 Partitions, Violations = 2640
Routed  44/524 Partitions, Violations = 2626
Routed  46/524 Partitions, Violations = 2626
Routed  48/524 Partitions, Violations = 2623
Routed  50/524 Partitions, Violations = 2620
Routed  52/524 Partitions, Violations = 2622
Routed  54/524 Partitions, Violations = 2620
Routed  56/524 Partitions, Violations = 2619
Routed  58/524 Partitions, Violations = 2614
Routed  60/524 Partitions, Violations = 2609
Routed  62/524 Partitions, Violations = 2603
Routed  64/524 Partitions, Violations = 2595
Routed  66/524 Partitions, Violations = 2589
Routed  68/524 Partitions, Violations = 2574
Routed  70/524 Partitions, Violations = 2574
Routed  72/524 Partitions, Violations = 2573
Routed  74/524 Partitions, Violations = 2572
Routed  76/524 Partitions, Violations = 2570
Routed  78/524 Partitions, Violations = 2564
Routed  80/524 Partitions, Violations = 2563
Routed  82/524 Partitions, Violations = 2553
Routed  84/524 Partitions, Violations = 2545
Routed  86/524 Partitions, Violations = 2541
Routed  88/524 Partitions, Violations = 2537
Routed  90/524 Partitions, Violations = 2531
Routed  92/524 Partitions, Violations = 2521
Routed  94/524 Partitions, Violations = 2509
Routed  96/524 Partitions, Violations = 2499
Routed  98/524 Partitions, Violations = 2490
Routed  100/524 Partitions, Violations =        2490
Routed  102/524 Partitions, Violations =        2483
Routed  104/524 Partitions, Violations =        2473
Routed  106/524 Partitions, Violations =        2463
Routed  108/524 Partitions, Violations =        2451
Routed  110/524 Partitions, Violations =        2449
Routed  112/524 Partitions, Violations =        2451
Routed  114/524 Partitions, Violations =        2448
Routed  116/524 Partitions, Violations =        2443
Routed  118/524 Partitions, Violations =        2440
Routed  120/524 Partitions, Violations =        2440
Routed  122/524 Partitions, Violations =        2436
Routed  124/524 Partitions, Violations =        2439
Routed  126/524 Partitions, Violations =        2435
Routed  128/524 Partitions, Violations =        2431
Routed  130/524 Partitions, Violations =        2421
Routed  132/524 Partitions, Violations =        2418
Routed  134/524 Partitions, Violations =        2418
Routed  136/524 Partitions, Violations =        2408
Routed  138/524 Partitions, Violations =        2402
Routed  140/524 Partitions, Violations =        2407
Routed  142/524 Partitions, Violations =        2404
Routed  144/524 Partitions, Violations =        2400
Routed  146/524 Partitions, Violations =        2395
Routed  148/524 Partitions, Violations =        2394
Routed  150/524 Partitions, Violations =        2397
Routed  152/524 Partitions, Violations =        2397
Routed  154/524 Partitions, Violations =        2398
Routed  156/524 Partitions, Violations =        2394
Routed  158/524 Partitions, Violations =        2391
Routed  160/524 Partitions, Violations =        2385
Routed  162/524 Partitions, Violations =        2389
Routed  164/524 Partitions, Violations =        2387
Routed  166/524 Partitions, Violations =        2388
Routed  168/524 Partitions, Violations =        2388
Routed  170/524 Partitions, Violations =        2390
Routed  172/524 Partitions, Violations =        2390
Routed  174/524 Partitions, Violations =        2390
Routed  176/524 Partitions, Violations =        2386
Routed  178/524 Partitions, Violations =        2377
Routed  180/524 Partitions, Violations =        2377
Routed  182/524 Partitions, Violations =        2375
Routed  184/524 Partitions, Violations =        2371
Routed  186/524 Partitions, Violations =        2367
Routed  188/524 Partitions, Violations =        2367
Routed  190/524 Partitions, Violations =        2366
Routed  192/524 Partitions, Violations =        2364
Routed  194/524 Partitions, Violations =        2364
Routed  196/524 Partitions, Violations =        2360
Routed  198/524 Partitions, Violations =        2352
Routed  200/524 Partitions, Violations =        2350
Routed  202/524 Partitions, Violations =        2348
Routed  204/524 Partitions, Violations =        2350
Routed  206/524 Partitions, Violations =        2351
Routed  208/524 Partitions, Violations =        2347
Routed  210/524 Partitions, Violations =        2347
Routed  212/524 Partitions, Violations =        2339
Routed  214/524 Partitions, Violations =        2339
Routed  216/524 Partitions, Violations =        2335
Routed  218/524 Partitions, Violations =        2333
Routed  220/524 Partitions, Violations =        2333
Routed  222/524 Partitions, Violations =        2325
Routed  224/524 Partitions, Violations =        2328
Routed  226/524 Partitions, Violations =        2320
Routed  228/524 Partitions, Violations =        2312
Routed  230/524 Partitions, Violations =        2318
Routed  232/524 Partitions, Violations =        2306
Routed  234/524 Partitions, Violations =        2304
Routed  236/524 Partitions, Violations =        2307
Routed  238/524 Partitions, Violations =        2304
Routed  240/524 Partitions, Violations =        2304
Routed  242/524 Partitions, Violations =        2301
Routed  244/524 Partitions, Violations =        2299
Routed  246/524 Partitions, Violations =        2299
Routed  248/524 Partitions, Violations =        2291
Routed  250/524 Partitions, Violations =        2291
Routed  252/524 Partitions, Violations =        2295
Routed  254/524 Partitions, Violations =        2294
Routed  256/524 Partitions, Violations =        2289
Routed  258/524 Partitions, Violations =        2284
Routed  260/524 Partitions, Violations =        2280
Routed  262/524 Partitions, Violations =        2278
Routed  264/524 Partitions, Violations =        2276
Routed  266/524 Partitions, Violations =        2276
Routed  268/524 Partitions, Violations =        2274
Routed  270/524 Partitions, Violations =        2272
Routed  272/524 Partitions, Violations =        2274
Routed  274/524 Partitions, Violations =        2273
Routed  276/524 Partitions, Violations =        2267
Routed  278/524 Partitions, Violations =        2267
Routed  280/524 Partitions, Violations =        2265
Routed  282/524 Partitions, Violations =        2265
Routed  284/524 Partitions, Violations =        2268
Routed  286/524 Partitions, Violations =        2268
Routed  288/524 Partitions, Violations =        2268
Routed  290/524 Partitions, Violations =        2265
Routed  292/524 Partitions, Violations =        2262
Routed  294/524 Partitions, Violations =        2262
Routed  296/524 Partitions, Violations =        2258
Routed  298/524 Partitions, Violations =        2254
Routed  300/524 Partitions, Violations =        2250
Routed  302/524 Partitions, Violations =        2247
Routed  304/524 Partitions, Violations =        2228
Routed  306/524 Partitions, Violations =        2225
Routed  308/524 Partitions, Violations =        2226
Routed  310/524 Partitions, Violations =        2223
Routed  312/524 Partitions, Violations =        2220
Routed  314/524 Partitions, Violations =        2220
Routed  316/524 Partitions, Violations =        2226
Routed  318/524 Partitions, Violations =        2225
Routed  320/524 Partitions, Violations =        2219
Routed  322/524 Partitions, Violations =        2217
Routed  324/524 Partitions, Violations =        2217
Routed  326/524 Partitions, Violations =        2216
Routed  328/524 Partitions, Violations =        2217
Routed  330/524 Partitions, Violations =        2216
Routed  332/524 Partitions, Violations =        2206
Routed  334/524 Partitions, Violations =        2204
Routed  336/524 Partitions, Violations =        2203
Routed  338/524 Partitions, Violations =        2201
Routed  340/524 Partitions, Violations =        2197
Routed  342/524 Partitions, Violations =        2197
Routed  344/524 Partitions, Violations =        2195
Routed  346/524 Partitions, Violations =        2191
Routed  348/524 Partitions, Violations =        2186
Routed  350/524 Partitions, Violations =        2184
Routed  352/524 Partitions, Violations =        2184
Routed  354/524 Partitions, Violations =        2181
Routed  356/524 Partitions, Violations =        2179
Routed  358/524 Partitions, Violations =        2183
Routed  360/524 Partitions, Violations =        2185
Routed  362/524 Partitions, Violations =        2185
Routed  364/524 Partitions, Violations =        2185
Routed  366/524 Partitions, Violations =        2185
Routed  368/524 Partitions, Violations =        2185
Routed  370/524 Partitions, Violations =        2185
Routed  372/524 Partitions, Violations =        2183
Routed  374/524 Partitions, Violations =        2181
Routed  376/524 Partitions, Violations =        2181
Routed  378/524 Partitions, Violations =        2174
Routed  380/524 Partitions, Violations =        2170
Routed  382/524 Partitions, Violations =        2173
Routed  384/524 Partitions, Violations =        2173
Routed  386/524 Partitions, Violations =        2173
Routed  388/524 Partitions, Violations =        2171
Routed  390/524 Partitions, Violations =        2165
Routed  392/524 Partitions, Violations =        2166
Routed  394/524 Partitions, Violations =        2164
Routed  396/524 Partitions, Violations =        2166
Routed  398/524 Partitions, Violations =        2166
Routed  400/524 Partitions, Violations =        2162
Routed  402/524 Partitions, Violations =        2164
Routed  404/524 Partitions, Violations =        2164
Routed  406/524 Partitions, Violations =        2162
Routed  408/524 Partitions, Violations =        2154
Routed  410/524 Partitions, Violations =        2155
Routed  412/524 Partitions, Violations =        2157
Routed  414/524 Partitions, Violations =        2153
Routed  416/524 Partitions, Violations =        2151
Routed  418/524 Partitions, Violations =        2148
Routed  420/524 Partitions, Violations =        2146
Routed  422/524 Partitions, Violations =        2144
Routed  424/524 Partitions, Violations =        2141
Routed  426/524 Partitions, Violations =        2141
Routed  428/524 Partitions, Violations =        2142
Routed  430/524 Partitions, Violations =        2138
Routed  432/524 Partitions, Violations =        2140
Routed  434/524 Partitions, Violations =        2136
Routed  436/524 Partitions, Violations =        2136
Routed  438/524 Partitions, Violations =        2136
Routed  440/524 Partitions, Violations =        2129
Routed  442/524 Partitions, Violations =        2129
Routed  444/524 Partitions, Violations =        2128
Routed  446/524 Partitions, Violations =        2124
Routed  448/524 Partitions, Violations =        2121
Routed  450/524 Partitions, Violations =        2119
Routed  452/524 Partitions, Violations =        2117
Routed  454/524 Partitions, Violations =        2116
Routed  456/524 Partitions, Violations =        2116
Routed  458/524 Partitions, Violations =        2116
Routed  460/524 Partitions, Violations =        2110
Routed  462/524 Partitions, Violations =        2113
Routed  464/524 Partitions, Violations =        2107
Routed  466/524 Partitions, Violations =        2108
Routed  468/524 Partitions, Violations =        2108
Routed  470/524 Partitions, Violations =        2108
Routed  472/524 Partitions, Violations =        2104
Routed  474/524 Partitions, Violations =        2101
Routed  476/524 Partitions, Violations =        2101
Routed  478/524 Partitions, Violations =        2101
Routed  480/524 Partitions, Violations =        2099
Routed  482/524 Partitions, Violations =        2093
Routed  484/524 Partitions, Violations =        2094
Routed  486/524 Partitions, Violations =        2092
Routed  488/524 Partitions, Violations =        2091
Routed  490/524 Partitions, Violations =        2084
Routed  492/524 Partitions, Violations =        2081
Routed  494/524 Partitions, Violations =        2082
Routed  496/524 Partitions, Violations =        2084
Routed  498/524 Partitions, Violations =        2084
Routed  500/524 Partitions, Violations =        2086
Routed  502/524 Partitions, Violations =        2089
Routed  504/524 Partitions, Violations =        2092
Routed  506/524 Partitions, Violations =        2094
Routed  508/524 Partitions, Violations =        2093
Routed  510/524 Partitions, Violations =        2094
Routed  512/524 Partitions, Violations =        2094
Routed  514/524 Partitions, Violations =        2094
Routed  516/524 Partitions, Violations =        2093
Routed  518/524 Partitions, Violations =        2095
Routed  520/524 Partitions, Violations =        2093
Routed  522/524 Partitions, Violations =        2090
Routed  524/524 Partitions, Violations =        2092

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2092
        Less than minimum area : 77
        Internal-only types : 2015

[Iter 4] Elapsed real time: 0:01:39 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:01:38 total=0:01:39
[Iter 4] Stage (MB): Used   -9  Alloctr   11  Proc    0 
[Iter 4] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 4 with 524 parts

Start DR iteration 5: non-uniform partition
Routed  1/439 Partitions, Violations =  2090
Routed  2/439 Partitions, Violations =  2092
Routed  4/439 Partitions, Violations =  2092
Routed  6/439 Partitions, Violations =  2080
Routed  8/439 Partitions, Violations =  2068
Routed  10/439 Partitions, Violations = 2064
Routed  12/439 Partitions, Violations = 2060
Routed  14/439 Partitions, Violations = 2040
Routed  16/439 Partitions, Violations = 2040
Routed  18/439 Partitions, Violations = 2027
Routed  20/439 Partitions, Violations = 2023
Routed  22/439 Partitions, Violations = 2017
Routed  24/439 Partitions, Violations = 2011
Routed  26/439 Partitions, Violations = 2013
Routed  28/439 Partitions, Violations = 2007
Routed  30/439 Partitions, Violations = 2003
Routed  32/439 Partitions, Violations = 2001
Routed  34/439 Partitions, Violations = 1999
Routed  36/439 Partitions, Violations = 2003
Routed  38/439 Partitions, Violations = 1991
Routed  40/439 Partitions, Violations = 1994
Routed  42/439 Partitions, Violations = 1994
Routed  44/439 Partitions, Violations = 1993
Routed  46/439 Partitions, Violations = 1979
Routed  48/439 Partitions, Violations = 1974
Routed  50/439 Partitions, Violations = 1961
Routed  52/439 Partitions, Violations = 1958
Routed  54/439 Partitions, Violations = 1954
Routed  56/439 Partitions, Violations = 1944
Routed  58/439 Partitions, Violations = 1942
Routed  60/439 Partitions, Violations = 1934
Routed  62/439 Partitions, Violations = 1928
Routed  64/439 Partitions, Violations = 1928
Routed  66/439 Partitions, Violations = 1924
Routed  68/439 Partitions, Violations = 1928
Routed  70/439 Partitions, Violations = 1916
Routed  72/439 Partitions, Violations = 1906
Routed  74/439 Partitions, Violations = 1893
Routed  76/439 Partitions, Violations = 1894
Routed  78/439 Partitions, Violations = 1889
Routed  80/439 Partitions, Violations = 1879
Routed  82/439 Partitions, Violations = 1871
Routed  84/439 Partitions, Violations = 1868
Routed  86/439 Partitions, Violations = 1866
Routed  88/439 Partitions, Violations = 1864
Routed  90/439 Partitions, Violations = 1863
Routed  92/439 Partitions, Violations = 1853
Routed  94/439 Partitions, Violations = 1852
Routed  96/439 Partitions, Violations = 1855
Routed  98/439 Partitions, Violations = 1857
Routed  100/439 Partitions, Violations =        1855
Routed  102/439 Partitions, Violations =        1857
Routed  104/439 Partitions, Violations =        1857
Routed  106/439 Partitions, Violations =        1851
Routed  108/439 Partitions, Violations =        1847
Routed  110/439 Partitions, Violations =        1844
Routed  112/439 Partitions, Violations =        1844
Routed  114/439 Partitions, Violations =        1844
Routed  116/439 Partitions, Violations =        1843
Routed  118/439 Partitions, Violations =        1840
Routed  120/439 Partitions, Violations =        1840
Routed  122/439 Partitions, Violations =        1842
Routed  124/439 Partitions, Violations =        1846
Routed  126/439 Partitions, Violations =        1846
Routed  128/439 Partitions, Violations =        1844
Routed  130/439 Partitions, Violations =        1844
Routed  132/439 Partitions, Violations =        1842
Routed  134/439 Partitions, Violations =        1838
Routed  136/439 Partitions, Violations =        1828
Routed  138/439 Partitions, Violations =        1827
Routed  140/439 Partitions, Violations =        1827
Routed  142/439 Partitions, Violations =        1825
Routed  144/439 Partitions, Violations =        1816
Routed  146/439 Partitions, Violations =        1817
Routed  148/439 Partitions, Violations =        1810
Routed  150/439 Partitions, Violations =        1806
Routed  152/439 Partitions, Violations =        1806
Routed  154/439 Partitions, Violations =        1806
Routed  156/439 Partitions, Violations =        1800
Routed  158/439 Partitions, Violations =        1800
Routed  160/439 Partitions, Violations =        1800
Routed  162/439 Partitions, Violations =        1795
Routed  164/439 Partitions, Violations =        1788
Routed  166/439 Partitions, Violations =        1786
Routed  168/439 Partitions, Violations =        1791
Routed  170/439 Partitions, Violations =        1789
Routed  172/439 Partitions, Violations =        1780
Routed  174/439 Partitions, Violations =        1773
Routed  176/439 Partitions, Violations =        1774
Routed  178/439 Partitions, Violations =        1772
Routed  180/439 Partitions, Violations =        1769
Routed  182/439 Partitions, Violations =        1769
Routed  184/439 Partitions, Violations =        1765
Routed  186/439 Partitions, Violations =        1762
Routed  188/439 Partitions, Violations =        1762
Routed  190/439 Partitions, Violations =        1762
Routed  192/439 Partitions, Violations =        1761
Routed  194/439 Partitions, Violations =        1759
Routed  196/439 Partitions, Violations =        1753
Routed  198/439 Partitions, Violations =        1751
Routed  200/439 Partitions, Violations =        1755
Routed  202/439 Partitions, Violations =        1754
Routed  204/439 Partitions, Violations =        1752
Routed  206/439 Partitions, Violations =        1746
Routed  208/439 Partitions, Violations =        1746
Routed  210/439 Partitions, Violations =        1745
Routed  212/439 Partitions, Violations =        1748
Routed  214/439 Partitions, Violations =        1748
Routed  216/439 Partitions, Violations =        1748
Routed  218/439 Partitions, Violations =        1748
Routed  220/439 Partitions, Violations =        1748
Routed  222/439 Partitions, Violations =        1740
Routed  224/439 Partitions, Violations =        1738
Routed  226/439 Partitions, Violations =        1738
Routed  228/439 Partitions, Violations =        1743
Routed  230/439 Partitions, Violations =        1743
Routed  232/439 Partitions, Violations =        1743
Routed  234/439 Partitions, Violations =        1741
Routed  236/439 Partitions, Violations =        1741
Routed  238/439 Partitions, Violations =        1741
Routed  240/439 Partitions, Violations =        1734
Routed  242/439 Partitions, Violations =        1730
Routed  244/439 Partitions, Violations =        1730
Routed  246/439 Partitions, Violations =        1730
Routed  248/439 Partitions, Violations =        1727
Routed  250/439 Partitions, Violations =        1726
Routed  252/439 Partitions, Violations =        1724
Routed  254/439 Partitions, Violations =        1718
Routed  256/439 Partitions, Violations =        1714
Routed  258/439 Partitions, Violations =        1710
Routed  260/439 Partitions, Violations =        1710
Routed  262/439 Partitions, Violations =        1706
Routed  264/439 Partitions, Violations =        1704
Routed  266/439 Partitions, Violations =        1699
Routed  268/439 Partitions, Violations =        1690
Routed  270/439 Partitions, Violations =        1686
Routed  272/439 Partitions, Violations =        1686
Routed  274/439 Partitions, Violations =        1687
Routed  276/439 Partitions, Violations =        1685
Routed  278/439 Partitions, Violations =        1685
Routed  280/439 Partitions, Violations =        1685
Routed  282/439 Partitions, Violations =        1681
Routed  284/439 Partitions, Violations =        1685
Routed  286/439 Partitions, Violations =        1685
Routed  288/439 Partitions, Violations =        1680
Routed  290/439 Partitions, Violations =        1682
Routed  292/439 Partitions, Violations =        1683
Routed  294/439 Partitions, Violations =        1681
Routed  296/439 Partitions, Violations =        1680
Routed  298/439 Partitions, Violations =        1678
Routed  300/439 Partitions, Violations =        1678
Routed  302/439 Partitions, Violations =        1676
Routed  304/439 Partitions, Violations =        1675
Routed  306/439 Partitions, Violations =        1675
Routed  308/439 Partitions, Violations =        1673
Routed  310/439 Partitions, Violations =        1673
Routed  312/439 Partitions, Violations =        1672
Routed  314/439 Partitions, Violations =        1660
Routed  316/439 Partitions, Violations =        1662
Routed  318/439 Partitions, Violations =        1659
Routed  320/439 Partitions, Violations =        1652
Routed  322/439 Partitions, Violations =        1648
Routed  324/439 Partitions, Violations =        1650
Routed  326/439 Partitions, Violations =        1646
Routed  328/439 Partitions, Violations =        1646
Routed  330/439 Partitions, Violations =        1640
Routed  332/439 Partitions, Violations =        1642
Routed  334/439 Partitions, Violations =        1642
Routed  336/439 Partitions, Violations =        1644
Routed  338/439 Partitions, Violations =        1645
Routed  340/439 Partitions, Violations =        1647
Routed  342/439 Partitions, Violations =        1641
Routed  344/439 Partitions, Violations =        1635
Routed  346/439 Partitions, Violations =        1640
Routed  348/439 Partitions, Violations =        1641
Routed  350/439 Partitions, Violations =        1641
Routed  352/439 Partitions, Violations =        1635
Routed  354/439 Partitions, Violations =        1626
Routed  356/439 Partitions, Violations =        1622
Routed  358/439 Partitions, Violations =        1622
Routed  360/439 Partitions, Violations =        1622
Routed  362/439 Partitions, Violations =        1620
Routed  364/439 Partitions, Violations =        1618
Routed  366/439 Partitions, Violations =        1617
Routed  368/439 Partitions, Violations =        1613
Routed  370/439 Partitions, Violations =        1612
Routed  372/439 Partitions, Violations =        1602
Routed  374/439 Partitions, Violations =        1604
Routed  376/439 Partitions, Violations =        1608
Routed  378/439 Partitions, Violations =        1602
Routed  380/439 Partitions, Violations =        1602
Routed  382/439 Partitions, Violations =        1604
Routed  384/439 Partitions, Violations =        1604
Routed  386/439 Partitions, Violations =        1608
Routed  388/439 Partitions, Violations =        1606
Routed  390/439 Partitions, Violations =        1608
Routed  392/439 Partitions, Violations =        1608
Routed  394/439 Partitions, Violations =        1608
Routed  396/439 Partitions, Violations =        1610
Routed  398/439 Partitions, Violations =        1609
Routed  400/439 Partitions, Violations =        1607
Routed  402/439 Partitions, Violations =        1608
Routed  404/439 Partitions, Violations =        1613
Routed  406/439 Partitions, Violations =        1613
Routed  408/439 Partitions, Violations =        1612
Routed  410/439 Partitions, Violations =        1612
Routed  412/439 Partitions, Violations =        1616
Routed  414/439 Partitions, Violations =        1610
Routed  416/439 Partitions, Violations =        1611
Routed  418/439 Partitions, Violations =        1610
Routed  420/439 Partitions, Violations =        1604
Routed  422/439 Partitions, Violations =        1603
Routed  424/439 Partitions, Violations =        1604
Routed  426/439 Partitions, Violations =        1601
Routed  428/439 Partitions, Violations =        1602
Routed  430/439 Partitions, Violations =        1598
Routed  432/439 Partitions, Violations =        1599
Routed  434/439 Partitions, Violations =        1601
Routed  436/439 Partitions, Violations =        1601
Routed  438/439 Partitions, Violations =        1603

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1604
        Less than minimum area : 69
        Internal-only types : 1535

[Iter 5] Elapsed real time: 0:01:50 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:01:48 total=0:01:50
[Iter 5] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 5] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 5 with 439 parts

Start DR iteration 6: non-uniform partition
Routed  1/361 Partitions, Violations =  1601
Routed  2/361 Partitions, Violations =  1599
Routed  3/361 Partitions, Violations =  1599
Routed  4/361 Partitions, Violations =  1597
Routed  5/361 Partitions, Violations =  1591
Routed  6/361 Partitions, Violations =  1595
Routed  7/361 Partitions, Violations =  1595
Routed  8/361 Partitions, Violations =  1594
Routed  9/361 Partitions, Violations =  1590
Routed  10/361 Partitions, Violations = 1588
Routed  11/361 Partitions, Violations = 1587
Routed  12/361 Partitions, Violations = 1585
Routed  13/361 Partitions, Violations = 1581
Routed  14/361 Partitions, Violations = 1581
Routed  15/361 Partitions, Violations = 1581
Routed  16/361 Partitions, Violations = 1581
Routed  17/361 Partitions, Violations = 1581
Routed  18/361 Partitions, Violations = 1577
Routed  19/361 Partitions, Violations = 1575
Routed  20/361 Partitions, Violations = 1565
Routed  21/361 Partitions, Violations = 1568
Routed  22/361 Partitions, Violations = 1566
Routed  23/361 Partitions, Violations = 1567
Routed  24/361 Partitions, Violations = 1563
Routed  25/361 Partitions, Violations = 1557
Routed  26/361 Partitions, Violations = 1553
Routed  27/361 Partitions, Violations = 1549
Routed  28/361 Partitions, Violations = 1542
Routed  29/361 Partitions, Violations = 1542
Routed  30/361 Partitions, Violations = 1542
Routed  31/361 Partitions, Violations = 1540
Routed  32/361 Partitions, Violations = 1540
Routed  33/361 Partitions, Violations = 1544
Routed  34/361 Partitions, Violations = 1545
Routed  35/361 Partitions, Violations = 1543
Routed  36/361 Partitions, Violations = 1537
Routed  37/361 Partitions, Violations = 1531
Routed  38/361 Partitions, Violations = 1525
Routed  39/361 Partitions, Violations = 1523
Routed  40/361 Partitions, Violations = 1516
Routed  41/361 Partitions, Violations = 1514
Routed  42/361 Partitions, Violations = 1514
Routed  43/361 Partitions, Violations = 1510
Routed  44/361 Partitions, Violations = 1509
Routed  45/361 Partitions, Violations = 1505
Routed  46/361 Partitions, Violations = 1504
Routed  47/361 Partitions, Violations = 1503
Routed  48/361 Partitions, Violations = 1502
Routed  49/361 Partitions, Violations = 1504
Routed  50/361 Partitions, Violations = 1504
Routed  51/361 Partitions, Violations = 1500
Routed  52/361 Partitions, Violations = 1500
Routed  53/361 Partitions, Violations = 1501
Routed  54/361 Partitions, Violations = 1495
Routed  55/361 Partitions, Violations = 1496
Routed  56/361 Partitions, Violations = 1491
Routed  57/361 Partitions, Violations = 1489
Routed  58/361 Partitions, Violations = 1487
Routed  59/361 Partitions, Violations = 1475
Routed  60/361 Partitions, Violations = 1477
Routed  61/361 Partitions, Violations = 1475
Routed  62/361 Partitions, Violations = 1469
Routed  63/361 Partitions, Violations = 1465
Routed  64/361 Partitions, Violations = 1463
Routed  65/361 Partitions, Violations = 1464
Routed  66/361 Partitions, Violations = 1461
Routed  67/361 Partitions, Violations = 1457
Routed  68/361 Partitions, Violations = 1452
Routed  69/361 Partitions, Violations = 1452
Routed  70/361 Partitions, Violations = 1448
Routed  71/361 Partitions, Violations = 1445
Routed  72/361 Partitions, Violations = 1446
Routed  73/361 Partitions, Violations = 1447
Routed  74/361 Partitions, Violations = 1447
Routed  75/361 Partitions, Violations = 1447
Routed  76/361 Partitions, Violations = 1445
Routed  77/361 Partitions, Violations = 1443
Routed  78/361 Partitions, Violations = 1443
Routed  79/361 Partitions, Violations = 1443
Routed  80/361 Partitions, Violations = 1437
Routed  81/361 Partitions, Violations = 1438
Routed  82/361 Partitions, Violations = 1438
Routed  83/361 Partitions, Violations = 1436
Routed  84/361 Partitions, Violations = 1436
Routed  85/361 Partitions, Violations = 1438
Routed  86/361 Partitions, Violations = 1438
Routed  87/361 Partitions, Violations = 1438
Routed  88/361 Partitions, Violations = 1440
Routed  89/361 Partitions, Violations = 1440
Routed  90/361 Partitions, Violations = 1440
Routed  91/361 Partitions, Violations = 1440
Routed  92/361 Partitions, Violations = 1440
Routed  93/361 Partitions, Violations = 1438
Routed  94/361 Partitions, Violations = 1438
Routed  95/361 Partitions, Violations = 1438
Routed  96/361 Partitions, Violations = 1438
Routed  97/361 Partitions, Violations = 1438
Routed  98/361 Partitions, Violations = 1436
Routed  99/361 Partitions, Violations = 1436
Routed  100/361 Partitions, Violations =        1434
Routed  101/361 Partitions, Violations =        1432
Routed  102/361 Partitions, Violations =        1432
Routed  103/361 Partitions, Violations =        1432
Routed  104/361 Partitions, Violations =        1432
Routed  105/361 Partitions, Violations =        1432
Routed  106/361 Partitions, Violations =        1432
Routed  107/361 Partitions, Violations =        1434
Routed  108/361 Partitions, Violations =        1433
Routed  109/361 Partitions, Violations =        1431
Routed  110/361 Partitions, Violations =        1435
Routed  111/361 Partitions, Violations =        1435
Routed  112/361 Partitions, Violations =        1433
Routed  113/361 Partitions, Violations =        1434
Routed  114/361 Partitions, Violations =        1430
Routed  115/361 Partitions, Violations =        1430
Routed  116/361 Partitions, Violations =        1430
Routed  117/361 Partitions, Violations =        1430
Routed  118/361 Partitions, Violations =        1430
Routed  119/361 Partitions, Violations =        1430
Routed  120/361 Partitions, Violations =        1429
Routed  121/361 Partitions, Violations =        1429
Routed  122/361 Partitions, Violations =        1429
Routed  123/361 Partitions, Violations =        1429
Routed  124/361 Partitions, Violations =        1429
Routed  125/361 Partitions, Violations =        1429
Routed  126/361 Partitions, Violations =        1428
Routed  127/361 Partitions, Violations =        1428
Routed  128/361 Partitions, Violations =        1426
Routed  129/361 Partitions, Violations =        1426
Routed  130/361 Partitions, Violations =        1422
Routed  131/361 Partitions, Violations =        1423
Routed  132/361 Partitions, Violations =        1423
Routed  133/361 Partitions, Violations =        1423
Routed  134/361 Partitions, Violations =        1424
Routed  135/361 Partitions, Violations =        1425
Routed  136/361 Partitions, Violations =        1425
Routed  137/361 Partitions, Violations =        1427
Routed  138/361 Partitions, Violations =        1425
Routed  139/361 Partitions, Violations =        1426
Routed  140/361 Partitions, Violations =        1424
Routed  141/361 Partitions, Violations =        1426
Routed  142/361 Partitions, Violations =        1426
Routed  143/361 Partitions, Violations =        1428
Routed  144/361 Partitions, Violations =        1427
Routed  145/361 Partitions, Violations =        1427
Routed  146/361 Partitions, Violations =        1427
Routed  147/361 Partitions, Violations =        1427
Routed  148/361 Partitions, Violations =        1425
Routed  149/361 Partitions, Violations =        1427
Routed  150/361 Partitions, Violations =        1430
Routed  151/361 Partitions, Violations =        1430
Routed  152/361 Partitions, Violations =        1428
Routed  153/361 Partitions, Violations =        1428
Routed  154/361 Partitions, Violations =        1422
Routed  155/361 Partitions, Violations =        1420
Routed  156/361 Partitions, Violations =        1420
Routed  157/361 Partitions, Violations =        1422
Routed  158/361 Partitions, Violations =        1425
Routed  159/361 Partitions, Violations =        1425
Routed  160/361 Partitions, Violations =        1425
Routed  161/361 Partitions, Violations =        1425
Routed  162/361 Partitions, Violations =        1425
Routed  163/361 Partitions, Violations =        1427
Routed  164/361 Partitions, Violations =        1427
Routed  165/361 Partitions, Violations =        1431
Routed  166/361 Partitions, Violations =        1434
Routed  167/361 Partitions, Violations =        1436
Routed  168/361 Partitions, Violations =        1436
Routed  169/361 Partitions, Violations =        1437
Routed  170/361 Partitions, Violations =        1437
Routed  171/361 Partitions, Violations =        1433
Routed  172/361 Partitions, Violations =        1433
Routed  173/361 Partitions, Violations =        1433
Routed  174/361 Partitions, Violations =        1431
Routed  175/361 Partitions, Violations =        1429
Routed  176/361 Partitions, Violations =        1429
Routed  177/361 Partitions, Violations =        1431
Routed  178/361 Partitions, Violations =        1429
Routed  179/361 Partitions, Violations =        1429
Routed  180/361 Partitions, Violations =        1431
Routed  181/361 Partitions, Violations =        1426
Routed  182/361 Partitions, Violations =        1429
Routed  183/361 Partitions, Violations =        1433
Routed  184/361 Partitions, Violations =        1431
Routed  185/361 Partitions, Violations =        1431
Routed  186/361 Partitions, Violations =        1431
Routed  187/361 Partitions, Violations =        1431
Routed  188/361 Partitions, Violations =        1431
Routed  189/361 Partitions, Violations =        1431
Routed  190/361 Partitions, Violations =        1429
Routed  191/361 Partitions, Violations =        1429
Routed  192/361 Partitions, Violations =        1431
Routed  193/361 Partitions, Violations =        1429
Routed  194/361 Partitions, Violations =        1429
Routed  195/361 Partitions, Violations =        1429
Routed  196/361 Partitions, Violations =        1425
Routed  197/361 Partitions, Violations =        1423
Routed  198/361 Partitions, Violations =        1425
Routed  199/361 Partitions, Violations =        1425
Routed  200/361 Partitions, Violations =        1425
Routed  201/361 Partitions, Violations =        1425
Routed  202/361 Partitions, Violations =        1423
Routed  203/361 Partitions, Violations =        1421
Routed  204/361 Partitions, Violations =        1423
Routed  205/361 Partitions, Violations =        1415
Routed  206/361 Partitions, Violations =        1415
Routed  207/361 Partitions, Violations =        1415
Routed  208/361 Partitions, Violations =        1413
Routed  209/361 Partitions, Violations =        1409
Routed  210/361 Partitions, Violations =        1403
Routed  211/361 Partitions, Violations =        1403
Routed  212/361 Partitions, Violations =        1405
Routed  213/361 Partitions, Violations =        1407
Routed  214/361 Partitions, Violations =        1407
Routed  215/361 Partitions, Violations =        1409
Routed  216/361 Partitions, Violations =        1409
Routed  217/361 Partitions, Violations =        1409
Routed  218/361 Partitions, Violations =        1411
Routed  219/361 Partitions, Violations =        1411
Routed  220/361 Partitions, Violations =        1411
Routed  221/361 Partitions, Violations =        1407
Routed  222/361 Partitions, Violations =        1401
Routed  223/361 Partitions, Violations =        1401
Routed  224/361 Partitions, Violations =        1399
Routed  225/361 Partitions, Violations =        1399
Routed  226/361 Partitions, Violations =        1397
Routed  227/361 Partitions, Violations =        1395
Routed  228/361 Partitions, Violations =        1387
Routed  229/361 Partitions, Violations =        1383
Routed  230/361 Partitions, Violations =        1377
Routed  231/361 Partitions, Violations =        1377
Routed  232/361 Partitions, Violations =        1377
Routed  233/361 Partitions, Violations =        1378
Routed  234/361 Partitions, Violations =        1376
Routed  235/361 Partitions, Violations =        1374
Routed  236/361 Partitions, Violations =        1374
Routed  237/361 Partitions, Violations =        1374
Routed  238/361 Partitions, Violations =        1374
Routed  239/361 Partitions, Violations =        1374
Routed  240/361 Partitions, Violations =        1374
Routed  241/361 Partitions, Violations =        1374
Routed  242/361 Partitions, Violations =        1372
Routed  243/361 Partitions, Violations =        1370
Routed  244/361 Partitions, Violations =        1370
Routed  245/361 Partitions, Violations =        1372
Routed  246/361 Partitions, Violations =        1372
Routed  247/361 Partitions, Violations =        1377
Routed  248/361 Partitions, Violations =        1379
Routed  249/361 Partitions, Violations =        1377
Routed  250/361 Partitions, Violations =        1379
Routed  251/361 Partitions, Violations =        1379
Routed  252/361 Partitions, Violations =        1377
Routed  253/361 Partitions, Violations =        1377
Routed  254/361 Partitions, Violations =        1381
Routed  255/361 Partitions, Violations =        1381
Routed  256/361 Partitions, Violations =        1381
Routed  257/361 Partitions, Violations =        1377
Routed  258/361 Partitions, Violations =        1373
Routed  259/361 Partitions, Violations =        1375
Routed  260/361 Partitions, Violations =        1375
Routed  261/361 Partitions, Violations =        1375
Routed  262/361 Partitions, Violations =        1375
Routed  263/361 Partitions, Violations =        1381
Routed  264/361 Partitions, Violations =        1381
Routed  265/361 Partitions, Violations =        1381
Routed  266/361 Partitions, Violations =        1381
Routed  267/361 Partitions, Violations =        1377
Routed  268/361 Partitions, Violations =        1375
Routed  269/361 Partitions, Violations =        1372
Routed  270/361 Partitions, Violations =        1372
Routed  271/361 Partitions, Violations =        1370
Routed  272/361 Partitions, Violations =        1367
Routed  273/361 Partitions, Violations =        1367
Routed  274/361 Partitions, Violations =        1369
Routed  275/361 Partitions, Violations =        1369
Routed  276/361 Partitions, Violations =        1368
Routed  277/361 Partitions, Violations =        1366
Routed  278/361 Partitions, Violations =        1367
Routed  279/361 Partitions, Violations =        1365
Routed  280/361 Partitions, Violations =        1361
Routed  281/361 Partitions, Violations =        1359
Routed  282/361 Partitions, Violations =        1359
Routed  283/361 Partitions, Violations =        1359
Routed  284/361 Partitions, Violations =        1357
Routed  285/361 Partitions, Violations =        1354
Routed  286/361 Partitions, Violations =        1354
Routed  287/361 Partitions, Violations =        1355
Routed  288/361 Partitions, Violations =        1355
Routed  289/361 Partitions, Violations =        1355
Routed  290/361 Partitions, Violations =        1355
Routed  291/361 Partitions, Violations =        1353
Routed  292/361 Partitions, Violations =        1354
Routed  293/361 Partitions, Violations =        1352
Routed  294/361 Partitions, Violations =        1352
Routed  295/361 Partitions, Violations =        1352
Routed  296/361 Partitions, Violations =        1348
Routed  297/361 Partitions, Violations =        1346
Routed  298/361 Partitions, Violations =        1344
Routed  299/361 Partitions, Violations =        1342
Routed  300/361 Partitions, Violations =        1342
Routed  301/361 Partitions, Violations =        1343
Routed  302/361 Partitions, Violations =        1339
Routed  303/361 Partitions, Violations =        1339
Routed  304/361 Partitions, Violations =        1337
Routed  305/361 Partitions, Violations =        1335
Routed  306/361 Partitions, Violations =        1335
Routed  307/361 Partitions, Violations =        1335
Routed  308/361 Partitions, Violations =        1335
Routed  309/361 Partitions, Violations =        1337
Routed  310/361 Partitions, Violations =        1340
Routed  311/361 Partitions, Violations =        1341
Routed  312/361 Partitions, Violations =        1341
Routed  313/361 Partitions, Violations =        1341
Routed  314/361 Partitions, Violations =        1342
Routed  315/361 Partitions, Violations =        1343
Routed  316/361 Partitions, Violations =        1339
Routed  317/361 Partitions, Violations =        1337
Routed  318/361 Partitions, Violations =        1337
Routed  319/361 Partitions, Violations =        1339
Routed  320/361 Partitions, Violations =        1337
Routed  321/361 Partitions, Violations =        1337
Routed  322/361 Partitions, Violations =        1337
Routed  323/361 Partitions, Violations =        1337
Routed  324/361 Partitions, Violations =        1336
Routed  325/361 Partitions, Violations =        1335
Routed  326/361 Partitions, Violations =        1334
Routed  327/361 Partitions, Violations =        1335
Routed  328/361 Partitions, Violations =        1335
Routed  329/361 Partitions, Violations =        1336
Routed  330/361 Partitions, Violations =        1334
Routed  331/361 Partitions, Violations =        1335
Routed  332/361 Partitions, Violations =        1336
Routed  333/361 Partitions, Violations =        1335
Routed  334/361 Partitions, Violations =        1335
Routed  335/361 Partitions, Violations =        1335
Routed  336/361 Partitions, Violations =        1335
Routed  337/361 Partitions, Violations =        1333
Routed  338/361 Partitions, Violations =        1332
Routed  339/361 Partitions, Violations =        1330
Routed  340/361 Partitions, Violations =        1329
Routed  341/361 Partitions, Violations =        1328
Routed  342/361 Partitions, Violations =        1327
Routed  343/361 Partitions, Violations =        1327
Routed  344/361 Partitions, Violations =        1326
Routed  345/361 Partitions, Violations =        1327
Routed  346/361 Partitions, Violations =        1326
Routed  347/361 Partitions, Violations =        1324
Routed  348/361 Partitions, Violations =        1325
Routed  349/361 Partitions, Violations =        1326
Routed  350/361 Partitions, Violations =        1324
Routed  351/361 Partitions, Violations =        1325
Routed  352/361 Partitions, Violations =        1326
Routed  353/361 Partitions, Violations =        1325
Routed  354/361 Partitions, Violations =        1322
Routed  355/361 Partitions, Violations =        1322
Routed  356/361 Partitions, Violations =        1322
Routed  357/361 Partitions, Violations =        1321
Routed  358/361 Partitions, Violations =        1322
Routed  359/361 Partitions, Violations =        1323
Routed  360/361 Partitions, Violations =        1322
Routed  361/361 Partitions, Violations =        1323

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1323
        Less than minimum area : 65
        Internal-only types : 1258

[Iter 6] Elapsed real time: 0:01:59 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:01:57 total=0:01:59
[Iter 6] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 6] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 6 with 361 parts

Start DR iteration 7: non-uniform partition
Routed  1/319 Partitions, Violations =  1326
Routed  2/319 Partitions, Violations =  1321
Routed  3/319 Partitions, Violations =  1320
Routed  4/319 Partitions, Violations =  1320
Routed  5/319 Partitions, Violations =  1316
Routed  6/319 Partitions, Violations =  1315
Routed  7/319 Partitions, Violations =  1307
Routed  8/319 Partitions, Violations =  1307
Routed  9/319 Partitions, Violations =  1307
Routed  10/319 Partitions, Violations = 1307
Routed  11/319 Partitions, Violations = 1300
Routed  12/319 Partitions, Violations = 1294
Routed  13/319 Partitions, Violations = 1296
Routed  14/319 Partitions, Violations = 1290
Routed  15/319 Partitions, Violations = 1286
Routed  16/319 Partitions, Violations = 1282
Routed  17/319 Partitions, Violations = 1284
Routed  18/319 Partitions, Violations = 1282
Routed  19/319 Partitions, Violations = 1278
Routed  20/319 Partitions, Violations = 1289
Routed  21/319 Partitions, Violations = 1287
Routed  22/319 Partitions, Violations = 1285
Routed  23/319 Partitions, Violations = 1283
Routed  24/319 Partitions, Violations = 1283
Routed  25/319 Partitions, Violations = 1283
Routed  26/319 Partitions, Violations = 1282
Routed  27/319 Partitions, Violations = 1280
Routed  28/319 Partitions, Violations = 1281
Routed  29/319 Partitions, Violations = 1277
Routed  30/319 Partitions, Violations = 1275
Routed  31/319 Partitions, Violations = 1276
Routed  32/319 Partitions, Violations = 1281
Routed  33/319 Partitions, Violations = 1279
Routed  34/319 Partitions, Violations = 1284
Routed  35/319 Partitions, Violations = 1272
Routed  36/319 Partitions, Violations = 1275
Routed  37/319 Partitions, Violations = 1274
Routed  38/319 Partitions, Violations = 1266
Routed  39/319 Partitions, Violations = 1263
Routed  40/319 Partitions, Violations = 1257
Routed  41/319 Partitions, Violations = 1257
Routed  42/319 Partitions, Violations = 1255
Routed  43/319 Partitions, Violations = 1252
Routed  44/319 Partitions, Violations = 1256
Routed  45/319 Partitions, Violations = 1256
Routed  46/319 Partitions, Violations = 1250
Routed  47/319 Partitions, Violations = 1246
Routed  48/319 Partitions, Violations = 1247
Routed  49/319 Partitions, Violations = 1244
Routed  50/319 Partitions, Violations = 1242
Routed  51/319 Partitions, Violations = 1244
Routed  52/319 Partitions, Violations = 1240
Routed  53/319 Partitions, Violations = 1237
Routed  54/319 Partitions, Violations = 1237
Routed  55/319 Partitions, Violations = 1235
Routed  56/319 Partitions, Violations = 1231
Routed  57/319 Partitions, Violations = 1228
Routed  58/319 Partitions, Violations = 1225
Routed  59/319 Partitions, Violations = 1225
Routed  60/319 Partitions, Violations = 1221
Routed  61/319 Partitions, Violations = 1221
Routed  62/319 Partitions, Violations = 1221
Routed  63/319 Partitions, Violations = 1223
Routed  64/319 Partitions, Violations = 1222
Routed  65/319 Partitions, Violations = 1222
Routed  66/319 Partitions, Violations = 1221
Routed  67/319 Partitions, Violations = 1215
Routed  68/319 Partitions, Violations = 1215
Routed  69/319 Partitions, Violations = 1215
Routed  70/319 Partitions, Violations = 1215
Routed  71/319 Partitions, Violations = 1215
Routed  72/319 Partitions, Violations = 1213
Routed  73/319 Partitions, Violations = 1213
Routed  74/319 Partitions, Violations = 1213
Routed  75/319 Partitions, Violations = 1215
Routed  76/319 Partitions, Violations = 1211
Routed  77/319 Partitions, Violations = 1211
Routed  78/319 Partitions, Violations = 1211
Routed  79/319 Partitions, Violations = 1210
Routed  80/319 Partitions, Violations = 1210
Routed  81/319 Partitions, Violations = 1210
Routed  82/319 Partitions, Violations = 1208
Routed  83/319 Partitions, Violations = 1204
Routed  84/319 Partitions, Violations = 1204
Routed  85/319 Partitions, Violations = 1204
Routed  86/319 Partitions, Violations = 1204
Routed  87/319 Partitions, Violations = 1202
Routed  88/319 Partitions, Violations = 1203
Routed  89/319 Partitions, Violations = 1203
Routed  90/319 Partitions, Violations = 1202
Routed  91/319 Partitions, Violations = 1204
Routed  92/319 Partitions, Violations = 1204
Routed  93/319 Partitions, Violations = 1204
Routed  94/319 Partitions, Violations = 1199
Routed  95/319 Partitions, Violations = 1199
Routed  96/319 Partitions, Violations = 1199
Routed  97/319 Partitions, Violations = 1199
Routed  98/319 Partitions, Violations = 1201
Routed  99/319 Partitions, Violations = 1199
Routed  100/319 Partitions, Violations =        1201
Routed  101/319 Partitions, Violations =        1196
Routed  102/319 Partitions, Violations =        1194
Routed  103/319 Partitions, Violations =        1196
Routed  104/319 Partitions, Violations =        1196
Routed  105/319 Partitions, Violations =        1195
Routed  106/319 Partitions, Violations =        1195
Routed  107/319 Partitions, Violations =        1189
Routed  108/319 Partitions, Violations =        1184
Routed  109/319 Partitions, Violations =        1185
Routed  110/319 Partitions, Violations =        1183
Routed  111/319 Partitions, Violations =        1183
Routed  112/319 Partitions, Violations =        1179
Routed  113/319 Partitions, Violations =        1177
Routed  114/319 Partitions, Violations =        1179
Routed  115/319 Partitions, Violations =        1181
Routed  116/319 Partitions, Violations =        1181
Routed  117/319 Partitions, Violations =        1184
Routed  118/319 Partitions, Violations =        1185
Routed  119/319 Partitions, Violations =        1187
Routed  120/319 Partitions, Violations =        1186
Routed  121/319 Partitions, Violations =        1187
Routed  122/319 Partitions, Violations =        1189
Routed  123/319 Partitions, Violations =        1184
Routed  124/319 Partitions, Violations =        1187
Routed  125/319 Partitions, Violations =        1187
Routed  126/319 Partitions, Violations =        1187
Routed  127/319 Partitions, Violations =        1187
Routed  128/319 Partitions, Violations =        1184
Routed  129/319 Partitions, Violations =        1186
Routed  130/319 Partitions, Violations =        1185
Routed  131/319 Partitions, Violations =        1186
Routed  132/319 Partitions, Violations =        1185
Routed  133/319 Partitions, Violations =        1183
Routed  134/319 Partitions, Violations =        1184
Routed  135/319 Partitions, Violations =        1180
Routed  136/319 Partitions, Violations =        1178
Routed  137/319 Partitions, Violations =        1176
Routed  138/319 Partitions, Violations =        1176
Routed  139/319 Partitions, Violations =        1176
Routed  140/319 Partitions, Violations =        1176
Routed  141/319 Partitions, Violations =        1175
Routed  142/319 Partitions, Violations =        1176
Routed  143/319 Partitions, Violations =        1178
Routed  144/319 Partitions, Violations =        1178
Routed  145/319 Partitions, Violations =        1178
Routed  146/319 Partitions, Violations =        1174
Routed  147/319 Partitions, Violations =        1174
Routed  148/319 Partitions, Violations =        1176
Routed  149/319 Partitions, Violations =        1178
Routed  150/319 Partitions, Violations =        1179
Routed  151/319 Partitions, Violations =        1179
Routed  152/319 Partitions, Violations =        1179
Routed  153/319 Partitions, Violations =        1171
Routed  154/319 Partitions, Violations =        1171
Routed  155/319 Partitions, Violations =        1171
Routed  156/319 Partitions, Violations =        1168
Routed  157/319 Partitions, Violations =        1168
Routed  158/319 Partitions, Violations =        1166
Routed  159/319 Partitions, Violations =        1162
Routed  160/319 Partitions, Violations =        1162
Routed  161/319 Partitions, Violations =        1162
Routed  162/319 Partitions, Violations =        1162
Routed  163/319 Partitions, Violations =        1161
Routed  164/319 Partitions, Violations =        1163
Routed  165/319 Partitions, Violations =        1163
Routed  166/319 Partitions, Violations =        1161
Routed  167/319 Partitions, Violations =        1161
Routed  168/319 Partitions, Violations =        1161
Routed  169/319 Partitions, Violations =        1161
Routed  170/319 Partitions, Violations =        1161
Routed  171/319 Partitions, Violations =        1161
Routed  172/319 Partitions, Violations =        1161
Routed  173/319 Partitions, Violations =        1159
Routed  174/319 Partitions, Violations =        1161
Routed  175/319 Partitions, Violations =        1161
Routed  176/319 Partitions, Violations =        1161
Routed  177/319 Partitions, Violations =        1159
Routed  178/319 Partitions, Violations =        1161
Routed  179/319 Partitions, Violations =        1161
Routed  180/319 Partitions, Violations =        1159
Routed  181/319 Partitions, Violations =        1155
Routed  182/319 Partitions, Violations =        1157
Routed  183/319 Partitions, Violations =        1157
Routed  184/319 Partitions, Violations =        1159
Routed  185/319 Partitions, Violations =        1159
Routed  186/319 Partitions, Violations =        1161
Routed  187/319 Partitions, Violations =        1159
Routed  188/319 Partitions, Violations =        1159
Routed  189/319 Partitions, Violations =        1155
Routed  190/319 Partitions, Violations =        1157
Routed  191/319 Partitions, Violations =        1157
Routed  192/319 Partitions, Violations =        1157
Routed  193/319 Partitions, Violations =        1157
Routed  194/319 Partitions, Violations =        1155
Routed  195/319 Partitions, Violations =        1157
Routed  196/319 Partitions, Violations =        1156
Routed  197/319 Partitions, Violations =        1156
Routed  198/319 Partitions, Violations =        1158
Routed  199/319 Partitions, Violations =        1158
Routed  200/319 Partitions, Violations =        1158
Routed  201/319 Partitions, Violations =        1158
Routed  202/319 Partitions, Violations =        1159
Routed  203/319 Partitions, Violations =        1158
Routed  204/319 Partitions, Violations =        1158
Routed  205/319 Partitions, Violations =        1158
Routed  206/319 Partitions, Violations =        1160
Routed  207/319 Partitions, Violations =        1160
Routed  208/319 Partitions, Violations =        1162
Routed  209/319 Partitions, Violations =        1162
Routed  210/319 Partitions, Violations =        1164
Routed  211/319 Partitions, Violations =        1164
Routed  212/319 Partitions, Violations =        1166
Routed  213/319 Partitions, Violations =        1162
Routed  214/319 Partitions, Violations =        1162
Routed  215/319 Partitions, Violations =        1160
Routed  216/319 Partitions, Violations =        1157
Routed  217/319 Partitions, Violations =        1153
Routed  218/319 Partitions, Violations =        1153
Routed  219/319 Partitions, Violations =        1149
Routed  220/319 Partitions, Violations =        1147
Routed  221/319 Partitions, Violations =        1145
Routed  222/319 Partitions, Violations =        1141
Routed  223/319 Partitions, Violations =        1141
Routed  224/319 Partitions, Violations =        1141
Routed  225/319 Partitions, Violations =        1141
Routed  226/319 Partitions, Violations =        1141
Routed  227/319 Partitions, Violations =        1141
Routed  228/319 Partitions, Violations =        1143
Routed  229/319 Partitions, Violations =        1143
Routed  230/319 Partitions, Violations =        1144
Routed  231/319 Partitions, Violations =        1144
Routed  232/319 Partitions, Violations =        1142
Routed  233/319 Partitions, Violations =        1142
Routed  234/319 Partitions, Violations =        1142
Routed  235/319 Partitions, Violations =        1141
Routed  236/319 Partitions, Violations =        1141
Routed  237/319 Partitions, Violations =        1139
Routed  238/319 Partitions, Violations =        1137
Routed  239/319 Partitions, Violations =        1137
Routed  240/319 Partitions, Violations =        1135
Routed  241/319 Partitions, Violations =        1135
Routed  242/319 Partitions, Violations =        1131
Routed  243/319 Partitions, Violations =        1131
Routed  244/319 Partitions, Violations =        1127
Routed  245/319 Partitions, Violations =        1127
Routed  246/319 Partitions, Violations =        1126
Routed  247/319 Partitions, Violations =        1128
Routed  248/319 Partitions, Violations =        1129
Routed  249/319 Partitions, Violations =        1129
Routed  250/319 Partitions, Violations =        1129
Routed  251/319 Partitions, Violations =        1131
Routed  252/319 Partitions, Violations =        1131
Routed  253/319 Partitions, Violations =        1131
Routed  254/319 Partitions, Violations =        1131
Routed  255/319 Partitions, Violations =        1131
Routed  256/319 Partitions, Violations =        1131
Routed  257/319 Partitions, Violations =        1133
Routed  258/319 Partitions, Violations =        1133
Routed  259/319 Partitions, Violations =        1133
Routed  260/319 Partitions, Violations =        1133
Routed  261/319 Partitions, Violations =        1133
Routed  262/319 Partitions, Violations =        1127
Routed  263/319 Partitions, Violations =        1127
Routed  264/319 Partitions, Violations =        1125
Routed  265/319 Partitions, Violations =        1127
Routed  266/319 Partitions, Violations =        1127
Routed  267/319 Partitions, Violations =        1127
Routed  268/319 Partitions, Violations =        1127
Routed  269/319 Partitions, Violations =        1123
Routed  270/319 Partitions, Violations =        1122
Routed  271/319 Partitions, Violations =        1120
Routed  272/319 Partitions, Violations =        1120
Routed  273/319 Partitions, Violations =        1119
Routed  274/319 Partitions, Violations =        1120
Routed  275/319 Partitions, Violations =        1120
Routed  276/319 Partitions, Violations =        1120
Routed  277/319 Partitions, Violations =        1118
Routed  278/319 Partitions, Violations =        1117
Routed  279/319 Partitions, Violations =        1117
Routed  280/319 Partitions, Violations =        1118
Routed  281/319 Partitions, Violations =        1115
Routed  282/319 Partitions, Violations =        1116
Routed  283/319 Partitions, Violations =        1116
Routed  284/319 Partitions, Violations =        1114
Routed  285/319 Partitions, Violations =        1114
Routed  286/319 Partitions, Violations =        1117
Routed  287/319 Partitions, Violations =        1118
Routed  288/319 Partitions, Violations =        1116
Routed  289/319 Partitions, Violations =        1115
Routed  290/319 Partitions, Violations =        1112
Routed  291/319 Partitions, Violations =        1110
Routed  292/319 Partitions, Violations =        1109
Routed  293/319 Partitions, Violations =        1110
Routed  294/319 Partitions, Violations =        1110
Routed  295/319 Partitions, Violations =        1104
Routed  296/319 Partitions, Violations =        1105
Routed  297/319 Partitions, Violations =        1104
Routed  298/319 Partitions, Violations =        1103
Routed  299/319 Partitions, Violations =        1104
Routed  300/319 Partitions, Violations =        1104
Routed  301/319 Partitions, Violations =        1102
Routed  302/319 Partitions, Violations =        1103
Routed  303/319 Partitions, Violations =        1101
Routed  304/319 Partitions, Violations =        1100
Routed  305/319 Partitions, Violations =        1102
Routed  306/319 Partitions, Violations =        1103
Routed  307/319 Partitions, Violations =        1104
Routed  308/319 Partitions, Violations =        1105
Routed  309/319 Partitions, Violations =        1103
Routed  310/319 Partitions, Violations =        1104
Routed  311/319 Partitions, Violations =        1103
Routed  312/319 Partitions, Violations =        1103
Routed  313/319 Partitions, Violations =        1104
Routed  314/319 Partitions, Violations =        1104
Routed  315/319 Partitions, Violations =        1107
Routed  316/319 Partitions, Violations =        1105
Routed  317/319 Partitions, Violations =        1102
Routed  318/319 Partitions, Violations =        1101
Routed  319/319 Partitions, Violations =        1102

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1102
        Less than minimum area : 52
        Internal-only types : 1050

[Iter 7] Elapsed real time: 0:02:07 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:02:06 total=0:02:07
[Iter 7] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 7] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 7 with 319 parts

Start DR iteration 8: non-uniform partition
Routed  1/259 Partitions, Violations =  1098
Routed  2/259 Partitions, Violations =  1095
Routed  3/259 Partitions, Violations =  1096
Routed  4/259 Partitions, Violations =  1084
Routed  5/259 Partitions, Violations =  1082
Routed  6/259 Partitions, Violations =  1086
Routed  7/259 Partitions, Violations =  1086
Routed  8/259 Partitions, Violations =  1074
Routed  9/259 Partitions, Violations =  1074
Routed  10/259 Partitions, Violations = 1074
Routed  11/259 Partitions, Violations = 1074
Routed  12/259 Partitions, Violations = 1072
Routed  13/259 Partitions, Violations = 1070
Routed  14/259 Partitions, Violations = 1070
Routed  15/259 Partitions, Violations = 1062
Routed  16/259 Partitions, Violations = 1058
Routed  17/259 Partitions, Violations = 1058
Routed  18/259 Partitions, Violations = 1055
Routed  19/259 Partitions, Violations = 1057
Routed  20/259 Partitions, Violations = 1055
Routed  21/259 Partitions, Violations = 1053
Routed  22/259 Partitions, Violations = 1056
Routed  23/259 Partitions, Violations = 1052
Routed  24/259 Partitions, Violations = 1052
Routed  25/259 Partitions, Violations = 1050
Routed  26/259 Partitions, Violations = 1048
Routed  27/259 Partitions, Violations = 1047
Routed  28/259 Partitions, Violations = 1045
Routed  29/259 Partitions, Violations = 1045
Routed  30/259 Partitions, Violations = 1046
Routed  31/259 Partitions, Violations = 1044
Routed  32/259 Partitions, Violations = 1046
Routed  33/259 Partitions, Violations = 1043
Routed  34/259 Partitions, Violations = 1043
Routed  35/259 Partitions, Violations = 1041
Routed  36/259 Partitions, Violations = 1041
Routed  37/259 Partitions, Violations = 1035
Routed  38/259 Partitions, Violations = 1032
Routed  39/259 Partitions, Violations = 1032
Routed  40/259 Partitions, Violations = 1037
Routed  41/259 Partitions, Violations = 1034
Routed  42/259 Partitions, Violations = 1033
Routed  43/259 Partitions, Violations = 1030
Routed  44/259 Partitions, Violations = 1028
Routed  45/259 Partitions, Violations = 1026
Routed  46/259 Partitions, Violations = 1019
Routed  47/259 Partitions, Violations = 1015
Routed  48/259 Partitions, Violations = 1015
Routed  49/259 Partitions, Violations = 1015
Routed  50/259 Partitions, Violations = 1015
Routed  51/259 Partitions, Violations = 1013
Routed  52/259 Partitions, Violations = 1015
Routed  53/259 Partitions, Violations = 1017
Routed  54/259 Partitions, Violations = 1015
Routed  55/259 Partitions, Violations = 1014
Routed  56/259 Partitions, Violations = 1015
Routed  57/259 Partitions, Violations = 1015
Routed  58/259 Partitions, Violations = 1015
Routed  59/259 Partitions, Violations = 1014
Routed  60/259 Partitions, Violations = 1017
Routed  61/259 Partitions, Violations = 1018
Routed  62/259 Partitions, Violations = 1018
Routed  63/259 Partitions, Violations = 1018
Routed  64/259 Partitions, Violations = 1020
Routed  65/259 Partitions, Violations = 1014
Routed  66/259 Partitions, Violations = 1012
Routed  67/259 Partitions, Violations = 1012
Routed  68/259 Partitions, Violations = 1012
Routed  69/259 Partitions, Violations = 1012
Routed  70/259 Partitions, Violations = 1010
Routed  71/259 Partitions, Violations = 1010
Routed  72/259 Partitions, Violations = 1009
Routed  73/259 Partitions, Violations = 1009
Routed  74/259 Partitions, Violations = 1009
Routed  75/259 Partitions, Violations = 1009
Routed  76/259 Partitions, Violations = 1009
Routed  77/259 Partitions, Violations = 1006
Routed  78/259 Partitions, Violations = 1006
Routed  79/259 Partitions, Violations = 1006
Routed  80/259 Partitions, Violations = 1008
Routed  81/259 Partitions, Violations = 1006
Routed  82/259 Partitions, Violations = 1006
Routed  83/259 Partitions, Violations = 1006
Routed  84/259 Partitions, Violations = 1004
Routed  85/259 Partitions, Violations = 1007
Routed  86/259 Partitions, Violations = 1008
Routed  87/259 Partitions, Violations = 1008
Routed  88/259 Partitions, Violations = 1010
Routed  89/259 Partitions, Violations = 1010
Routed  90/259 Partitions, Violations = 1010
Routed  91/259 Partitions, Violations = 1008
Routed  92/259 Partitions, Violations = 1007
Routed  93/259 Partitions, Violations = 1007
Routed  94/259 Partitions, Violations = 1007
Routed  95/259 Partitions, Violations = 1007
Routed  96/259 Partitions, Violations = 1008
Routed  97/259 Partitions, Violations = 1009
Routed  98/259 Partitions, Violations = 1009
Routed  99/259 Partitions, Violations = 1009
Routed  100/259 Partitions, Violations =        1004
Routed  101/259 Partitions, Violations =        1007
Routed  102/259 Partitions, Violations =        1001
Routed  103/259 Partitions, Violations =        1001
Routed  104/259 Partitions, Violations =        997
Routed  105/259 Partitions, Violations =        993
Routed  106/259 Partitions, Violations =        997
Routed  107/259 Partitions, Violations =        997
Routed  108/259 Partitions, Violations =        997
Routed  109/259 Partitions, Violations =        997
Routed  110/259 Partitions, Violations =        995
Routed  111/259 Partitions, Violations =        995
Routed  112/259 Partitions, Violations =        995
Routed  113/259 Partitions, Violations =        995
Routed  114/259 Partitions, Violations =        995
Routed  115/259 Partitions, Violations =        996
Routed  116/259 Partitions, Violations =        998
Routed  117/259 Partitions, Violations =        993
Routed  118/259 Partitions, Violations =        993
Routed  119/259 Partitions, Violations =        992
Routed  120/259 Partitions, Violations =        986
Routed  121/259 Partitions, Violations =        986
Routed  122/259 Partitions, Violations =        988
Routed  123/259 Partitions, Violations =        986
Routed  124/259 Partitions, Violations =        986
Routed  125/259 Partitions, Violations =        984
Routed  126/259 Partitions, Violations =        982
Routed  127/259 Partitions, Violations =        980
Routed  128/259 Partitions, Violations =        981
Routed  129/259 Partitions, Violations =        975
Routed  130/259 Partitions, Violations =        975
Routed  131/259 Partitions, Violations =        977
Routed  132/259 Partitions, Violations =        977
Routed  133/259 Partitions, Violations =        977
Routed  134/259 Partitions, Violations =        975
Routed  135/259 Partitions, Violations =        975
Routed  136/259 Partitions, Violations =        969
Routed  137/259 Partitions, Violations =        969
Routed  138/259 Partitions, Violations =        965
Routed  139/259 Partitions, Violations =        965
Routed  140/259 Partitions, Violations =        963
Routed  141/259 Partitions, Violations =        959
Routed  142/259 Partitions, Violations =        963
Routed  143/259 Partitions, Violations =        963
Routed  144/259 Partitions, Violations =        963
Routed  145/259 Partitions, Violations =        963
Routed  146/259 Partitions, Violations =        963
Routed  147/259 Partitions, Violations =        963
Routed  148/259 Partitions, Violations =        959
Routed  149/259 Partitions, Violations =        957
Routed  150/259 Partitions, Violations =        957
Routed  151/259 Partitions, Violations =        957
Routed  152/259 Partitions, Violations =        951
Routed  153/259 Partitions, Violations =        951
Routed  154/259 Partitions, Violations =        951
Routed  155/259 Partitions, Violations =        951
Routed  156/259 Partitions, Violations =        949
Routed  157/259 Partitions, Violations =        949
Routed  158/259 Partitions, Violations =        949
Routed  159/259 Partitions, Violations =        949
Routed  160/259 Partitions, Violations =        951
Routed  161/259 Partitions, Violations =        949
Routed  162/259 Partitions, Violations =        947
Routed  163/259 Partitions, Violations =        947
Routed  164/259 Partitions, Violations =        943
Routed  165/259 Partitions, Violations =        941
Routed  166/259 Partitions, Violations =        941
Routed  167/259 Partitions, Violations =        941
Routed  168/259 Partitions, Violations =        941
Routed  169/259 Partitions, Violations =        941
Routed  170/259 Partitions, Violations =        943
Routed  171/259 Partitions, Violations =        939
Routed  172/259 Partitions, Violations =        939
Routed  173/259 Partitions, Violations =        937
Routed  174/259 Partitions, Violations =        935
Routed  175/259 Partitions, Violations =        935
Routed  176/259 Partitions, Violations =        935
Routed  177/259 Partitions, Violations =        937
Routed  178/259 Partitions, Violations =        938
Routed  179/259 Partitions, Violations =        938
Routed  180/259 Partitions, Violations =        934
Routed  181/259 Partitions, Violations =        936
Routed  182/259 Partitions, Violations =        936
Routed  183/259 Partitions, Violations =        936
Routed  184/259 Partitions, Violations =        936
Routed  185/259 Partitions, Violations =        936
Routed  186/259 Partitions, Violations =        936
Routed  187/259 Partitions, Violations =        936
Routed  188/259 Partitions, Violations =        934
Routed  189/259 Partitions, Violations =        934
Routed  190/259 Partitions, Violations =        934
Routed  191/259 Partitions, Violations =        935
Routed  192/259 Partitions, Violations =        937
Routed  193/259 Partitions, Violations =        929
Routed  194/259 Partitions, Violations =        926
Routed  195/259 Partitions, Violations =        924
Routed  196/259 Partitions, Violations =        924
Routed  197/259 Partitions, Violations =        919
Routed  198/259 Partitions, Violations =        931
Routed  199/259 Partitions, Violations =        931
Routed  200/259 Partitions, Violations =        931
Routed  201/259 Partitions, Violations =        931
Routed  202/259 Partitions, Violations =        931
Routed  203/259 Partitions, Violations =        927
Routed  204/259 Partitions, Violations =        927
Routed  205/259 Partitions, Violations =        928
Routed  206/259 Partitions, Violations =        928
Routed  207/259 Partitions, Violations =        926
Routed  208/259 Partitions, Violations =        925
Routed  209/259 Partitions, Violations =        925
Routed  210/259 Partitions, Violations =        927
Routed  211/259 Partitions, Violations =        926
Routed  212/259 Partitions, Violations =        928
Routed  213/259 Partitions, Violations =        928
Routed  214/259 Partitions, Violations =        928
Routed  215/259 Partitions, Violations =        926
Routed  216/259 Partitions, Violations =        926
Routed  217/259 Partitions, Violations =        926
Routed  218/259 Partitions, Violations =        926
Routed  219/259 Partitions, Violations =        925
Routed  220/259 Partitions, Violations =        925
Routed  221/259 Partitions, Violations =        926
Routed  222/259 Partitions, Violations =        926
Routed  223/259 Partitions, Violations =        924
Routed  224/259 Partitions, Violations =        924
Routed  225/259 Partitions, Violations =        924
Routed  226/259 Partitions, Violations =        924
Routed  227/259 Partitions, Violations =        921
Routed  228/259 Partitions, Violations =        919
Routed  229/259 Partitions, Violations =        919
Routed  230/259 Partitions, Violations =        921
Routed  231/259 Partitions, Violations =        922
Routed  232/259 Partitions, Violations =        921
Routed  233/259 Partitions, Violations =        919
Routed  234/259 Partitions, Violations =        918
Routed  235/259 Partitions, Violations =        919
Routed  236/259 Partitions, Violations =        920
Routed  237/259 Partitions, Violations =        921
Routed  238/259 Partitions, Violations =        922
Routed  239/259 Partitions, Violations =        922
Routed  240/259 Partitions, Violations =        922
Routed  241/259 Partitions, Violations =        923
Routed  242/259 Partitions, Violations =        924
Routed  243/259 Partitions, Violations =        925
Routed  244/259 Partitions, Violations =        925
Routed  245/259 Partitions, Violations =        924
Routed  246/259 Partitions, Violations =        920
Routed  247/259 Partitions, Violations =        920
Routed  248/259 Partitions, Violations =        920
Routed  249/259 Partitions, Violations =        921
Routed  250/259 Partitions, Violations =        922
Routed  251/259 Partitions, Violations =        923
Routed  252/259 Partitions, Violations =        921
Routed  253/259 Partitions, Violations =        922
Routed  254/259 Partitions, Violations =        920
Routed  255/259 Partitions, Violations =        921
Routed  256/259 Partitions, Violations =        922
Routed  257/259 Partitions, Violations =        923
Routed  258/259 Partitions, Violations =        923
Routed  259/259 Partitions, Violations =        921

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      921
        Less than minimum area : 50
        Internal-only types : 871

[Iter 8] Elapsed real time: 0:02:15 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:02:13 total=0:02:14
[Iter 8] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 8] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 8 with 259 parts

Start DR iteration 9: non-uniform partition
Routed  1/234 Partitions, Violations =  919
Routed  2/234 Partitions, Violations =  919
Routed  3/234 Partitions, Violations =  917
Routed  4/234 Partitions, Violations =  911
Routed  5/234 Partitions, Violations =  913
Routed  6/234 Partitions, Violations =  911
Routed  7/234 Partitions, Violations =  910
Routed  8/234 Partitions, Violations =  912
Routed  9/234 Partitions, Violations =  902
Routed  10/234 Partitions, Violations = 900
Routed  11/234 Partitions, Violations = 898
Routed  12/234 Partitions, Violations = 896
Routed  13/234 Partitions, Violations = 892
Routed  14/234 Partitions, Violations = 890
Routed  15/234 Partitions, Violations = 888
Routed  16/234 Partitions, Violations = 886
Routed  17/234 Partitions, Violations = 886
Routed  18/234 Partitions, Violations = 884
Routed  19/234 Partitions, Violations = 882
Routed  20/234 Partitions, Violations = 882
Routed  21/234 Partitions, Violations = 882
Routed  22/234 Partitions, Violations = 882
Routed  23/234 Partitions, Violations = 880
Routed  24/234 Partitions, Violations = 878
Routed  25/234 Partitions, Violations = 880
Routed  26/234 Partitions, Violations = 880
Routed  27/234 Partitions, Violations = 878
Routed  28/234 Partitions, Violations = 880
Routed  29/234 Partitions, Violations = 880
Routed  30/234 Partitions, Violations = 879
Routed  31/234 Partitions, Violations = 879
Routed  32/234 Partitions, Violations = 877
Routed  33/234 Partitions, Violations = 870
Routed  34/234 Partitions, Violations = 874
Routed  35/234 Partitions, Violations = 872
Routed  36/234 Partitions, Violations = 869
Routed  37/234 Partitions, Violations = 868
Routed  38/234 Partitions, Violations = 863
Routed  39/234 Partitions, Violations = 860
Routed  40/234 Partitions, Violations = 861
Routed  41/234 Partitions, Violations = 853
Routed  42/234 Partitions, Violations = 854
Routed  43/234 Partitions, Violations = 856
Routed  44/234 Partitions, Violations = 856
Routed  45/234 Partitions, Violations = 856
Routed  46/234 Partitions, Violations = 854
Routed  47/234 Partitions, Violations = 853
Routed  48/234 Partitions, Violations = 853
Routed  49/234 Partitions, Violations = 855
Routed  50/234 Partitions, Violations = 854
Routed  51/234 Partitions, Violations = 854
Routed  52/234 Partitions, Violations = 856
Routed  53/234 Partitions, Violations = 856
Routed  54/234 Partitions, Violations = 856
Routed  55/234 Partitions, Violations = 853
Routed  56/234 Partitions, Violations = 856
Routed  57/234 Partitions, Violations = 856
Routed  58/234 Partitions, Violations = 854
Routed  59/234 Partitions, Violations = 853
Routed  60/234 Partitions, Violations = 851
Routed  61/234 Partitions, Violations = 853
Routed  62/234 Partitions, Violations = 853
Routed  63/234 Partitions, Violations = 853
Routed  64/234 Partitions, Violations = 855
Routed  65/234 Partitions, Violations = 853
Routed  66/234 Partitions, Violations = 853
Routed  67/234 Partitions, Violations = 849
Routed  68/234 Partitions, Violations = 849
Routed  69/234 Partitions, Violations = 845
Routed  70/234 Partitions, Violations = 843
Routed  71/234 Partitions, Violations = 843
Routed  72/234 Partitions, Violations = 843
Routed  73/234 Partitions, Violations = 843
Routed  74/234 Partitions, Violations = 845
Routed  75/234 Partitions, Violations = 841
Routed  76/234 Partitions, Violations = 840
Routed  77/234 Partitions, Violations = 830
Routed  78/234 Partitions, Violations = 830
Routed  79/234 Partitions, Violations = 830
Routed  80/234 Partitions, Violations = 832
Routed  81/234 Partitions, Violations = 832
Routed  82/234 Partitions, Violations = 830
Routed  83/234 Partitions, Violations = 832
Routed  84/234 Partitions, Violations = 832
Routed  85/234 Partitions, Violations = 832
Routed  86/234 Partitions, Violations = 832
Routed  87/234 Partitions, Violations = 834
Routed  88/234 Partitions, Violations = 834
Routed  89/234 Partitions, Violations = 836
Routed  90/234 Partitions, Violations = 834
Routed  91/234 Partitions, Violations = 834
Routed  92/234 Partitions, Violations = 834
Routed  93/234 Partitions, Violations = 834
Routed  94/234 Partitions, Violations = 828
Routed  95/234 Partitions, Violations = 830
Routed  96/234 Partitions, Violations = 830
Routed  97/234 Partitions, Violations = 835
Routed  98/234 Partitions, Violations = 835
Routed  99/234 Partitions, Violations = 835
Routed  100/234 Partitions, Violations =        833
Routed  101/234 Partitions, Violations =        835
Routed  102/234 Partitions, Violations =        830
Routed  103/234 Partitions, Violations =        828
Routed  104/234 Partitions, Violations =        831
Routed  105/234 Partitions, Violations =        832
Routed  106/234 Partitions, Violations =        832
Routed  107/234 Partitions, Violations =        830
Routed  108/234 Partitions, Violations =        830
Routed  109/234 Partitions, Violations =        831
Routed  110/234 Partitions, Violations =        831
Routed  111/234 Partitions, Violations =        831
Routed  112/234 Partitions, Violations =        831
Routed  113/234 Partitions, Violations =        831
Routed  114/234 Partitions, Violations =        831
Routed  115/234 Partitions, Violations =        831
Routed  116/234 Partitions, Violations =        833
Routed  117/234 Partitions, Violations =        833
Routed  118/234 Partitions, Violations =        833
Routed  119/234 Partitions, Violations =        833
Routed  120/234 Partitions, Violations =        831
Routed  121/234 Partitions, Violations =        831
Routed  122/234 Partitions, Violations =        831
Routed  123/234 Partitions, Violations =        831
Routed  124/234 Partitions, Violations =        831
Routed  125/234 Partitions, Violations =        831
Routed  126/234 Partitions, Violations =        831
Routed  127/234 Partitions, Violations =        831
Routed  128/234 Partitions, Violations =        831
Routed  129/234 Partitions, Violations =        833
Routed  130/234 Partitions, Violations =        833
Routed  131/234 Partitions, Violations =        833
Routed  132/234 Partitions, Violations =        833
Routed  133/234 Partitions, Violations =        833
Routed  134/234 Partitions, Violations =        835
Routed  135/234 Partitions, Violations =        835
Routed  136/234 Partitions, Violations =        839
Routed  137/234 Partitions, Violations =        839
Routed  138/234 Partitions, Violations =        841
Routed  139/234 Partitions, Violations =        841
Routed  140/234 Partitions, Violations =        839
Routed  141/234 Partitions, Violations =        839
Routed  142/234 Partitions, Violations =        839
Routed  143/234 Partitions, Violations =        839
Routed  144/234 Partitions, Violations =        839
Routed  145/234 Partitions, Violations =        840
Routed  146/234 Partitions, Violations =        840
Routed  147/234 Partitions, Violations =        840
Routed  148/234 Partitions, Violations =        842
Routed  149/234 Partitions, Violations =        842
Routed  150/234 Partitions, Violations =        842
Routed  151/234 Partitions, Violations =        840
Routed  152/234 Partitions, Violations =        840
Routed  153/234 Partitions, Violations =        840
Routed  154/234 Partitions, Violations =        840
Routed  155/234 Partitions, Violations =        842
Routed  156/234 Partitions, Violations =        842
Routed  157/234 Partitions, Violations =        844
Routed  158/234 Partitions, Violations =        844
Routed  159/234 Partitions, Violations =        840
Routed  160/234 Partitions, Violations =        841
Routed  161/234 Partitions, Violations =        841
Routed  162/234 Partitions, Violations =        841
Routed  163/234 Partitions, Violations =        840
Routed  164/234 Partitions, Violations =        840
Routed  165/234 Partitions, Violations =        843
Routed  166/234 Partitions, Violations =        846
Routed  167/234 Partitions, Violations =        846
Routed  168/234 Partitions, Violations =        846
Routed  169/234 Partitions, Violations =        844
Routed  170/234 Partitions, Violations =        844
Routed  171/234 Partitions, Violations =        844
Routed  172/234 Partitions, Violations =        844
Routed  173/234 Partitions, Violations =        842
Routed  174/234 Partitions, Violations =        843
Routed  175/234 Partitions, Violations =        843
Routed  176/234 Partitions, Violations =        839
Routed  177/234 Partitions, Violations =        841
Routed  178/234 Partitions, Violations =        841
Routed  179/234 Partitions, Violations =        833
Routed  180/234 Partitions, Violations =        833
Routed  181/234 Partitions, Violations =        833
Routed  182/234 Partitions, Violations =        833
Routed  183/234 Partitions, Violations =        830
Routed  184/234 Partitions, Violations =        830
Routed  185/234 Partitions, Violations =        830
Routed  186/234 Partitions, Violations =        831
Routed  187/234 Partitions, Violations =        832
Routed  188/234 Partitions, Violations =        834
Routed  189/234 Partitions, Violations =        834
Routed  190/234 Partitions, Violations =        833
Routed  191/234 Partitions, Violations =        834
Routed  192/234 Partitions, Violations =        835
Routed  193/234 Partitions, Violations =        833
Routed  194/234 Partitions, Violations =        833
Routed  195/234 Partitions, Violations =        834
Routed  196/234 Partitions, Violations =        831
Routed  197/234 Partitions, Violations =        832
Routed  198/234 Partitions, Violations =        833
Routed  199/234 Partitions, Violations =        832
Routed  200/234 Partitions, Violations =        831
Routed  201/234 Partitions, Violations =        833
Routed  202/234 Partitions, Violations =        833
Routed  203/234 Partitions, Violations =        834
Routed  204/234 Partitions, Violations =        832
Routed  205/234 Partitions, Violations =        832
Routed  206/234 Partitions, Violations =        831
Routed  207/234 Partitions, Violations =        828
Routed  208/234 Partitions, Violations =        827
Routed  209/234 Partitions, Violations =        826
Routed  210/234 Partitions, Violations =        827
Routed  211/234 Partitions, Violations =        828
Routed  212/234 Partitions, Violations =        825
Routed  213/234 Partitions, Violations =        823
Routed  214/234 Partitions, Violations =        824
Routed  215/234 Partitions, Violations =        825
Routed  216/234 Partitions, Violations =        825
Routed  217/234 Partitions, Violations =        826
Routed  218/234 Partitions, Violations =        825
Routed  219/234 Partitions, Violations =        826
Routed  220/234 Partitions, Violations =        825
Routed  221/234 Partitions, Violations =        826
Routed  222/234 Partitions, Violations =        827
Routed  223/234 Partitions, Violations =        826
Routed  224/234 Partitions, Violations =        827
Routed  225/234 Partitions, Violations =        825
Routed  226/234 Partitions, Violations =        823
Routed  227/234 Partitions, Violations =        822
Routed  228/234 Partitions, Violations =        821
Routed  229/234 Partitions, Violations =        822
Routed  230/234 Partitions, Violations =        823
Routed  231/234 Partitions, Violations =        824
Routed  232/234 Partitions, Violations =        823
Routed  233/234 Partitions, Violations =        822
Routed  234/234 Partitions, Violations =        823

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      823
        Less than minimum area : 47
        Internal-only types : 776

[Iter 9] Elapsed real time: 0:02:21 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:02:19 total=0:02:21
[Iter 9] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 9] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 9 with 234 parts

Start DR iteration 10: non-uniform partition
Routed  1/211 Partitions, Violations =  813
Routed  2/211 Partitions, Violations =  815
Routed  3/211 Partitions, Violations =  811
Routed  4/211 Partitions, Violations =  811
Routed  5/211 Partitions, Violations =  813
Routed  6/211 Partitions, Violations =  788
Routed  7/211 Partitions, Violations =  784
Routed  8/211 Partitions, Violations =  778
Routed  9/211 Partitions, Violations =  773
Routed  10/211 Partitions, Violations = 773
Routed  11/211 Partitions, Violations = 770
Routed  12/211 Partitions, Violations = 768
Routed  13/211 Partitions, Violations = 768
Routed  14/211 Partitions, Violations = 769
Routed  15/211 Partitions, Violations = 767
Routed  16/211 Partitions, Violations = 763
Routed  17/211 Partitions, Violations = 763
Routed  18/211 Partitions, Violations = 761
Routed  19/211 Partitions, Violations = 759
Routed  20/211 Partitions, Violations = 759
Routed  21/211 Partitions, Violations = 755
Routed  22/211 Partitions, Violations = 751
Routed  23/211 Partitions, Violations = 751
Routed  24/211 Partitions, Violations = 751
Routed  25/211 Partitions, Violations = 749
Routed  26/211 Partitions, Violations = 751
Routed  27/211 Partitions, Violations = 747
Routed  28/211 Partitions, Violations = 749
Routed  29/211 Partitions, Violations = 745
Routed  30/211 Partitions, Violations = 746
Routed  31/211 Partitions, Violations = 744
Routed  32/211 Partitions, Violations = 744
Routed  33/211 Partitions, Violations = 744
Routed  34/211 Partitions, Violations = 745
Routed  35/211 Partitions, Violations = 745
Routed  36/211 Partitions, Violations = 749
Routed  37/211 Partitions, Violations = 749
Routed  38/211 Partitions, Violations = 750
Routed  39/211 Partitions, Violations = 748
Routed  40/211 Partitions, Violations = 748
Routed  41/211 Partitions, Violations = 749
Routed  42/211 Partitions, Violations = 747
Routed  43/211 Partitions, Violations = 743
Routed  44/211 Partitions, Violations = 743
Routed  45/211 Partitions, Violations = 741
Routed  46/211 Partitions, Violations = 740
Routed  47/211 Partitions, Violations = 734
Routed  48/211 Partitions, Violations = 726
Routed  49/211 Partitions, Violations = 726
Routed  50/211 Partitions, Violations = 726
Routed  51/211 Partitions, Violations = 724
Routed  52/211 Partitions, Violations = 726
Routed  53/211 Partitions, Violations = 725
Routed  54/211 Partitions, Violations = 725
Routed  55/211 Partitions, Violations = 725
Routed  56/211 Partitions, Violations = 723
Routed  57/211 Partitions, Violations = 723
Routed  58/211 Partitions, Violations = 721
Routed  59/211 Partitions, Violations = 721
Routed  60/211 Partitions, Violations = 722
Routed  61/211 Partitions, Violations = 722
Routed  62/211 Partitions, Violations = 722
Routed  63/211 Partitions, Violations = 722
Routed  64/211 Partitions, Violations = 720
Routed  65/211 Partitions, Violations = 718
Routed  66/211 Partitions, Violations = 717
Routed  67/211 Partitions, Violations = 715
Routed  68/211 Partitions, Violations = 715
Routed  69/211 Partitions, Violations = 718
Routed  70/211 Partitions, Violations = 720
Routed  71/211 Partitions, Violations = 716
Routed  72/211 Partitions, Violations = 716
Routed  73/211 Partitions, Violations = 712
Routed  74/211 Partitions, Violations = 712
Routed  75/211 Partitions, Violations = 712
Routed  76/211 Partitions, Violations = 711
Routed  77/211 Partitions, Violations = 713
Routed  78/211 Partitions, Violations = 715
Routed  79/211 Partitions, Violations = 713
Routed  80/211 Partitions, Violations = 713
Routed  81/211 Partitions, Violations = 713
Routed  82/211 Partitions, Violations = 713
Routed  83/211 Partitions, Violations = 709
Routed  84/211 Partitions, Violations = 707
Routed  85/211 Partitions, Violations = 705
Routed  86/211 Partitions, Violations = 701
Routed  87/211 Partitions, Violations = 699
Routed  88/211 Partitions, Violations = 694
Routed  89/211 Partitions, Violations = 694
Routed  90/211 Partitions, Violations = 696
Routed  91/211 Partitions, Violations = 694
Routed  92/211 Partitions, Violations = 694
Routed  93/211 Partitions, Violations = 694
Routed  94/211 Partitions, Violations = 689
Routed  95/211 Partitions, Violations = 691
Routed  96/211 Partitions, Violations = 692
Routed  97/211 Partitions, Violations = 692
Routed  98/211 Partitions, Violations = 692
Routed  99/211 Partitions, Violations = 694
Routed  100/211 Partitions, Violations =        694
Routed  101/211 Partitions, Violations =        694
Routed  102/211 Partitions, Violations =        692
Routed  103/211 Partitions, Violations =        692
Routed  104/211 Partitions, Violations =        692
Routed  105/211 Partitions, Violations =        694
Routed  106/211 Partitions, Violations =        692
Routed  107/211 Partitions, Violations =        692
Routed  108/211 Partitions, Violations =        694
Routed  109/211 Partitions, Violations =        694
Routed  110/211 Partitions, Violations =        694
Routed  111/211 Partitions, Violations =        694
Routed  112/211 Partitions, Violations =        694
Routed  113/211 Partitions, Violations =        694
Routed  114/211 Partitions, Violations =        694
Routed  115/211 Partitions, Violations =        694
Routed  116/211 Partitions, Violations =        692
Routed  117/211 Partitions, Violations =        692
Routed  118/211 Partitions, Violations =        694
Routed  119/211 Partitions, Violations =        694
Routed  120/211 Partitions, Violations =        692
Routed  121/211 Partitions, Violations =        692
Routed  122/211 Partitions, Violations =        688
Routed  123/211 Partitions, Violations =        688
Routed  124/211 Partitions, Violations =        690
Routed  125/211 Partitions, Violations =        690
Routed  126/211 Partitions, Violations =        688
Routed  127/211 Partitions, Violations =        688
Routed  128/211 Partitions, Violations =        689
Routed  129/211 Partitions, Violations =        688
Routed  130/211 Partitions, Violations =        688
Routed  131/211 Partitions, Violations =        688
Routed  132/211 Partitions, Violations =        686
Routed  133/211 Partitions, Violations =        686
Routed  134/211 Partitions, Violations =        688
Routed  135/211 Partitions, Violations =        688
Routed  136/211 Partitions, Violations =        688
Routed  137/211 Partitions, Violations =        688
Routed  138/211 Partitions, Violations =        688
Routed  139/211 Partitions, Violations =        686
Routed  140/211 Partitions, Violations =        686
Routed  141/211 Partitions, Violations =        686
Routed  142/211 Partitions, Violations =        686
Routed  143/211 Partitions, Violations =        684
Routed  144/211 Partitions, Violations =        684
Routed  145/211 Partitions, Violations =        683
Routed  146/211 Partitions, Violations =        683
Routed  147/211 Partitions, Violations =        683
Routed  148/211 Partitions, Violations =        684
Routed  149/211 Partitions, Violations =        682
Routed  150/211 Partitions, Violations =        682
Routed  151/211 Partitions, Violations =        682
Routed  152/211 Partitions, Violations =        682
Routed  153/211 Partitions, Violations =        684
Routed  154/211 Partitions, Violations =        686
Routed  155/211 Partitions, Violations =        686
Routed  156/211 Partitions, Violations =        688
Routed  157/211 Partitions, Violations =        688
Routed  158/211 Partitions, Violations =        688
Routed  159/211 Partitions, Violations =        688
Routed  160/211 Partitions, Violations =        688
Routed  161/211 Partitions, Violations =        688
Routed  162/211 Partitions, Violations =        688
Routed  163/211 Partitions, Violations =        688
Routed  164/211 Partitions, Violations =        687
Routed  165/211 Partitions, Violations =        687
Routed  166/211 Partitions, Violations =        685
Routed  167/211 Partitions, Violations =        685
Routed  168/211 Partitions, Violations =        685
Routed  169/211 Partitions, Violations =        685
Routed  170/211 Partitions, Violations =        683
Routed  171/211 Partitions, Violations =        683
Routed  172/211 Partitions, Violations =        685
Routed  173/211 Partitions, Violations =        683
Routed  174/211 Partitions, Violations =        683
Routed  175/211 Partitions, Violations =        685
Routed  176/211 Partitions, Violations =        685
Routed  177/211 Partitions, Violations =        686
Routed  178/211 Partitions, Violations =        687
Routed  179/211 Partitions, Violations =        688
Routed  180/211 Partitions, Violations =        689
Routed  181/211 Partitions, Violations =        687
Routed  182/211 Partitions, Violations =        687
Routed  183/211 Partitions, Violations =        685
Routed  184/211 Partitions, Violations =        687
Routed  185/211 Partitions, Violations =        687
Routed  186/211 Partitions, Violations =        685
Routed  187/211 Partitions, Violations =        687
Routed  188/211 Partitions, Violations =        686
Routed  189/211 Partitions, Violations =        685
Routed  190/211 Partitions, Violations =        685
Routed  191/211 Partitions, Violations =        686
Routed  192/211 Partitions, Violations =        686
Routed  193/211 Partitions, Violations =        687
Routed  194/211 Partitions, Violations =        688
Routed  195/211 Partitions, Violations =        687
Routed  196/211 Partitions, Violations =        688
Routed  197/211 Partitions, Violations =        687
Routed  198/211 Partitions, Violations =        688
Routed  199/211 Partitions, Violations =        688
Routed  200/211 Partitions, Violations =        689
Routed  201/211 Partitions, Violations =        690
Routed  202/211 Partitions, Violations =        687
Routed  203/211 Partitions, Violations =        687
Routed  204/211 Partitions, Violations =        687
Routed  205/211 Partitions, Violations =        687
Routed  206/211 Partitions, Violations =        688
Routed  207/211 Partitions, Violations =        684
Routed  208/211 Partitions, Violations =        685
Routed  209/211 Partitions, Violations =        683
Routed  210/211 Partitions, Violations =        684
Routed  211/211 Partitions, Violations =        684

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      684
        Less than minimum area : 43
        Internal-only types : 641

[Iter 10] Elapsed real time: 0:02:27 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:02:25 total=0:02:27
[Iter 10] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 10] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 10 with 211 parts

Start DR iteration 11: non-uniform partition
Routed  1/194 Partitions, Violations =  682
Routed  2/194 Partitions, Violations =  681
Routed  3/194 Partitions, Violations =  672
Routed  4/194 Partitions, Violations =  672
Routed  5/194 Partitions, Violations =  674
Routed  6/194 Partitions, Violations =  673
Routed  7/194 Partitions, Violations =  673
Routed  8/194 Partitions, Violations =  669
Routed  9/194 Partitions, Violations =  668
Routed  10/194 Partitions, Violations = 668
Routed  11/194 Partitions, Violations = 668
Routed  12/194 Partitions, Violations = 670
Routed  13/194 Partitions, Violations = 665
Routed  14/194 Partitions, Violations = 663
Routed  15/194 Partitions, Violations = 663
Routed  16/194 Partitions, Violations = 661
Routed  17/194 Partitions, Violations = 657
Routed  18/194 Partitions, Violations = 655
Routed  19/194 Partitions, Violations = 655
Routed  20/194 Partitions, Violations = 653
Routed  21/194 Partitions, Violations = 652
Routed  22/194 Partitions, Violations = 652
Routed  23/194 Partitions, Violations = 654
Routed  24/194 Partitions, Violations = 654
Routed  25/194 Partitions, Violations = 654
Routed  26/194 Partitions, Violations = 650
Routed  27/194 Partitions, Violations = 650
Routed  28/194 Partitions, Violations = 650
Routed  29/194 Partitions, Violations = 651
Routed  30/194 Partitions, Violations = 649
Routed  31/194 Partitions, Violations = 649
Routed  32/194 Partitions, Violations = 649
Routed  33/194 Partitions, Violations = 650
Routed  34/194 Partitions, Violations = 649
Routed  35/194 Partitions, Violations = 649
Routed  36/194 Partitions, Violations = 647
Routed  37/194 Partitions, Violations = 647
Routed  38/194 Partitions, Violations = 643
Routed  39/194 Partitions, Violations = 643
Routed  40/194 Partitions, Violations = 644
Routed  41/194 Partitions, Violations = 645
Routed  42/194 Partitions, Violations = 645
Routed  43/194 Partitions, Violations = 643
Routed  44/194 Partitions, Violations = 641
Routed  45/194 Partitions, Violations = 641
Routed  46/194 Partitions, Violations = 641
Routed  47/194 Partitions, Violations = 641
Routed  48/194 Partitions, Violations = 639
Routed  49/194 Partitions, Violations = 640
Routed  50/194 Partitions, Violations = 638
Routed  51/194 Partitions, Violations = 638
Routed  52/194 Partitions, Violations = 639
Routed  53/194 Partitions, Violations = 639
Routed  54/194 Partitions, Violations = 639
Routed  55/194 Partitions, Violations = 639
Routed  56/194 Partitions, Violations = 639
Routed  57/194 Partitions, Violations = 638
Routed  58/194 Partitions, Violations = 637
Routed  59/194 Partitions, Violations = 637
Routed  60/194 Partitions, Violations = 637
Routed  61/194 Partitions, Violations = 638
Routed  62/194 Partitions, Violations = 638
Routed  63/194 Partitions, Violations = 640
Routed  64/194 Partitions, Violations = 638
Routed  65/194 Partitions, Violations = 638
Routed  66/194 Partitions, Violations = 638
Routed  67/194 Partitions, Violations = 640
Routed  68/194 Partitions, Violations = 638
Routed  69/194 Partitions, Violations = 642
Routed  70/194 Partitions, Violations = 642
Routed  71/194 Partitions, Violations = 642
Routed  72/194 Partitions, Violations = 642
Routed  73/194 Partitions, Violations = 638
Routed  74/194 Partitions, Violations = 636
Routed  75/194 Partitions, Violations = 632
Routed  76/194 Partitions, Violations = 632
Routed  77/194 Partitions, Violations = 632
Routed  78/194 Partitions, Violations = 632
Routed  79/194 Partitions, Violations = 631
Routed  80/194 Partitions, Violations = 629
Routed  81/194 Partitions, Violations = 627
Routed  82/194 Partitions, Violations = 627
Routed  83/194 Partitions, Violations = 630
Routed  84/194 Partitions, Violations = 628
Routed  85/194 Partitions, Violations = 630
Routed  86/194 Partitions, Violations = 630
Routed  87/194 Partitions, Violations = 629
Routed  88/194 Partitions, Violations = 629
Routed  89/194 Partitions, Violations = 630
Routed  90/194 Partitions, Violations = 628
Routed  91/194 Partitions, Violations = 628
Routed  92/194 Partitions, Violations = 628
Routed  93/194 Partitions, Violations = 626
Routed  94/194 Partitions, Violations = 626
Routed  95/194 Partitions, Violations = 626
Routed  96/194 Partitions, Violations = 624
Routed  97/194 Partitions, Violations = 626
Routed  98/194 Partitions, Violations = 626
Routed  99/194 Partitions, Violations = 628
Routed  100/194 Partitions, Violations =        627
Routed  101/194 Partitions, Violations =        627
Routed  102/194 Partitions, Violations =        627
Routed  103/194 Partitions, Violations =        627
Routed  104/194 Partitions, Violations =        627
Routed  105/194 Partitions, Violations =        627
Routed  106/194 Partitions, Violations =        627
Routed  107/194 Partitions, Violations =        627
Routed  108/194 Partitions, Violations =        627
Routed  109/194 Partitions, Violations =        627
Routed  110/194 Partitions, Violations =        627
Routed  111/194 Partitions, Violations =        627
Routed  112/194 Partitions, Violations =        627
Routed  113/194 Partitions, Violations =        627
Routed  114/194 Partitions, Violations =        625
Routed  115/194 Partitions, Violations =        625
Routed  116/194 Partitions, Violations =        625
Routed  117/194 Partitions, Violations =        625
Routed  118/194 Partitions, Violations =        623
Routed  119/194 Partitions, Violations =        621
Routed  120/194 Partitions, Violations =        621
Routed  121/194 Partitions, Violations =        623
Routed  122/194 Partitions, Violations =        625
Routed  123/194 Partitions, Violations =        623
Routed  124/194 Partitions, Violations =        621
Routed  125/194 Partitions, Violations =        623
Routed  126/194 Partitions, Violations =        623
Routed  127/194 Partitions, Violations =        623
Routed  128/194 Partitions, Violations =        623
Routed  129/194 Partitions, Violations =        625
Routed  130/194 Partitions, Violations =        625
Routed  131/194 Partitions, Violations =        625
Routed  132/194 Partitions, Violations =        625
Routed  133/194 Partitions, Violations =        625
Routed  134/194 Partitions, Violations =        625
Routed  135/194 Partitions, Violations =        625
Routed  136/194 Partitions, Violations =        626
Routed  137/194 Partitions, Violations =        626
Routed  138/194 Partitions, Violations =        626
Routed  139/194 Partitions, Violations =        626
Routed  140/194 Partitions, Violations =        626
Routed  141/194 Partitions, Violations =        626
Routed  142/194 Partitions, Violations =        626
Routed  143/194 Partitions, Violations =        626
Routed  144/194 Partitions, Violations =        626
Routed  145/194 Partitions, Violations =        626
Routed  146/194 Partitions, Violations =        626
Routed  147/194 Partitions, Violations =        627
Routed  148/194 Partitions, Violations =        627
Routed  149/194 Partitions, Violations =        627
Routed  150/194 Partitions, Violations =        627
Routed  151/194 Partitions, Violations =        628
Routed  152/194 Partitions, Violations =        628
Routed  153/194 Partitions, Violations =        630
Routed  154/194 Partitions, Violations =        628
Routed  155/194 Partitions, Violations =        630
Routed  156/194 Partitions, Violations =        630
Routed  157/194 Partitions, Violations =        631
Routed  158/194 Partitions, Violations =        630
Routed  159/194 Partitions, Violations =        629
Routed  160/194 Partitions, Violations =        628
Routed  161/194 Partitions, Violations =        627
Routed  162/194 Partitions, Violations =        628
Routed  163/194 Partitions, Violations =        629
Routed  164/194 Partitions, Violations =        630
Routed  165/194 Partitions, Violations =        631
Routed  166/194 Partitions, Violations =        629
Routed  167/194 Partitions, Violations =        629
Routed  168/194 Partitions, Violations =        628
Routed  169/194 Partitions, Violations =        629
Routed  170/194 Partitions, Violations =        630
Routed  171/194 Partitions, Violations =        632
Routed  172/194 Partitions, Violations =        632
Routed  173/194 Partitions, Violations =        633
Routed  174/194 Partitions, Violations =        634
Routed  175/194 Partitions, Violations =        635
Routed  176/194 Partitions, Violations =        633
Routed  177/194 Partitions, Violations =        633
Routed  178/194 Partitions, Violations =        635
Routed  179/194 Partitions, Violations =        631
Routed  180/194 Partitions, Violations =        630
Routed  181/194 Partitions, Violations =        631
Routed  182/194 Partitions, Violations =        632
Routed  183/194 Partitions, Violations =        632
Routed  184/194 Partitions, Violations =        632
Routed  185/194 Partitions, Violations =        630
Routed  186/194 Partitions, Violations =        629
Routed  187/194 Partitions, Violations =        629
Routed  188/194 Partitions, Violations =        628
Routed  189/194 Partitions, Violations =        626
Routed  190/194 Partitions, Violations =        624
Routed  191/194 Partitions, Violations =        624
Routed  192/194 Partitions, Violations =        623
Routed  193/194 Partitions, Violations =        624
Routed  194/194 Partitions, Violations =        622

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      622
        Less than minimum area : 45
        Internal-only types : 577

[Iter 11] Elapsed real time: 0:02:32 
[Iter 11] Elapsed cpu  time: sys=0:00:01 usr=0:02:30 total=0:02:32
[Iter 11] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 11] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 11 with 194 parts

Start DR iteration 12: non-uniform partition
Routed  1/175 Partitions, Violations =  623
Routed  2/175 Partitions, Violations =  619
Routed  3/175 Partitions, Violations =  617
Routed  4/175 Partitions, Violations =  620
Routed  5/175 Partitions, Violations =  617
Routed  6/175 Partitions, Violations =  612
Routed  7/175 Partitions, Violations =  612
Routed  8/175 Partitions, Violations =  613
Routed  9/175 Partitions, Violations =  611
Routed  10/175 Partitions, Violations = 603
Routed  11/175 Partitions, Violations = 603
Routed  12/175 Partitions, Violations = 601
Routed  13/175 Partitions, Violations = 601
Routed  14/175 Partitions, Violations = 601
Routed  15/175 Partitions, Violations = 599
Routed  16/175 Partitions, Violations = 599
Routed  17/175 Partitions, Violations = 595
Routed  18/175 Partitions, Violations = 590
Routed  19/175 Partitions, Violations = 588
Routed  20/175 Partitions, Violations = 586
Routed  21/175 Partitions, Violations = 583
Routed  22/175 Partitions, Violations = 580
Routed  23/175 Partitions, Violations = 577
Routed  24/175 Partitions, Violations = 576
Routed  25/175 Partitions, Violations = 576
Routed  26/175 Partitions, Violations = 576
Routed  27/175 Partitions, Violations = 576
Routed  28/175 Partitions, Violations = 578
Routed  29/175 Partitions, Violations = 577
Routed  30/175 Partitions, Violations = 579
Routed  31/175 Partitions, Violations = 579
Routed  32/175 Partitions, Violations = 580
Routed  33/175 Partitions, Violations = 578
Routed  34/175 Partitions, Violations = 578
Routed  35/175 Partitions, Violations = 578
Routed  36/175 Partitions, Violations = 578
Routed  37/175 Partitions, Violations = 580
Routed  38/175 Partitions, Violations = 579
Routed  39/175 Partitions, Violations = 577
Routed  40/175 Partitions, Violations = 577
Routed  41/175 Partitions, Violations = 577
Routed  42/175 Partitions, Violations = 577
Routed  43/175 Partitions, Violations = 577
Routed  44/175 Partitions, Violations = 577
Routed  45/175 Partitions, Violations = 579
Routed  46/175 Partitions, Violations = 583
Routed  47/175 Partitions, Violations = 583
Routed  48/175 Partitions, Violations = 585
Routed  49/175 Partitions, Violations = 587
Routed  50/175 Partitions, Violations = 587
Routed  51/175 Partitions, Violations = 587
Routed  52/175 Partitions, Violations = 587
Routed  53/175 Partitions, Violations = 583
Routed  54/175 Partitions, Violations = 585
Routed  55/175 Partitions, Violations = 582
Routed  56/175 Partitions, Violations = 582
Routed  57/175 Partitions, Violations = 582
Routed  58/175 Partitions, Violations = 582
Routed  59/175 Partitions, Violations = 582
Routed  60/175 Partitions, Violations = 581
Routed  61/175 Partitions, Violations = 580
Routed  62/175 Partitions, Violations = 570
Routed  63/175 Partitions, Violations = 573
Routed  64/175 Partitions, Violations = 573
Routed  65/175 Partitions, Violations = 571
Routed  66/175 Partitions, Violations = 571
Routed  67/175 Partitions, Violations = 571
Routed  68/175 Partitions, Violations = 571
Routed  69/175 Partitions, Violations = 571
Routed  70/175 Partitions, Violations = 571
Routed  71/175 Partitions, Violations = 565
Routed  72/175 Partitions, Violations = 565
Routed  73/175 Partitions, Violations = 565
Routed  74/175 Partitions, Violations = 569
Routed  75/175 Partitions, Violations = 567
Routed  76/175 Partitions, Violations = 565
Routed  77/175 Partitions, Violations = 563
Routed  78/175 Partitions, Violations = 559
Routed  79/175 Partitions, Violations = 559
Routed  80/175 Partitions, Violations = 559
Routed  81/175 Partitions, Violations = 557
Routed  82/175 Partitions, Violations = 557
Routed  83/175 Partitions, Violations = 555
Routed  84/175 Partitions, Violations = 555
Routed  85/175 Partitions, Violations = 554
Routed  86/175 Partitions, Violations = 554
Routed  87/175 Partitions, Violations = 550
Routed  88/175 Partitions, Violations = 552
Routed  89/175 Partitions, Violations = 552
Routed  90/175 Partitions, Violations = 552
Routed  91/175 Partitions, Violations = 552
Routed  92/175 Partitions, Violations = 552
Routed  93/175 Partitions, Violations = 552
Routed  94/175 Partitions, Violations = 552
Routed  95/175 Partitions, Violations = 552
Routed  96/175 Partitions, Violations = 552
Routed  97/175 Partitions, Violations = 552
Routed  98/175 Partitions, Violations = 552
Routed  99/175 Partitions, Violations = 552
Routed  100/175 Partitions, Violations =        549
Routed  101/175 Partitions, Violations =        549
Routed  102/175 Partitions, Violations =        549
Routed  103/175 Partitions, Violations =        548
Routed  104/175 Partitions, Violations =        548
Routed  105/175 Partitions, Violations =        548
Routed  106/175 Partitions, Violations =        550
Routed  107/175 Partitions, Violations =        552
Routed  108/175 Partitions, Violations =        550
Routed  109/175 Partitions, Violations =        548
Routed  110/175 Partitions, Violations =        548
Routed  111/175 Partitions, Violations =        548
Routed  112/175 Partitions, Violations =        548
Routed  113/175 Partitions, Violations =        548
Routed  114/175 Partitions, Violations =        548
Routed  115/175 Partitions, Violations =        548
Routed  116/175 Partitions, Violations =        548
Routed  117/175 Partitions, Violations =        548
Routed  118/175 Partitions, Violations =        549
Routed  119/175 Partitions, Violations =        549
Routed  120/175 Partitions, Violations =        549
Routed  121/175 Partitions, Violations =        549
Routed  122/175 Partitions, Violations =        549
Routed  123/175 Partitions, Violations =        549
Routed  124/175 Partitions, Violations =        548
Routed  125/175 Partitions, Violations =        548
Routed  126/175 Partitions, Violations =        550
Routed  127/175 Partitions, Violations =        549
Routed  128/175 Partitions, Violations =        549
Routed  129/175 Partitions, Violations =        547
Routed  130/175 Partitions, Violations =        549
Routed  131/175 Partitions, Violations =        548
Routed  132/175 Partitions, Violations =        545
Routed  133/175 Partitions, Violations =        539
Routed  134/175 Partitions, Violations =        540
Routed  135/175 Partitions, Violations =        540
Routed  136/175 Partitions, Violations =        536
Routed  137/175 Partitions, Violations =        535
Routed  138/175 Partitions, Violations =        537
Routed  139/175 Partitions, Violations =        539
Routed  140/175 Partitions, Violations =        539
Routed  141/175 Partitions, Violations =        540
Routed  142/175 Partitions, Violations =        539
Routed  143/175 Partitions, Violations =        540
Routed  144/175 Partitions, Violations =        538
Routed  145/175 Partitions, Violations =        538
Routed  146/175 Partitions, Violations =        537
Routed  147/175 Partitions, Violations =        537
Routed  148/175 Partitions, Violations =        536
Routed  149/175 Partitions, Violations =        536
Routed  150/175 Partitions, Violations =        537
Routed  151/175 Partitions, Violations =        539
Routed  152/175 Partitions, Violations =        540
Routed  153/175 Partitions, Violations =        539
Routed  154/175 Partitions, Violations =        541
Routed  155/175 Partitions, Violations =        542
Routed  156/175 Partitions, Violations =        543
Routed  157/175 Partitions, Violations =        544
Routed  158/175 Partitions, Violations =        545
Routed  159/175 Partitions, Violations =        546
Routed  160/175 Partitions, Violations =        544
Routed  161/175 Partitions, Violations =        545
Routed  162/175 Partitions, Violations =        543
Routed  163/175 Partitions, Violations =        542
Routed  164/175 Partitions, Violations =        543
Routed  165/175 Partitions, Violations =        543
Routed  166/175 Partitions, Violations =        543
Routed  167/175 Partitions, Violations =        544
Routed  168/175 Partitions, Violations =        542
Routed  169/175 Partitions, Violations =        543
Routed  170/175 Partitions, Violations =        543
Routed  171/175 Partitions, Violations =        541
Routed  172/175 Partitions, Violations =        541
Routed  173/175 Partitions, Violations =        542
Routed  174/175 Partitions, Violations =        543
Routed  175/175 Partitions, Violations =        544

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      544
        Less than minimum area : 39
        Internal-only types : 505

[Iter 12] Elapsed real time: 0:02:37 
[Iter 12] Elapsed cpu  time: sys=0:00:01 usr=0:02:35 total=0:02:37
[Iter 12] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 12] Total (MB): Used   83  Alloctr  106  Proc 2616 

End DR iteration 12 with 175 parts

Start DR iteration 13: non-uniform partition
Routed  1/156 Partitions, Violations =  536
Routed  2/156 Partitions, Violations =  536
Routed  3/156 Partitions, Violations =  528
Routed  4/156 Partitions, Violations =  523
Routed  5/156 Partitions, Violations =  523
Routed  6/156 Partitions, Violations =  523
Routed  7/156 Partitions, Violations =  523
Routed  8/156 Partitions, Violations =  523
Routed  9/156 Partitions, Violations =  521
Routed  10/156 Partitions, Violations = 523
Routed  11/156 Partitions, Violations = 522
Routed  12/156 Partitions, Violations = 520
Routed  13/156 Partitions, Violations = 516
Routed  14/156 Partitions, Violations = 514
Routed  15/156 Partitions, Violations = 508
Routed  16/156 Partitions, Violations = 508
Routed  17/156 Partitions, Violations = 506
Routed  18/156 Partitions, Violations = 498
Routed  19/156 Partitions, Violations = 495
Routed  20/156 Partitions, Violations = 495
Routed  21/156 Partitions, Violations = 495
Routed  22/156 Partitions, Violations = 496
Routed  23/156 Partitions, Violations = 496
Routed  24/156 Partitions, Violations = 494
Routed  25/156 Partitions, Violations = 492
Routed  26/156 Partitions, Violations = 492
Routed  27/156 Partitions, Violations = 491
Routed  28/156 Partitions, Violations = 493
Routed  29/156 Partitions, Violations = 493
Routed  30/156 Partitions, Violations = 493
Routed  31/156 Partitions, Violations = 491
Routed  32/156 Partitions, Violations = 491
Routed  33/156 Partitions, Violations = 492
Routed  34/156 Partitions, Violations = 492
Routed  35/156 Partitions, Violations = 492
Routed  36/156 Partitions, Violations = 492
Routed  37/156 Partitions, Violations = 492
Routed  38/156 Partitions, Violations = 491
Routed  39/156 Partitions, Violations = 491
Routed  40/156 Partitions, Violations = 491
Routed  41/156 Partitions, Violations = 491
Routed  42/156 Partitions, Violations = 491
Routed  43/156 Partitions, Violations = 487
Routed  44/156 Partitions, Violations = 487
Routed  45/156 Partitions, Violations = 485
Routed  46/156 Partitions, Violations = 483
Routed  47/156 Partitions, Violations = 483
Routed  48/156 Partitions, Violations = 481
Routed  49/156 Partitions, Violations = 483
Routed  50/156 Partitions, Violations = 483
Routed  51/156 Partitions, Violations = 485
Routed  52/156 Partitions, Violations = 485
Routed  53/156 Partitions, Violations = 485
Routed  54/156 Partitions, Violations = 487
Routed  55/156 Partitions, Violations = 487
Routed  56/156 Partitions, Violations = 489
Routed  57/156 Partitions, Violations = 489
Routed  58/156 Partitions, Violations = 489
Routed  59/156 Partitions, Violations = 488
Routed  60/156 Partitions, Violations = 490
Routed  61/156 Partitions, Violations = 488
Routed  62/156 Partitions, Violations = 484
Routed  63/156 Partitions, Violations = 483
Routed  64/156 Partitions, Violations = 483
Routed  65/156 Partitions, Violations = 483
Routed  66/156 Partitions, Violations = 481
Routed  67/156 Partitions, Violations = 484
Routed  68/156 Partitions, Violations = 484
Routed  69/156 Partitions, Violations = 481
Routed  70/156 Partitions, Violations = 485
Routed  71/156 Partitions, Violations = 486
Routed  72/156 Partitions, Violations = 480
Routed  73/156 Partitions, Violations = 480
Routed  74/156 Partitions, Violations = 478
Routed  75/156 Partitions, Violations = 478
Routed  76/156 Partitions, Violations = 478
Routed  77/156 Partitions, Violations = 476
Routed  78/156 Partitions, Violations = 476
Routed  79/156 Partitions, Violations = 476
Routed  80/156 Partitions, Violations = 477
Routed  81/156 Partitions, Violations = 477
Routed  82/156 Partitions, Violations = 477
Routed  83/156 Partitions, Violations = 479
Routed  84/156 Partitions, Violations = 479
Routed  85/156 Partitions, Violations = 481
Routed  86/156 Partitions, Violations = 481
Routed  87/156 Partitions, Violations = 483
Routed  88/156 Partitions, Violations = 481
Routed  89/156 Partitions, Violations = 483
Routed  90/156 Partitions, Violations = 484
Routed  91/156 Partitions, Violations = 484
Routed  92/156 Partitions, Violations = 484
Routed  93/156 Partitions, Violations = 480
Routed  94/156 Partitions, Violations = 480
Routed  95/156 Partitions, Violations = 480
Routed  96/156 Partitions, Violations = 482
Routed  97/156 Partitions, Violations = 482
Routed  98/156 Partitions, Violations = 482
Routed  99/156 Partitions, Violations = 484
Routed  100/156 Partitions, Violations =        484
Routed  101/156 Partitions, Violations =        484
Routed  102/156 Partitions, Violations =        484
Routed  103/156 Partitions, Violations =        484
Routed  104/156 Partitions, Violations =        484
Routed  105/156 Partitions, Violations =        484
Routed  106/156 Partitions, Violations =        484
Routed  107/156 Partitions, Violations =        486
Routed  108/156 Partitions, Violations =        486
Routed  109/156 Partitions, Violations =        486
Routed  110/156 Partitions, Violations =        486
Routed  111/156 Partitions, Violations =        490
Routed  112/156 Partitions, Violations =        490
Routed  113/156 Partitions, Violations =        488
Routed  114/156 Partitions, Violations =        488
Routed  115/156 Partitions, Violations =        488
Routed  116/156 Partitions, Violations =        486
Routed  117/156 Partitions, Violations =        486
Routed  118/156 Partitions, Violations =        488
Routed  119/156 Partitions, Violations =        488
Routed  120/156 Partitions, Violations =        489
Routed  121/156 Partitions, Violations =        490
Routed  122/156 Partitions, Violations =        490
Routed  123/156 Partitions, Violations =        489
Routed  124/156 Partitions, Violations =        488
Routed  125/156 Partitions, Violations =        487
Routed  126/156 Partitions, Violations =        488
Routed  127/156 Partitions, Violations =        488
Routed  128/156 Partitions, Violations =        489
Routed  129/156 Partitions, Violations =        488
Routed  130/156 Partitions, Violations =        486
Routed  131/156 Partitions, Violations =        487
Routed  132/156 Partitions, Violations =        487
Routed  133/156 Partitions, Violations =        487
Routed  134/156 Partitions, Violations =        487
Routed  135/156 Partitions, Violations =        486
Routed  136/156 Partitions, Violations =        484
Routed  137/156 Partitions, Violations =        484
Routed  138/156 Partitions, Violations =        485
Routed  139/156 Partitions, Violations =        485
Routed  140/156 Partitions, Violations =        485
Routed  141/156 Partitions, Violations =        484
Routed  142/156 Partitions, Violations =        478
Routed  143/156 Partitions, Violations =        477
Routed  144/156 Partitions, Violations =        478
Routed  145/156 Partitions, Violations =        479
Routed  146/156 Partitions, Violations =        476
Routed  147/156 Partitions, Violations =        476
Routed  148/156 Partitions, Violations =        476
Routed  149/156 Partitions, Violations =        476
Routed  150/156 Partitions, Violations =        477
Routed  151/156 Partitions, Violations =        475
Routed  152/156 Partitions, Violations =        475
Routed  153/156 Partitions, Violations =        476
Routed  154/156 Partitions, Violations =        477
Routed  155/156 Partitions, Violations =        476
Routed  156/156 Partitions, Violations =        475

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      475
        Less than minimum area : 41
        Internal-only types : 434

[Iter 13] Elapsed real time: 0:02:42 
[Iter 13] Elapsed cpu  time: sys=0:00:01 usr=0:02:39 total=0:02:41
[Iter 13] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 13] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 13 with 156 parts

Start DR iteration 14: non-uniform partition
Routed  1/144 Partitions, Violations =  467
Routed  2/144 Partitions, Violations =  467
Routed  3/144 Partitions, Violations =  465
Routed  4/144 Partitions, Violations =  463
Routed  5/144 Partitions, Violations =  458
Routed  6/144 Partitions, Violations =  458
Routed  7/144 Partitions, Violations =  456
Routed  8/144 Partitions, Violations =  456
Routed  9/144 Partitions, Violations =  454
Routed  10/144 Partitions, Violations = 450
Routed  11/144 Partitions, Violations = 450
Routed  12/144 Partitions, Violations = 450
Routed  13/144 Partitions, Violations = 452
Routed  14/144 Partitions, Violations = 452
Routed  15/144 Partitions, Violations = 452
Routed  16/144 Partitions, Violations = 450
Routed  17/144 Partitions, Violations = 450
Routed  18/144 Partitions, Violations = 451
Routed  19/144 Partitions, Violations = 448
Routed  20/144 Partitions, Violations = 450
Routed  21/144 Partitions, Violations = 448
Routed  22/144 Partitions, Violations = 446
Routed  23/144 Partitions, Violations = 446
Routed  24/144 Partitions, Violations = 447
Routed  25/144 Partitions, Violations = 447
Routed  26/144 Partitions, Violations = 447
Routed  27/144 Partitions, Violations = 449
Routed  28/144 Partitions, Violations = 449
Routed  29/144 Partitions, Violations = 449
Routed  30/144 Partitions, Violations = 445
Routed  31/144 Partitions, Violations = 443
Routed  32/144 Partitions, Violations = 445
Routed  33/144 Partitions, Violations = 443
Routed  34/144 Partitions, Violations = 443
Routed  35/144 Partitions, Violations = 443
Routed  36/144 Partitions, Violations = 443
Routed  37/144 Partitions, Violations = 443
Routed  38/144 Partitions, Violations = 429
Routed  39/144 Partitions, Violations = 425
Routed  40/144 Partitions, Violations = 425
Routed  41/144 Partitions, Violations = 425
Routed  42/144 Partitions, Violations = 425
Routed  43/144 Partitions, Violations = 425
Routed  44/144 Partitions, Violations = 425
Routed  45/144 Partitions, Violations = 427
Routed  46/144 Partitions, Violations = 429
Routed  47/144 Partitions, Violations = 429
Routed  48/144 Partitions, Violations = 429
Routed  49/144 Partitions, Violations = 430
Routed  50/144 Partitions, Violations = 430
Routed  51/144 Partitions, Violations = 430
Routed  52/144 Partitions, Violations = 426
Routed  53/144 Partitions, Violations = 422
Routed  54/144 Partitions, Violations = 422
Routed  55/144 Partitions, Violations = 421
Routed  56/144 Partitions, Violations = 420
Routed  57/144 Partitions, Violations = 421
Routed  58/144 Partitions, Violations = 421
Routed  59/144 Partitions, Violations = 421
Routed  60/144 Partitions, Violations = 419
Routed  61/144 Partitions, Violations = 419
Routed  62/144 Partitions, Violations = 419
Routed  63/144 Partitions, Violations = 419
Routed  64/144 Partitions, Violations = 419
Routed  65/144 Partitions, Violations = 418
Routed  66/144 Partitions, Violations = 418
Routed  67/144 Partitions, Violations = 418
Routed  68/144 Partitions, Violations = 418
Routed  69/144 Partitions, Violations = 419
Routed  70/144 Partitions, Violations = 420
Routed  71/144 Partitions, Violations = 418
Routed  72/144 Partitions, Violations = 418
Routed  73/144 Partitions, Violations = 418
Routed  74/144 Partitions, Violations = 416
Routed  75/144 Partitions, Violations = 414
Routed  76/144 Partitions, Violations = 412
Routed  77/144 Partitions, Violations = 410
Routed  78/144 Partitions, Violations = 412
Routed  79/144 Partitions, Violations = 414
Routed  80/144 Partitions, Violations = 414
Routed  81/144 Partitions, Violations = 414
Routed  82/144 Partitions, Violations = 412
Routed  83/144 Partitions, Violations = 412
Routed  84/144 Partitions, Violations = 412
Routed  85/144 Partitions, Violations = 412
Routed  86/144 Partitions, Violations = 412
Routed  87/144 Partitions, Violations = 412
Routed  88/144 Partitions, Violations = 412
Routed  89/144 Partitions, Violations = 412
Routed  90/144 Partitions, Violations = 412
Routed  91/144 Partitions, Violations = 412
Routed  92/144 Partitions, Violations = 412
Routed  93/144 Partitions, Violations = 412
Routed  94/144 Partitions, Violations = 410
Routed  95/144 Partitions, Violations = 412
Routed  96/144 Partitions, Violations = 414
Routed  97/144 Partitions, Violations = 414
Routed  98/144 Partitions, Violations = 414
Routed  99/144 Partitions, Violations = 414
Routed  100/144 Partitions, Violations =        416
Routed  101/144 Partitions, Violations =        416
Routed  102/144 Partitions, Violations =        418
Routed  103/144 Partitions, Violations =        418
Routed  104/144 Partitions, Violations =        418
Routed  105/144 Partitions, Violations =        419
Routed  106/144 Partitions, Violations =        415
Routed  107/144 Partitions, Violations =        415
Routed  108/144 Partitions, Violations =        415
Routed  109/144 Partitions, Violations =        415
Routed  110/144 Partitions, Violations =        414
Routed  111/144 Partitions, Violations =        415
Routed  112/144 Partitions, Violations =        414
Routed  113/144 Partitions, Violations =        415
Routed  114/144 Partitions, Violations =        416
Routed  115/144 Partitions, Violations =        418
Routed  116/144 Partitions, Violations =        419
Routed  117/144 Partitions, Violations =        417
Routed  118/144 Partitions, Violations =        418
Routed  119/144 Partitions, Violations =        419
Routed  120/144 Partitions, Violations =        417
Routed  121/144 Partitions, Violations =        416
Routed  122/144 Partitions, Violations =        415
Routed  123/144 Partitions, Violations =        417
Routed  124/144 Partitions, Violations =        418
Routed  125/144 Partitions, Violations =        417
Routed  126/144 Partitions, Violations =        417
Routed  127/144 Partitions, Violations =        418
Routed  128/144 Partitions, Violations =        415
Routed  129/144 Partitions, Violations =        414
Routed  130/144 Partitions, Violations =        415
Routed  131/144 Partitions, Violations =        415
Routed  132/144 Partitions, Violations =        414
Routed  133/144 Partitions, Violations =        413
Routed  134/144 Partitions, Violations =        414
Routed  135/144 Partitions, Violations =        415
Routed  136/144 Partitions, Violations =        410
Routed  137/144 Partitions, Violations =        410
Routed  138/144 Partitions, Violations =        409
Routed  139/144 Partitions, Violations =        407
Routed  140/144 Partitions, Violations =        408
Routed  141/144 Partitions, Violations =        409
Routed  142/144 Partitions, Violations =        410
Routed  143/144 Partitions, Violations =        409
Routed  144/144 Partitions, Violations =        410

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      410
        Less than minimum area : 38
        Internal-only types : 372

[Iter 14] Elapsed real time: 0:02:46 
[Iter 14] Elapsed cpu  time: sys=0:00:02 usr=0:02:43 total=0:02:45
[Iter 14] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 14] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 14 with 144 parts

Start DR iteration 15: non-uniform partition
Routed  1/137 Partitions, Violations =  410
Routed  2/137 Partitions, Violations =  412
Routed  3/137 Partitions, Violations =  414
Routed  4/137 Partitions, Violations =  412
Routed  5/137 Partitions, Violations =  408
Routed  6/137 Partitions, Violations =  407
Routed  7/137 Partitions, Violations =  407
Routed  8/137 Partitions, Violations =  407
Routed  9/137 Partitions, Violations =  407
Routed  10/137 Partitions, Violations = 405
Routed  11/137 Partitions, Violations = 401
Routed  12/137 Partitions, Violations = 401
Routed  13/137 Partitions, Violations = 401
Routed  14/137 Partitions, Violations = 401
Routed  15/137 Partitions, Violations = 400
Routed  16/137 Partitions, Violations = 400
Routed  17/137 Partitions, Violations = 399
Routed  18/137 Partitions, Violations = 393
Routed  19/137 Partitions, Violations = 392
Routed  20/137 Partitions, Violations = 389
Routed  21/137 Partitions, Violations = 389
Routed  22/137 Partitions, Violations = 388
Routed  23/137 Partitions, Violations = 388
Routed  24/137 Partitions, Violations = 384
Routed  25/137 Partitions, Violations = 384
Routed  26/137 Partitions, Violations = 384
Routed  27/137 Partitions, Violations = 384
Routed  28/137 Partitions, Violations = 384
Routed  29/137 Partitions, Violations = 380
Routed  30/137 Partitions, Violations = 380
Routed  31/137 Partitions, Violations = 380
Routed  32/137 Partitions, Violations = 380
Routed  33/137 Partitions, Violations = 381
Routed  34/137 Partitions, Violations = 383
Routed  35/137 Partitions, Violations = 383
Routed  36/137 Partitions, Violations = 384
Routed  37/137 Partitions, Violations = 384
Routed  38/137 Partitions, Violations = 384
Routed  39/137 Partitions, Violations = 384
Routed  40/137 Partitions, Violations = 384
Routed  41/137 Partitions, Violations = 384
Routed  42/137 Partitions, Violations = 382
Routed  43/137 Partitions, Violations = 384
Routed  44/137 Partitions, Violations = 384
Routed  45/137 Partitions, Violations = 382
Routed  46/137 Partitions, Violations = 382
Routed  47/137 Partitions, Violations = 381
Routed  48/137 Partitions, Violations = 383
Routed  49/137 Partitions, Violations = 385
Routed  50/137 Partitions, Violations = 381
Routed  51/137 Partitions, Violations = 381
Routed  52/137 Partitions, Violations = 381
Routed  53/137 Partitions, Violations = 382
Routed  54/137 Partitions, Violations = 383
Routed  55/137 Partitions, Violations = 383
Routed  56/137 Partitions, Violations = 383
Routed  57/137 Partitions, Violations = 382
Routed  58/137 Partitions, Violations = 383
Routed  59/137 Partitions, Violations = 383
Routed  60/137 Partitions, Violations = 383
Routed  61/137 Partitions, Violations = 383
Routed  62/137 Partitions, Violations = 383
Routed  63/137 Partitions, Violations = 383
Routed  64/137 Partitions, Violations = 385
Routed  65/137 Partitions, Violations = 387
Routed  66/137 Partitions, Violations = 386
Routed  67/137 Partitions, Violations = 386
Routed  68/137 Partitions, Violations = 386
Routed  69/137 Partitions, Violations = 388
Routed  70/137 Partitions, Violations = 386
Routed  71/137 Partitions, Violations = 386
Routed  72/137 Partitions, Violations = 386
Routed  73/137 Partitions, Violations = 386
Routed  74/137 Partitions, Violations = 384
Routed  75/137 Partitions, Violations = 384
Routed  76/137 Partitions, Violations = 384
Routed  77/137 Partitions, Violations = 384
Routed  78/137 Partitions, Violations = 386
Routed  79/137 Partitions, Violations = 386
Routed  80/137 Partitions, Violations = 386
Routed  81/137 Partitions, Violations = 382
Routed  82/137 Partitions, Violations = 378
Routed  83/137 Partitions, Violations = 378
Routed  84/137 Partitions, Violations = 378
Routed  85/137 Partitions, Violations = 378
Routed  86/137 Partitions, Violations = 379
Routed  87/137 Partitions, Violations = 379
Routed  88/137 Partitions, Violations = 379
Routed  89/137 Partitions, Violations = 379
Routed  90/137 Partitions, Violations = 379
Routed  91/137 Partitions, Violations = 371
Routed  92/137 Partitions, Violations = 371
Routed  93/137 Partitions, Violations = 373
Routed  94/137 Partitions, Violations = 370
Routed  95/137 Partitions, Violations = 366
Routed  96/137 Partitions, Violations = 368
Routed  97/137 Partitions, Violations = 367
Routed  98/137 Partitions, Violations = 367
Routed  99/137 Partitions, Violations = 368
Routed  100/137 Partitions, Violations =        367
Routed  101/137 Partitions, Violations =        366
Routed  102/137 Partitions, Violations =        364
Routed  103/137 Partitions, Violations =        361
Routed  104/137 Partitions, Violations =        360
Routed  105/137 Partitions, Violations =        361
Routed  106/137 Partitions, Violations =        359
Routed  107/137 Partitions, Violations =        359
Routed  108/137 Partitions, Violations =        359
Routed  109/137 Partitions, Violations =        358
Routed  110/137 Partitions, Violations =        359
Routed  111/137 Partitions, Violations =        360
Routed  112/137 Partitions, Violations =        360
Routed  113/137 Partitions, Violations =        359
Routed  114/137 Partitions, Violations =        358
Routed  115/137 Partitions, Violations =        360
Routed  116/137 Partitions, Violations =        361
Routed  117/137 Partitions, Violations =        361
Routed  118/137 Partitions, Violations =        362
Routed  119/137 Partitions, Violations =        363
Routed  120/137 Partitions, Violations =        361
Routed  121/137 Partitions, Violations =        363
Routed  122/137 Partitions, Violations =        363
Routed  123/137 Partitions, Violations =        362
Routed  124/137 Partitions, Violations =        361
Routed  125/137 Partitions, Violations =        362
Routed  126/137 Partitions, Violations =        360
Routed  127/137 Partitions, Violations =        361
Routed  128/137 Partitions, Violations =        360
Routed  129/137 Partitions, Violations =        361
Routed  130/137 Partitions, Violations =        362
Routed  131/137 Partitions, Violations =        362
Routed  132/137 Partitions, Violations =        362
Routed  133/137 Partitions, Violations =        360
Routed  134/137 Partitions, Violations =        358
Routed  135/137 Partitions, Violations =        359
Routed  136/137 Partitions, Violations =        359
Routed  137/137 Partitions, Violations =        357

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      357
        Less than minimum area : 39
        Internal-only types : 318

[Iter 15] Elapsed real time: 0:02:50 
[Iter 15] Elapsed cpu  time: sys=0:00:02 usr=0:02:47 total=0:02:49
[Iter 15] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 15] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 15 with 137 parts

Start DR iteration 16: non-uniform partition
Routed  1/121 Partitions, Violations =  355
Routed  2/121 Partitions, Violations =  354
Routed  3/121 Partitions, Violations =  352
Routed  4/121 Partitions, Violations =  354
Routed  5/121 Partitions, Violations =  352
Routed  6/121 Partitions, Violations =  356
Routed  7/121 Partitions, Violations =  358
Routed  8/121 Partitions, Violations =  360
Routed  9/121 Partitions, Violations =  358
Routed  10/121 Partitions, Violations = 355
Routed  11/121 Partitions, Violations = 355
Routed  12/121 Partitions, Violations = 355
Routed  13/121 Partitions, Violations = 355
Routed  14/121 Partitions, Violations = 354
Routed  15/121 Partitions, Violations = 354
Routed  16/121 Partitions, Violations = 356
Routed  17/121 Partitions, Violations = 356
Routed  18/121 Partitions, Violations = 354
Routed  19/121 Partitions, Violations = 354
Routed  20/121 Partitions, Violations = 353
Routed  21/121 Partitions, Violations = 349
Routed  22/121 Partitions, Violations = 349
Routed  23/121 Partitions, Violations = 349
Routed  24/121 Partitions, Violations = 342
Routed  25/121 Partitions, Violations = 342
Routed  26/121 Partitions, Violations = 339
Routed  27/121 Partitions, Violations = 340
Routed  28/121 Partitions, Violations = 340
Routed  29/121 Partitions, Violations = 340
Routed  30/121 Partitions, Violations = 339
Routed  31/121 Partitions, Violations = 341
Routed  32/121 Partitions, Violations = 341
Routed  33/121 Partitions, Violations = 342
Routed  34/121 Partitions, Violations = 342
Routed  35/121 Partitions, Violations = 342
Routed  36/121 Partitions, Violations = 342
Routed  37/121 Partitions, Violations = 344
Routed  38/121 Partitions, Violations = 346
Routed  39/121 Partitions, Violations = 344
Routed  40/121 Partitions, Violations = 344
Routed  41/121 Partitions, Violations = 342
Routed  42/121 Partitions, Violations = 344
Routed  43/121 Partitions, Violations = 344
Routed  44/121 Partitions, Violations = 344
Routed  45/121 Partitions, Violations = 344
Routed  46/121 Partitions, Violations = 344
Routed  47/121 Partitions, Violations = 346
Routed  48/121 Partitions, Violations = 346
Routed  49/121 Partitions, Violations = 347
Routed  50/121 Partitions, Violations = 347
Routed  51/121 Partitions, Violations = 347
Routed  52/121 Partitions, Violations = 347
Routed  53/121 Partitions, Violations = 347
Routed  54/121 Partitions, Violations = 343
Routed  55/121 Partitions, Violations = 345
Routed  56/121 Partitions, Violations = 347
Routed  57/121 Partitions, Violations = 345
Routed  58/121 Partitions, Violations = 347
Routed  59/121 Partitions, Violations = 347
Routed  60/121 Partitions, Violations = 347
Routed  61/121 Partitions, Violations = 343
Routed  62/121 Partitions, Violations = 345
Routed  63/121 Partitions, Violations = 345
Routed  64/121 Partitions, Violations = 343
Routed  65/121 Partitions, Violations = 343
Routed  66/121 Partitions, Violations = 343
Routed  67/121 Partitions, Violations = 343
Routed  68/121 Partitions, Violations = 343
Routed  69/121 Partitions, Violations = 343
Routed  70/121 Partitions, Violations = 341
Routed  71/121 Partitions, Violations = 341
Routed  72/121 Partitions, Violations = 341
Routed  73/121 Partitions, Violations = 341
Routed  74/121 Partitions, Violations = 337
Routed  75/121 Partitions, Violations = 338
Routed  76/121 Partitions, Violations = 338
Routed  77/121 Partitions, Violations = 338
Routed  78/121 Partitions, Violations = 339
Routed  79/121 Partitions, Violations = 340
Routed  80/121 Partitions, Violations = 340
Routed  81/121 Partitions, Violations = 341
Routed  82/121 Partitions, Violations = 340
Routed  83/121 Partitions, Violations = 340
Routed  84/121 Partitions, Violations = 340
Routed  85/121 Partitions, Violations = 339
Routed  86/121 Partitions, Violations = 338
Routed  87/121 Partitions, Violations = 338
Routed  88/121 Partitions, Violations = 337
Routed  89/121 Partitions, Violations = 336
Routed  90/121 Partitions, Violations = 337
Routed  91/121 Partitions, Violations = 337
Routed  92/121 Partitions, Violations = 338
Routed  93/121 Partitions, Violations = 337
Routed  94/121 Partitions, Violations = 338
Routed  95/121 Partitions, Violations = 339
Routed  96/121 Partitions, Violations = 337
Routed  97/121 Partitions, Violations = 336
Routed  98/121 Partitions, Violations = 334
Routed  99/121 Partitions, Violations = 334
Routed  100/121 Partitions, Violations =        335
Routed  101/121 Partitions, Violations =        336
Routed  102/121 Partitions, Violations =        337
Routed  103/121 Partitions, Violations =        336
Routed  104/121 Partitions, Violations =        336
Routed  105/121 Partitions, Violations =        337
Routed  106/121 Partitions, Violations =        335
Routed  107/121 Partitions, Violations =        334
Routed  108/121 Partitions, Violations =        336
Routed  109/121 Partitions, Violations =        335
Routed  110/121 Partitions, Violations =        336
Routed  111/121 Partitions, Violations =        337
Routed  112/121 Partitions, Violations =        338
Routed  113/121 Partitions, Violations =        337
Routed  114/121 Partitions, Violations =        338
Routed  115/121 Partitions, Violations =        339
Routed  116/121 Partitions, Violations =        337
Routed  117/121 Partitions, Violations =        339
Routed  118/121 Partitions, Violations =        337
Routed  119/121 Partitions, Violations =        338
Routed  120/121 Partitions, Violations =        339
Routed  121/121 Partitions, Violations =        337

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      337
        Less than minimum area : 39
        Internal-only types : 298

[Iter 16] Elapsed real time: 0:02:53 
[Iter 16] Elapsed cpu  time: sys=0:00:02 usr=0:02:51 total=0:02:53
[Iter 16] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 16] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 16 with 121 parts

Start DR iteration 17: non-uniform partition
Routed  1/114 Partitions, Violations =  335
Routed  2/114 Partitions, Violations =  334
Routed  3/114 Partitions, Violations =  328
Routed  4/114 Partitions, Violations =  328
Routed  5/114 Partitions, Violations =  328
Routed  6/114 Partitions, Violations =  326
Routed  7/114 Partitions, Violations =  323
Routed  8/114 Partitions, Violations =  318
Routed  9/114 Partitions, Violations =  318
Routed  10/114 Partitions, Violations = 316
Routed  11/114 Partitions, Violations = 316
Routed  12/114 Partitions, Violations = 316
Routed  13/114 Partitions, Violations = 315
Routed  14/114 Partitions, Violations = 315
Routed  15/114 Partitions, Violations = 317
Routed  16/114 Partitions, Violations = 317
Routed  17/114 Partitions, Violations = 315
Routed  18/114 Partitions, Violations = 310
Routed  19/114 Partitions, Violations = 309
Routed  20/114 Partitions, Violations = 309
Routed  21/114 Partitions, Violations = 307
Routed  22/114 Partitions, Violations = 308
Routed  23/114 Partitions, Violations = 308
Routed  24/114 Partitions, Violations = 310
Routed  25/114 Partitions, Violations = 310
Routed  26/114 Partitions, Violations = 310
Routed  27/114 Partitions, Violations = 309
Routed  28/114 Partitions, Violations = 310
Routed  29/114 Partitions, Violations = 308
Routed  30/114 Partitions, Violations = 305
Routed  31/114 Partitions, Violations = 303
Routed  32/114 Partitions, Violations = 303
Routed  33/114 Partitions, Violations = 305
Routed  34/114 Partitions, Violations = 303
Routed  35/114 Partitions, Violations = 303
Routed  36/114 Partitions, Violations = 303
Routed  37/114 Partitions, Violations = 303
Routed  38/114 Partitions, Violations = 299
Routed  39/114 Partitions, Violations = 299
Routed  40/114 Partitions, Violations = 297
Routed  41/114 Partitions, Violations = 295
Routed  42/114 Partitions, Violations = 295
Routed  43/114 Partitions, Violations = 295
Routed  44/114 Partitions, Violations = 295
Routed  45/114 Partitions, Violations = 295
Routed  46/114 Partitions, Violations = 293
Routed  47/114 Partitions, Violations = 291
Routed  48/114 Partitions, Violations = 291
Routed  49/114 Partitions, Violations = 293
Routed  50/114 Partitions, Violations = 295
Routed  51/114 Partitions, Violations = 296
Routed  52/114 Partitions, Violations = 298
Routed  53/114 Partitions, Violations = 298
Routed  54/114 Partitions, Violations = 294
Routed  55/114 Partitions, Violations = 294
Routed  56/114 Partitions, Violations = 294
Routed  57/114 Partitions, Violations = 294
Routed  58/114 Partitions, Violations = 294
Routed  59/114 Partitions, Violations = 294
Routed  60/114 Partitions, Violations = 295
Routed  61/114 Partitions, Violations = 297
Routed  62/114 Partitions, Violations = 297
Routed  63/114 Partitions, Violations = 297
Routed  64/114 Partitions, Violations = 297
Routed  65/114 Partitions, Violations = 297
Routed  66/114 Partitions, Violations = 293
Routed  67/114 Partitions, Violations = 293
Routed  68/114 Partitions, Violations = 293
Routed  69/114 Partitions, Violations = 293
Routed  70/114 Partitions, Violations = 289
Routed  71/114 Partitions, Violations = 289
Routed  72/114 Partitions, Violations = 289
Routed  73/114 Partitions, Violations = 289
Routed  74/114 Partitions, Violations = 289
Routed  75/114 Partitions, Violations = 289
Routed  76/114 Partitions, Violations = 289
Routed  77/114 Partitions, Violations = 288
Routed  78/114 Partitions, Violations = 288
Routed  79/114 Partitions, Violations = 288
Routed  80/114 Partitions, Violations = 288
Routed  81/114 Partitions, Violations = 289
Routed  82/114 Partitions, Violations = 288
Routed  83/114 Partitions, Violations = 289
Routed  84/114 Partitions, Violations = 290
Routed  85/114 Partitions, Violations = 291
Routed  86/114 Partitions, Violations = 292
Routed  87/114 Partitions, Violations = 292
Routed  88/114 Partitions, Violations = 290
Routed  89/114 Partitions, Violations = 288
Routed  90/114 Partitions, Violations = 289
Routed  91/114 Partitions, Violations = 290
Routed  92/114 Partitions, Violations = 288
Routed  93/114 Partitions, Violations = 290
Routed  94/114 Partitions, Violations = 291
Routed  95/114 Partitions, Violations = 289
Routed  96/114 Partitions, Violations = 288
Routed  97/114 Partitions, Violations = 289
Routed  98/114 Partitions, Violations = 288
Routed  99/114 Partitions, Violations = 288
Routed  100/114 Partitions, Violations =        287
Routed  101/114 Partitions, Violations =        287
Routed  102/114 Partitions, Violations =        287
Routed  103/114 Partitions, Violations =        288
Routed  104/114 Partitions, Violations =        287
Routed  105/114 Partitions, Violations =        287
Routed  106/114 Partitions, Violations =        286
Routed  107/114 Partitions, Violations =        286
Routed  108/114 Partitions, Violations =        286
Routed  109/114 Partitions, Violations =        288
Routed  110/114 Partitions, Violations =        289
Routed  111/114 Partitions, Violations =        288
Routed  112/114 Partitions, Violations =        288
Routed  113/114 Partitions, Violations =        289
Routed  114/114 Partitions, Violations =        290

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      290
        Less than minimum area : 38
        Internal-only types : 252

[Iter 17] Elapsed real time: 0:02:56 
[Iter 17] Elapsed cpu  time: sys=0:00:02 usr=0:02:54 total=0:02:56
[Iter 17] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 17] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 17 with 114 parts

Start DR iteration 18: non-uniform partition
Routed  1/107 Partitions, Violations =  290
Routed  2/107 Partitions, Violations =  288
Routed  3/107 Partitions, Violations =  290
Routed  4/107 Partitions, Violations =  284
Routed  5/107 Partitions, Violations =  286
Routed  6/107 Partitions, Violations =  284
Routed  7/107 Partitions, Violations =  282
Routed  8/107 Partitions, Violations =  279
Routed  9/107 Partitions, Violations =  279
Routed  10/107 Partitions, Violations = 281
Routed  11/107 Partitions, Violations = 281
Routed  12/107 Partitions, Violations = 283
Routed  13/107 Partitions, Violations = 283
Routed  14/107 Partitions, Violations = 283
Routed  15/107 Partitions, Violations = 283
Routed  16/107 Partitions, Violations = 283
Routed  17/107 Partitions, Violations = 286
Routed  18/107 Partitions, Violations = 286
Routed  19/107 Partitions, Violations = 286
Routed  20/107 Partitions, Violations = 286
Routed  21/107 Partitions, Violations = 286
Routed  22/107 Partitions, Violations = 286
Routed  23/107 Partitions, Violations = 286
Routed  24/107 Partitions, Violations = 285
Routed  25/107 Partitions, Violations = 283
Routed  26/107 Partitions, Violations = 283
Routed  27/107 Partitions, Violations = 281
Routed  28/107 Partitions, Violations = 279
Routed  29/107 Partitions, Violations = 279
Routed  30/107 Partitions, Violations = 273
Routed  31/107 Partitions, Violations = 273
Routed  32/107 Partitions, Violations = 273
Routed  33/107 Partitions, Violations = 271
Routed  34/107 Partitions, Violations = 271
Routed  35/107 Partitions, Violations = 271
Routed  36/107 Partitions, Violations = 269
Routed  37/107 Partitions, Violations = 269
Routed  38/107 Partitions, Violations = 267
Routed  39/107 Partitions, Violations = 267
Routed  40/107 Partitions, Violations = 267
Routed  41/107 Partitions, Violations = 266
Routed  42/107 Partitions, Violations = 266
Routed  43/107 Partitions, Violations = 265
Routed  44/107 Partitions, Violations = 262
Routed  45/107 Partitions, Violations = 262
Routed  46/107 Partitions, Violations = 262
Routed  47/107 Partitions, Violations = 264
Routed  48/107 Partitions, Violations = 264
Routed  49/107 Partitions, Violations = 264
Routed  50/107 Partitions, Violations = 262
Routed  51/107 Partitions, Violations = 262
Routed  52/107 Partitions, Violations = 260
Routed  53/107 Partitions, Violations = 260
Routed  54/107 Partitions, Violations = 260
Routed  55/107 Partitions, Violations = 260
Routed  56/107 Partitions, Violations = 260
Routed  57/107 Partitions, Violations = 260
Routed  58/107 Partitions, Violations = 260
Routed  59/107 Partitions, Violations = 260
Routed  60/107 Partitions, Violations = 260
Routed  61/107 Partitions, Violations = 260
Routed  62/107 Partitions, Violations = 258
Routed  63/107 Partitions, Violations = 258
Routed  64/107 Partitions, Violations = 257
Routed  65/107 Partitions, Violations = 257
Routed  66/107 Partitions, Violations = 255
Routed  67/107 Partitions, Violations = 255
Routed  68/107 Partitions, Violations = 260
Routed  69/107 Partitions, Violations = 258
Routed  70/107 Partitions, Violations = 258
Routed  71/107 Partitions, Violations = 258
Routed  72/107 Partitions, Violations = 258
Routed  73/107 Partitions, Violations = 258
Routed  74/107 Partitions, Violations = 258
Routed  75/107 Partitions, Violations = 259
Routed  76/107 Partitions, Violations = 260
Routed  77/107 Partitions, Violations = 260
Routed  78/107 Partitions, Violations = 261
Routed  79/107 Partitions, Violations = 262
Routed  80/107 Partitions, Violations = 263
Routed  81/107 Partitions, Violations = 264
Routed  82/107 Partitions, Violations = 263
Routed  83/107 Partitions, Violations = 261
Routed  84/107 Partitions, Violations = 260
Routed  85/107 Partitions, Violations = 258
Routed  86/107 Partitions, Violations = 259
Routed  87/107 Partitions, Violations = 258
Routed  88/107 Partitions, Violations = 256
Routed  89/107 Partitions, Violations = 256
Routed  90/107 Partitions, Violations = 254
Routed  91/107 Partitions, Violations = 253
Routed  92/107 Partitions, Violations = 254
Routed  93/107 Partitions, Violations = 253
Routed  94/107 Partitions, Violations = 251
Routed  95/107 Partitions, Violations = 249
Routed  96/107 Partitions, Violations = 249
Routed  97/107 Partitions, Violations = 250
Routed  98/107 Partitions, Violations = 251
Routed  99/107 Partitions, Violations = 248
Routed  100/107 Partitions, Violations =        249
Routed  101/107 Partitions, Violations =        248
Routed  102/107 Partitions, Violations =        250
Routed  103/107 Partitions, Violations =        250
Routed  104/107 Partitions, Violations =        251
Routed  105/107 Partitions, Violations =        252
Routed  106/107 Partitions, Violations =        251
Routed  107/107 Partitions, Violations =        252

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      252
        Less than minimum area : 38
        Internal-only types : 214

[Iter 18] Elapsed real time: 0:02:59 
[Iter 18] Elapsed cpu  time: sys=0:00:02 usr=0:02:57 total=0:02:59
[Iter 18] Stage (MB): Used  -10  Alloctr   11  Proc    0 
[Iter 18] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 18 with 107 parts

Start DR iteration 19: non-uniform partition
Routed  1/99 Partitions, Violations =   248
Routed  2/99 Partitions, Violations =   256
Routed  3/99 Partitions, Violations =   251
Routed  4/99 Partitions, Violations =   248
Routed  5/99 Partitions, Violations =   246
Routed  6/99 Partitions, Violations =   244
Routed  7/99 Partitions, Violations =   240
Routed  8/99 Partitions, Violations =   240
Routed  9/99 Partitions, Violations =   239
Routed  10/99 Partitions, Violations =  239
Routed  11/99 Partitions, Violations =  241
Routed  12/99 Partitions, Violations =  239
Routed  13/99 Partitions, Violations =  239
Routed  14/99 Partitions, Violations =  239
Routed  15/99 Partitions, Violations =  239
Routed  16/99 Partitions, Violations =  240
Routed  17/99 Partitions, Violations =  240
Routed  18/99 Partitions, Violations =  240
Routed  19/99 Partitions, Violations =  240
Routed  20/99 Partitions, Violations =  240
Routed  21/99 Partitions, Violations =  240
Routed  22/99 Partitions, Violations =  242
Routed  23/99 Partitions, Violations =  240
Routed  24/99 Partitions, Violations =  240
Routed  25/99 Partitions, Violations =  240
Routed  26/99 Partitions, Violations =  240
Routed  27/99 Partitions, Violations =  240
Routed  28/99 Partitions, Violations =  238
Routed  29/99 Partitions, Violations =  236
Routed  30/99 Partitions, Violations =  236
Routed  31/99 Partitions, Violations =  234
Routed  32/99 Partitions, Violations =  234
Routed  33/99 Partitions, Violations =  234
Routed  34/99 Partitions, Violations =  234
Routed  35/99 Partitions, Violations =  234
Routed  36/99 Partitions, Violations =  234
Routed  37/99 Partitions, Violations =  234
Routed  38/99 Partitions, Violations =  230
Routed  39/99 Partitions, Violations =  228
Routed  40/99 Partitions, Violations =  226
Routed  41/99 Partitions, Violations =  226
Routed  42/99 Partitions, Violations =  226
Routed  43/99 Partitions, Violations =  226
Routed  44/99 Partitions, Violations =  226
Routed  45/99 Partitions, Violations =  226
Routed  46/99 Partitions, Violations =  224
Routed  47/99 Partitions, Violations =  224
Routed  48/99 Partitions, Violations =  224
Routed  49/99 Partitions, Violations =  224
Routed  50/99 Partitions, Violations =  226
Routed  51/99 Partitions, Violations =  226
Routed  52/99 Partitions, Violations =  226
Routed  53/99 Partitions, Violations =  226
Routed  54/99 Partitions, Violations =  226
Routed  55/99 Partitions, Violations =  226
Routed  56/99 Partitions, Violations =  226
Routed  57/99 Partitions, Violations =  226
Routed  58/99 Partitions, Violations =  225
Routed  59/99 Partitions, Violations =  227
Routed  60/99 Partitions, Violations =  225
Routed  61/99 Partitions, Violations =  225
Routed  62/99 Partitions, Violations =  225
Routed  63/99 Partitions, Violations =  225
Routed  64/99 Partitions, Violations =  225
Routed  65/99 Partitions, Violations =  227
Routed  66/99 Partitions, Violations =  225
Routed  67/99 Partitions, Violations =  223
Routed  68/99 Partitions, Violations =  223
Routed  69/99 Partitions, Violations =  223
Routed  70/99 Partitions, Violations =  224
Routed  71/99 Partitions, Violations =  224
Routed  72/99 Partitions, Violations =  223
Routed  73/99 Partitions, Violations =  225
Routed  74/99 Partitions, Violations =  225
Routed  75/99 Partitions, Violations =  225
Routed  76/99 Partitions, Violations =  225
Routed  77/99 Partitions, Violations =  226
Routed  78/99 Partitions, Violations =  226
Routed  79/99 Partitions, Violations =  224
Routed  80/99 Partitions, Violations =  222
Routed  81/99 Partitions, Violations =  223
Routed  82/99 Partitions, Violations =  222
Routed  83/99 Partitions, Violations =  223
Routed  84/99 Partitions, Violations =  224
Routed  85/99 Partitions, Violations =  225
Routed  86/99 Partitions, Violations =  224
Routed  87/99 Partitions, Violations =  224
Routed  88/99 Partitions, Violations =  225
Routed  89/99 Partitions, Violations =  226
Routed  90/99 Partitions, Violations =  227
Routed  91/99 Partitions, Violations =  227
Routed  92/99 Partitions, Violations =  228
Routed  93/99 Partitions, Violations =  226
Routed  94/99 Partitions, Violations =  226
Routed  95/99 Partitions, Violations =  227
Routed  96/99 Partitions, Violations =  228
Routed  97/99 Partitions, Violations =  227
Routed  98/99 Partitions, Violations =  227
Routed  99/99 Partitions, Violations =  228

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      228
        Less than minimum area : 35
        Internal-only types : 193

[Iter 19] Elapsed real time: 0:03:02 
[Iter 19] Elapsed cpu  time: sys=0:00:02 usr=0:03:00 total=0:03:02
[Iter 19] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 19] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 19 with 99 parts

Start DR iteration 20: non-uniform partition
Routed  1/89 Partitions, Violations =   214
Routed  2/89 Partitions, Violations =   212
Routed  3/89 Partitions, Violations =   210
Routed  4/89 Partitions, Violations =   210
Routed  5/89 Partitions, Violations =   209
Routed  6/89 Partitions, Violations =   209
Routed  7/89 Partitions, Violations =   207
Routed  8/89 Partitions, Violations =   207
Routed  9/89 Partitions, Violations =   209
Routed  10/89 Partitions, Violations =  209
Routed  11/89 Partitions, Violations =  209
Routed  12/89 Partitions, Violations =  209
Routed  13/89 Partitions, Violations =  210
Routed  14/89 Partitions, Violations =  205
Routed  15/89 Partitions, Violations =  207
Routed  16/89 Partitions, Violations =  209
Routed  17/89 Partitions, Violations =  209
Routed  18/89 Partitions, Violations =  205
Routed  19/89 Partitions, Violations =  205
Routed  20/89 Partitions, Violations =  205
Routed  21/89 Partitions, Violations =  207
Routed  22/89 Partitions, Violations =  205
Routed  23/89 Partitions, Violations =  206
Routed  24/89 Partitions, Violations =  206
Routed  25/89 Partitions, Violations =  208
Routed  26/89 Partitions, Violations =  208
Routed  27/89 Partitions, Violations =  208
Routed  28/89 Partitions, Violations =  210
Routed  29/89 Partitions, Violations =  210
Routed  30/89 Partitions, Violations =  210
Routed  31/89 Partitions, Violations =  208
Routed  32/89 Partitions, Violations =  208
Routed  33/89 Partitions, Violations =  208
Routed  34/89 Partitions, Violations =  205
Routed  35/89 Partitions, Violations =  207
Routed  36/89 Partitions, Violations =  206
Routed  37/89 Partitions, Violations =  206
Routed  38/89 Partitions, Violations =  205
Routed  39/89 Partitions, Violations =  207
Routed  40/89 Partitions, Violations =  206
Routed  41/89 Partitions, Violations =  208
Routed  42/89 Partitions, Violations =  208
Routed  43/89 Partitions, Violations =  208
Routed  44/89 Partitions, Violations =  206
Routed  45/89 Partitions, Violations =  206
Routed  46/89 Partitions, Violations =  206
Routed  47/89 Partitions, Violations =  202
Routed  48/89 Partitions, Violations =  202
Routed  49/89 Partitions, Violations =  203
Routed  50/89 Partitions, Violations =  203
Routed  51/89 Partitions, Violations =  205
Routed  52/89 Partitions, Violations =  205
Routed  53/89 Partitions, Violations =  205
Routed  54/89 Partitions, Violations =  205
Routed  55/89 Partitions, Violations =  205
Routed  56/89 Partitions, Violations =  205
Routed  57/89 Partitions, Violations =  206
Routed  58/89 Partitions, Violations =  205
Routed  59/89 Partitions, Violations =  206
Routed  60/89 Partitions, Violations =  203
Routed  61/89 Partitions, Violations =  204
Routed  62/89 Partitions, Violations =  203
Routed  63/89 Partitions, Violations =  203
Routed  64/89 Partitions, Violations =  204
Routed  65/89 Partitions, Violations =  205
Routed  66/89 Partitions, Violations =  204
Routed  67/89 Partitions, Violations =  205
Routed  68/89 Partitions, Violations =  204
Routed  69/89 Partitions, Violations =  203
Routed  70/89 Partitions, Violations =  204
Routed  71/89 Partitions, Violations =  205
Routed  72/89 Partitions, Violations =  203
Routed  73/89 Partitions, Violations =  204
Routed  74/89 Partitions, Violations =  202
Routed  75/89 Partitions, Violations =  204
Routed  76/89 Partitions, Violations =  204
Routed  77/89 Partitions, Violations =  205
Routed  78/89 Partitions, Violations =  204
Routed  79/89 Partitions, Violations =  205
Routed  80/89 Partitions, Violations =  204
Routed  81/89 Partitions, Violations =  206
Routed  82/89 Partitions, Violations =  206
Routed  83/89 Partitions, Violations =  205
Routed  84/89 Partitions, Violations =  206
Routed  85/89 Partitions, Violations =  206
Routed  86/89 Partitions, Violations =  207
Routed  87/89 Partitions, Violations =  207
Routed  88/89 Partitions, Violations =  206
Routed  89/89 Partitions, Violations =  207

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      207
        Less than minimum area : 35
        Internal-only types : 172

[Iter 20] Elapsed real time: 0:03:05 
[Iter 20] Elapsed cpu  time: sys=0:00:02 usr=0:03:02 total=0:03:05
[Iter 20] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 20] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 20 with 89 parts

Start DR iteration 21: non-uniform partition
Routed  1/86 Partitions, Violations =   196
Routed  2/86 Partitions, Violations =   196
Routed  3/86 Partitions, Violations =   196
Routed  4/86 Partitions, Violations =   196
Routed  5/86 Partitions, Violations =   196
Routed  6/86 Partitions, Violations =   196
Routed  7/86 Partitions, Violations =   196
Routed  8/86 Partitions, Violations =   192
Routed  9/86 Partitions, Violations =   190
Routed  10/86 Partitions, Violations =  187
Routed  11/86 Partitions, Violations =  188
Routed  12/86 Partitions, Violations =  186
Routed  13/86 Partitions, Violations =  180
Routed  14/86 Partitions, Violations =  180
Routed  15/86 Partitions, Violations =  178
Routed  16/86 Partitions, Violations =  179
Routed  17/86 Partitions, Violations =  179
Routed  18/86 Partitions, Violations =  178
Routed  19/86 Partitions, Violations =  176
Routed  20/86 Partitions, Violations =  175
Routed  21/86 Partitions, Violations =  174
Routed  22/86 Partitions, Violations =  174
Routed  23/86 Partitions, Violations =  172
Routed  24/86 Partitions, Violations =  174
Routed  25/86 Partitions, Violations =  174
Routed  26/86 Partitions, Violations =  172
Routed  27/86 Partitions, Violations =  169
Routed  28/86 Partitions, Violations =  169
Routed  29/86 Partitions, Violations =  165
Routed  30/86 Partitions, Violations =  163
Routed  31/86 Partitions, Violations =  159
Routed  32/86 Partitions, Violations =  157
Routed  33/86 Partitions, Violations =  157
Routed  34/86 Partitions, Violations =  157
Routed  35/86 Partitions, Violations =  153
Routed  36/86 Partitions, Violations =  153
Routed  37/86 Partitions, Violations =  153
Routed  38/86 Partitions, Violations =  153
Routed  39/86 Partitions, Violations =  153
Routed  40/86 Partitions, Violations =  155
Routed  41/86 Partitions, Violations =  155
Routed  42/86 Partitions, Violations =  155
Routed  43/86 Partitions, Violations =  155
Routed  44/86 Partitions, Violations =  155
Routed  45/86 Partitions, Violations =  153
Routed  46/86 Partitions, Violations =  155
Routed  47/86 Partitions, Violations =  155
Routed  48/86 Partitions, Violations =  153
Routed  49/86 Partitions, Violations =  155
Routed  50/86 Partitions, Violations =  154
Routed  51/86 Partitions, Violations =  154
Routed  52/86 Partitions, Violations =  154
Routed  53/86 Partitions, Violations =  155
Routed  54/86 Partitions, Violations =  156
Routed  55/86 Partitions, Violations =  155
Routed  56/86 Partitions, Violations =  155
Routed  57/86 Partitions, Violations =  154
Routed  58/86 Partitions, Violations =  152
Routed  59/86 Partitions, Violations =  152
Routed  60/86 Partitions, Violations =  153
Routed  61/86 Partitions, Violations =  152
Routed  62/86 Partitions, Violations =  151
Routed  63/86 Partitions, Violations =  152
Routed  64/86 Partitions, Violations =  150
Routed  65/86 Partitions, Violations =  150
Routed  66/86 Partitions, Violations =  151
Routed  67/86 Partitions, Violations =  152
Routed  68/86 Partitions, Violations =  150
Routed  69/86 Partitions, Violations =  151
Routed  70/86 Partitions, Violations =  150
Routed  71/86 Partitions, Violations =  148
Routed  72/86 Partitions, Violations =  149
Routed  73/86 Partitions, Violations =  149
Routed  74/86 Partitions, Violations =  149
Routed  75/86 Partitions, Violations =  151
Routed  76/86 Partitions, Violations =  150
Routed  77/86 Partitions, Violations =  150
Routed  78/86 Partitions, Violations =  150
Routed  79/86 Partitions, Violations =  151
Routed  80/86 Partitions, Violations =  150
Routed  81/86 Partitions, Violations =  149
Routed  82/86 Partitions, Violations =  150
Routed  83/86 Partitions, Violations =  150
Routed  84/86 Partitions, Violations =  150
Routed  85/86 Partitions, Violations =  149
Routed  86/86 Partitions, Violations =  148

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      148
        Less than minimum area : 36
        Internal-only types : 112

[Iter 21] Elapsed real time: 0:03:08 
[Iter 21] Elapsed cpu  time: sys=0:00:02 usr=0:03:05 total=0:03:07
[Iter 21] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 21] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 21 with 86 parts

Start DR iteration 22: non-uniform partition
Routed  1/81 Partitions, Violations =   146
Routed  2/81 Partitions, Violations =   144
Routed  3/81 Partitions, Violations =   144
Routed  4/81 Partitions, Violations =   143
Routed  5/81 Partitions, Violations =   143
Routed  6/81 Partitions, Violations =   141
Routed  7/81 Partitions, Violations =   142
Routed  8/81 Partitions, Violations =   140
Routed  9/81 Partitions, Violations =   141
Routed  10/81 Partitions, Violations =  141
Routed  11/81 Partitions, Violations =  134
Routed  12/81 Partitions, Violations =  134
Routed  13/81 Partitions, Violations =  133
Routed  14/81 Partitions, Violations =  133
Routed  15/81 Partitions, Violations =  132
Routed  16/81 Partitions, Violations =  128
Routed  17/81 Partitions, Violations =  128
Routed  18/81 Partitions, Violations =  128
Routed  19/81 Partitions, Violations =  126
Routed  20/81 Partitions, Violations =  126
Routed  21/81 Partitions, Violations =  126
Routed  22/81 Partitions, Violations =  126
Routed  23/81 Partitions, Violations =  126
Routed  24/81 Partitions, Violations =  124
Routed  25/81 Partitions, Violations =  125
Routed  26/81 Partitions, Violations =  127
Routed  27/81 Partitions, Violations =  125
Routed  28/81 Partitions, Violations =  125
Routed  29/81 Partitions, Violations =  123
Routed  30/81 Partitions, Violations =  121
Routed  31/81 Partitions, Violations =  119
Routed  32/81 Partitions, Violations =  117
Routed  33/81 Partitions, Violations =  117
Routed  34/81 Partitions, Violations =  117
Routed  35/81 Partitions, Violations =  117
Routed  36/81 Partitions, Violations =  117
Routed  37/81 Partitions, Violations =  119
Routed  38/81 Partitions, Violations =  119
Routed  39/81 Partitions, Violations =  121
Routed  40/81 Partitions, Violations =  120
Routed  41/81 Partitions, Violations =  121
Routed  42/81 Partitions, Violations =  121
Routed  43/81 Partitions, Violations =  122
Routed  44/81 Partitions, Violations =  122
Routed  45/81 Partitions, Violations =  123
Routed  46/81 Partitions, Violations =  122
Routed  47/81 Partitions, Violations =  121
Routed  48/81 Partitions, Violations =  120
Routed  49/81 Partitions, Violations =  120
Routed  50/81 Partitions, Violations =  119
Routed  51/81 Partitions, Violations =  120
Routed  52/81 Partitions, Violations =  121
Routed  53/81 Partitions, Violations =  122
Routed  54/81 Partitions, Violations =  123
Routed  55/81 Partitions, Violations =  124
Routed  56/81 Partitions, Violations =  124
Routed  57/81 Partitions, Violations =  122
Routed  58/81 Partitions, Violations =  121
Routed  59/81 Partitions, Violations =  120
Routed  60/81 Partitions, Violations =  118
Routed  61/81 Partitions, Violations =  117
Routed  62/81 Partitions, Violations =  119
Routed  63/81 Partitions, Violations =  118
Routed  64/81 Partitions, Violations =  119
Routed  65/81 Partitions, Violations =  118
Routed  66/81 Partitions, Violations =  120
Routed  67/81 Partitions, Violations =  121
Routed  68/81 Partitions, Violations =  120
Routed  69/81 Partitions, Violations =  119
Routed  70/81 Partitions, Violations =  118
Routed  71/81 Partitions, Violations =  119
Routed  72/81 Partitions, Violations =  120
Routed  73/81 Partitions, Violations =  119
Routed  74/81 Partitions, Violations =  118
Routed  75/81 Partitions, Violations =  116
Routed  76/81 Partitions, Violations =  117
Routed  77/81 Partitions, Violations =  118
Routed  78/81 Partitions, Violations =  119
Routed  79/81 Partitions, Violations =  120
Routed  80/81 Partitions, Violations =  119
Routed  81/81 Partitions, Violations =  120

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      120
        Less than minimum area : 35
        Internal-only types : 85

[Iter 22] Elapsed real time: 0:03:10 
[Iter 22] Elapsed cpu  time: sys=0:00:02 usr=0:03:07 total=0:03:10
[Iter 22] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 22] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 22 with 81 parts

Start DR iteration 23: non-uniform partition
Routed  1/64 Partitions, Violations =   116
Routed  2/64 Partitions, Violations =   116
Routed  3/64 Partitions, Violations =   116
Routed  4/64 Partitions, Violations =   116
Routed  5/64 Partitions, Violations =   113
Routed  6/64 Partitions, Violations =   113
Routed  7/64 Partitions, Violations =   113
Routed  8/64 Partitions, Violations =   114
Routed  9/64 Partitions, Violations =   114
Routed  10/64 Partitions, Violations =  114
Routed  11/64 Partitions, Violations =  114
Routed  12/64 Partitions, Violations =  114
Routed  13/64 Partitions, Violations =  112
Routed  14/64 Partitions, Violations =  111
Routed  15/64 Partitions, Violations =  111
Routed  16/64 Partitions, Violations =  111
Routed  17/64 Partitions, Violations =  111
Routed  18/64 Partitions, Violations =  111
Routed  19/64 Partitions, Violations =  113
Routed  20/64 Partitions, Violations =  113
Routed  21/64 Partitions, Violations =  109
Routed  22/64 Partitions, Violations =  107
Routed  23/64 Partitions, Violations =  109
Routed  24/64 Partitions, Violations =  106
Routed  25/64 Partitions, Violations =  106
Routed  26/64 Partitions, Violations =  106
Routed  27/64 Partitions, Violations =  107
Routed  28/64 Partitions, Violations =  106
Routed  29/64 Partitions, Violations =  107
Routed  30/64 Partitions, Violations =  107
Routed  31/64 Partitions, Violations =  105
Routed  32/64 Partitions, Violations =  106
Routed  33/64 Partitions, Violations =  105
Routed  34/64 Partitions, Violations =  105
Routed  35/64 Partitions, Violations =  106
Routed  36/64 Partitions, Violations =  104
Routed  37/64 Partitions, Violations =  105
Routed  38/64 Partitions, Violations =  104
Routed  39/64 Partitions, Violations =  105
Routed  40/64 Partitions, Violations =  103
Routed  41/64 Partitions, Violations =  102
Routed  42/64 Partitions, Violations =  103
Routed  43/64 Partitions, Violations =  102
Routed  44/64 Partitions, Violations =  103
Routed  45/64 Partitions, Violations =  102
Routed  46/64 Partitions, Violations =  99
Routed  47/64 Partitions, Violations =  98
Routed  48/64 Partitions, Violations =  99
Routed  49/64 Partitions, Violations =  98
Routed  50/64 Partitions, Violations =  98
Routed  51/64 Partitions, Violations =  99
Routed  52/64 Partitions, Violations =  99
Routed  53/64 Partitions, Violations =  98
Routed  54/64 Partitions, Violations =  99
Routed  55/64 Partitions, Violations =  98
Routed  56/64 Partitions, Violations =  98
Routed  57/64 Partitions, Violations =  99
Routed  58/64 Partitions, Violations =  98
Routed  59/64 Partitions, Violations =  99
Routed  60/64 Partitions, Violations =  99
Routed  61/64 Partitions, Violations =  101
Routed  62/64 Partitions, Violations =  102
Routed  63/64 Partitions, Violations =  103
Routed  64/64 Partitions, Violations =  103

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      103
        Less than minimum area : 35
        Internal-only types : 68

[Iter 23] Elapsed real time: 0:03:12 
[Iter 23] Elapsed cpu  time: sys=0:00:02 usr=0:03:09 total=0:03:12
[Iter 23] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 23] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 23 with 64 parts

Start DR iteration 24: non-uniform partition
Routed  1/62 Partitions, Violations =   99
Routed  2/62 Partitions, Violations =   97
Routed  3/62 Partitions, Violations =   97
Routed  4/62 Partitions, Violations =   99
Routed  5/62 Partitions, Violations =   100
Routed  6/62 Partitions, Violations =   100
Routed  7/62 Partitions, Violations =   100
Routed  8/62 Partitions, Violations =   102
Routed  9/62 Partitions, Violations =   102
Routed  10/62 Partitions, Violations =  104
Routed  11/62 Partitions, Violations =  106
Routed  12/62 Partitions, Violations =  107
Routed  13/62 Partitions, Violations =  109
Routed  14/62 Partitions, Violations =  109
Routed  15/62 Partitions, Violations =  109
Routed  16/62 Partitions, Violations =  107
Routed  17/62 Partitions, Violations =  107
Routed  18/62 Partitions, Violations =  107
Routed  19/62 Partitions, Violations =  108
Routed  20/62 Partitions, Violations =  108
Routed  21/62 Partitions, Violations =  108
Routed  22/62 Partitions, Violations =  109
Routed  23/62 Partitions, Violations =  109
Routed  24/62 Partitions, Violations =  109
Routed  25/62 Partitions, Violations =  109
Routed  26/62 Partitions, Violations =  108
Routed  27/62 Partitions, Violations =  109
Routed  28/62 Partitions, Violations =  110
Routed  29/62 Partitions, Violations =  111
Routed  30/62 Partitions, Violations =  112
Routed  31/62 Partitions, Violations =  112
Routed  32/62 Partitions, Violations =  110
Routed  33/62 Partitions, Violations =  110
Routed  34/62 Partitions, Violations =  108
Routed  35/62 Partitions, Violations =  107
Routed  36/62 Partitions, Violations =  106
Routed  37/62 Partitions, Violations =  107
Routed  38/62 Partitions, Violations =  106
Routed  39/62 Partitions, Violations =  107
Routed  40/62 Partitions, Violations =  108
Routed  41/62 Partitions, Violations =  110
Routed  42/62 Partitions, Violations =  109
Routed  43/62 Partitions, Violations =  110
Routed  44/62 Partitions, Violations =  110
Routed  45/62 Partitions, Violations =  111
Routed  46/62 Partitions, Violations =  110
Routed  47/62 Partitions, Violations =  111
Routed  48/62 Partitions, Violations =  110
Routed  49/62 Partitions, Violations =  111
Routed  50/62 Partitions, Violations =  110
Routed  51/62 Partitions, Violations =  109
Routed  52/62 Partitions, Violations =  110
Routed  53/62 Partitions, Violations =  111
Routed  54/62 Partitions, Violations =  110
Routed  55/62 Partitions, Violations =  110
Routed  56/62 Partitions, Violations =  112
Routed  57/62 Partitions, Violations =  113
Routed  58/62 Partitions, Violations =  112
Routed  59/62 Partitions, Violations =  113
Routed  60/62 Partitions, Violations =  112
Routed  61/62 Partitions, Violations =  110
Routed  62/62 Partitions, Violations =  109

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      109
        Less than minimum area : 35
        Internal-only types : 74

[Iter 24] Elapsed real time: 0:03:14 
[Iter 24] Elapsed cpu  time: sys=0:00:02 usr=0:03:11 total=0:03:14
[Iter 24] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 24] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 24 with 62 parts

Start DR iteration 25: non-uniform partition
Routed  1/56 Partitions, Violations =   105
Routed  2/56 Partitions, Violations =   101
Routed  3/56 Partitions, Violations =   97
Routed  4/56 Partitions, Violations =   97
Routed  5/56 Partitions, Violations =   97
Routed  6/56 Partitions, Violations =   97
Routed  7/56 Partitions, Violations =   97
Routed  8/56 Partitions, Violations =   97
Routed  9/56 Partitions, Violations =   98
Routed  10/56 Partitions, Violations =  98
Routed  11/56 Partitions, Violations =  96
Routed  12/56 Partitions, Violations =  94
Routed  13/56 Partitions, Violations =  94
Routed  14/56 Partitions, Violations =  92
Routed  15/56 Partitions, Violations =  94
Routed  16/56 Partitions, Violations =  94
Routed  17/56 Partitions, Violations =  96
Routed  18/56 Partitions, Violations =  97
Routed  19/56 Partitions, Violations =  94
Routed  20/56 Partitions, Violations =  94
Routed  21/56 Partitions, Violations =  94
Routed  22/56 Partitions, Violations =  94
Routed  23/56 Partitions, Violations =  94
Routed  24/56 Partitions, Violations =  94
Routed  25/56 Partitions, Violations =  95
Routed  26/56 Partitions, Violations =  95
Routed  27/56 Partitions, Violations =  96
Routed  28/56 Partitions, Violations =  94
Routed  29/56 Partitions, Violations =  93
Routed  30/56 Partitions, Violations =  93
Routed  31/56 Partitions, Violations =  92
Routed  32/56 Partitions, Violations =  93
Routed  33/56 Partitions, Violations =  93
Routed  34/56 Partitions, Violations =  93
Routed  35/56 Partitions, Violations =  94
Routed  36/56 Partitions, Violations =  94
Routed  37/56 Partitions, Violations =  95
Routed  38/56 Partitions, Violations =  93
Routed  39/56 Partitions, Violations =  95
Routed  40/56 Partitions, Violations =  95
Routed  41/56 Partitions, Violations =  94
Routed  42/56 Partitions, Violations =  95
Routed  43/56 Partitions, Violations =  95
Routed  44/56 Partitions, Violations =  95
Routed  45/56 Partitions, Violations =  94
Routed  46/56 Partitions, Violations =  93
Routed  47/56 Partitions, Violations =  94
Routed  48/56 Partitions, Violations =  95
Routed  49/56 Partitions, Violations =  94
Routed  50/56 Partitions, Violations =  95
Routed  51/56 Partitions, Violations =  94
Routed  52/56 Partitions, Violations =  96
Routed  53/56 Partitions, Violations =  95
Routed  54/56 Partitions, Violations =  96
Routed  55/56 Partitions, Violations =  94
Routed  56/56 Partitions, Violations =  95

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95
        Less than minimum area : 35
        Internal-only types : 60

[Iter 25] Elapsed real time: 0:03:16 
[Iter 25] Elapsed cpu  time: sys=0:00:02 usr=0:03:13 total=0:03:15
[Iter 25] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 25] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 25 with 56 parts

Start DR iteration 26: non-uniform partition
Routed  1/56 Partitions, Violations =   93
Routed  2/56 Partitions, Violations =   91
Routed  3/56 Partitions, Violations =   91
Routed  4/56 Partitions, Violations =   89
Routed  5/56 Partitions, Violations =   90
Routed  6/56 Partitions, Violations =   90
Routed  7/56 Partitions, Violations =   88
Routed  8/56 Partitions, Violations =   88
Routed  9/56 Partitions, Violations =   88
Routed  10/56 Partitions, Violations =  88
Routed  11/56 Partitions, Violations =  86
Routed  12/56 Partitions, Violations =  84
Routed  13/56 Partitions, Violations =  84
Routed  14/56 Partitions, Violations =  84
Routed  15/56 Partitions, Violations =  85
Routed  16/56 Partitions, Violations =  85
Routed  17/56 Partitions, Violations =  85
Routed  18/56 Partitions, Violations =  84
Routed  19/56 Partitions, Violations =  82
Routed  20/56 Partitions, Violations =  83
Routed  21/56 Partitions, Violations =  82
Routed  22/56 Partitions, Violations =  83
Routed  23/56 Partitions, Violations =  82
Routed  24/56 Partitions, Violations =  83
Routed  25/56 Partitions, Violations =  81
Routed  26/56 Partitions, Violations =  81
Routed  27/56 Partitions, Violations =  82
Routed  28/56 Partitions, Violations =  82
Routed  29/56 Partitions, Violations =  82
Routed  30/56 Partitions, Violations =  80
Routed  31/56 Partitions, Violations =  81
Routed  32/56 Partitions, Violations =  82
Routed  33/56 Partitions, Violations =  81
Routed  34/56 Partitions, Violations =  83
Routed  35/56 Partitions, Violations =  82
Routed  36/56 Partitions, Violations =  81
Routed  37/56 Partitions, Violations =  82
Routed  38/56 Partitions, Violations =  83
Routed  39/56 Partitions, Violations =  84
Routed  40/56 Partitions, Violations =  83
Routed  41/56 Partitions, Violations =  82
Routed  42/56 Partitions, Violations =  83
Routed  43/56 Partitions, Violations =  84
Routed  44/56 Partitions, Violations =  84
Routed  45/56 Partitions, Violations =  84
Routed  46/56 Partitions, Violations =  83
Routed  47/56 Partitions, Violations =  83
Routed  48/56 Partitions, Violations =  85
Routed  49/56 Partitions, Violations =  87
Routed  50/56 Partitions, Violations =  86
Routed  51/56 Partitions, Violations =  87
Routed  52/56 Partitions, Violations =  85
Routed  53/56 Partitions, Violations =  84
Routed  54/56 Partitions, Violations =  85
Routed  55/56 Partitions, Violations =  86
Routed  56/56 Partitions, Violations =  84

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      84
        Less than minimum area : 34
        Internal-only types : 50

[Iter 26] Elapsed real time: 0:03:17 
[Iter 26] Elapsed cpu  time: sys=0:00:02 usr=0:03:14 total=0:03:17
[Iter 26] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 26] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 26 with 56 parts

Start DR iteration 27: non-uniform partition
Routed  1/47 Partitions, Violations =   84
Routed  2/47 Partitions, Violations =   84
Routed  3/47 Partitions, Violations =   85
Routed  4/47 Partitions, Violations =   83
Routed  5/47 Partitions, Violations =   82
Routed  6/47 Partitions, Violations =   82
Routed  7/47 Partitions, Violations =   82
Routed  8/47 Partitions, Violations =   82
Routed  9/47 Partitions, Violations =   82
Routed  10/47 Partitions, Violations =  82
Routed  11/47 Partitions, Violations =  82
Routed  12/47 Partitions, Violations =  83
Routed  13/47 Partitions, Violations =  81
Routed  14/47 Partitions, Violations =  82
Routed  15/47 Partitions, Violations =  82
Routed  16/47 Partitions, Violations =  80
Routed  17/47 Partitions, Violations =  80
Routed  18/47 Partitions, Violations =  81
Routed  19/47 Partitions, Violations =  80
Routed  20/47 Partitions, Violations =  80
Routed  21/47 Partitions, Violations =  81
Routed  22/47 Partitions, Violations =  80
Routed  23/47 Partitions, Violations =  81
Routed  24/47 Partitions, Violations =  80
Routed  25/47 Partitions, Violations =  81
Routed  26/47 Partitions, Violations =  79
Routed  27/47 Partitions, Violations =  80
Routed  28/47 Partitions, Violations =  78
Routed  29/47 Partitions, Violations =  78
Routed  30/47 Partitions, Violations =  80
Routed  31/47 Partitions, Violations =  81
Routed  32/47 Partitions, Violations =  81
Routed  33/47 Partitions, Violations =  81
Routed  34/47 Partitions, Violations =  82
Routed  35/47 Partitions, Violations =  82
Routed  36/47 Partitions, Violations =  82
Routed  37/47 Partitions, Violations =  81
Routed  38/47 Partitions, Violations =  80
Routed  39/47 Partitions, Violations =  81
Routed  40/47 Partitions, Violations =  82
Routed  41/47 Partitions, Violations =  83
Routed  42/47 Partitions, Violations =  83
Routed  43/47 Partitions, Violations =  84
Routed  44/47 Partitions, Violations =  86
Routed  45/47 Partitions, Violations =  86
Routed  46/47 Partitions, Violations =  85
Routed  47/47 Partitions, Violations =  86

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      86
        Less than minimum area : 35
        Internal-only types : 51

[Iter 27] Elapsed real time: 0:03:19 
[Iter 27] Elapsed cpu  time: sys=0:00:02 usr=0:03:16 total=0:03:18
[Iter 27] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 27] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 27 with 47 parts

Start DR iteration 28: non-uniform partition
Routed  1/52 Partitions, Violations =   83
Routed  2/52 Partitions, Violations =   83
Routed  3/52 Partitions, Violations =   85
Routed  4/52 Partitions, Violations =   86
Routed  5/52 Partitions, Violations =   86
Routed  6/52 Partitions, Violations =   86
Routed  7/52 Partitions, Violations =   86
Routed  8/52 Partitions, Violations =   84
Routed  9/52 Partitions, Violations =   85
Routed  10/52 Partitions, Violations =  87
Routed  11/52 Partitions, Violations =  85
Routed  12/52 Partitions, Violations =  81
Routed  13/52 Partitions, Violations =  81
Routed  14/52 Partitions, Violations =  81
Routed  15/52 Partitions, Violations =  79
Routed  16/52 Partitions, Violations =  80
Routed  17/52 Partitions, Violations =  80
Routed  18/52 Partitions, Violations =  79
Routed  19/52 Partitions, Violations =  79
Routed  20/52 Partitions, Violations =  78
Routed  21/52 Partitions, Violations =  79
Routed  22/52 Partitions, Violations =  80
Routed  23/52 Partitions, Violations =  80
Routed  24/52 Partitions, Violations =  76
Routed  25/52 Partitions, Violations =  77
Routed  26/52 Partitions, Violations =  75
Routed  27/52 Partitions, Violations =  76
Routed  28/52 Partitions, Violations =  75
Routed  29/52 Partitions, Violations =  73
Routed  30/52 Partitions, Violations =  74
Routed  31/52 Partitions, Violations =  76
Routed  32/52 Partitions, Violations =  74
Routed  33/52 Partitions, Violations =  73
Routed  34/52 Partitions, Violations =  73
Routed  35/52 Partitions, Violations =  74
Routed  36/52 Partitions, Violations =  75
Routed  37/52 Partitions, Violations =  74
Routed  38/52 Partitions, Violations =  73
Routed  39/52 Partitions, Violations =  74
Routed  40/52 Partitions, Violations =  75
Routed  41/52 Partitions, Violations =  75
Routed  42/52 Partitions, Violations =  75
Routed  43/52 Partitions, Violations =  75
Routed  44/52 Partitions, Violations =  77
Routed  45/52 Partitions, Violations =  78
Routed  46/52 Partitions, Violations =  80
Routed  47/52 Partitions, Violations =  79
Routed  48/52 Partitions, Violations =  80
Routed  49/52 Partitions, Violations =  78
Routed  50/52 Partitions, Violations =  78
Routed  51/52 Partitions, Violations =  77
Routed  52/52 Partitions, Violations =  78

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      78
        Less than minimum area : 34
        Internal-only types : 44

[Iter 28] Elapsed real time: 0:03:20 
[Iter 28] Elapsed cpu  time: sys=0:00:02 usr=0:03:17 total=0:03:20
[Iter 28] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 28] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 28 with 52 parts

Start DR iteration 29: non-uniform partition
Routed  1/46 Partitions, Violations =   78
Routed  2/46 Partitions, Violations =   78
Routed  3/46 Partitions, Violations =   79
Routed  4/46 Partitions, Violations =   75
Routed  5/46 Partitions, Violations =   75
Routed  6/46 Partitions, Violations =   75
Routed  7/46 Partitions, Violations =   72
Routed  8/46 Partitions, Violations =   72
Routed  9/46 Partitions, Violations =   72
Routed  10/46 Partitions, Violations =  73
Routed  11/46 Partitions, Violations =  73
Routed  12/46 Partitions, Violations =  73
Routed  13/46 Partitions, Violations =  73
Routed  14/46 Partitions, Violations =  73
Routed  15/46 Partitions, Violations =  74
Routed  16/46 Partitions, Violations =  74
Routed  17/46 Partitions, Violations =  74
Routed  18/46 Partitions, Violations =  72
Routed  19/46 Partitions, Violations =  73
Routed  20/46 Partitions, Violations =  72
Routed  21/46 Partitions, Violations =  71
Routed  22/46 Partitions, Violations =  72
Routed  23/46 Partitions, Violations =  73
Routed  24/46 Partitions, Violations =  73
Routed  25/46 Partitions, Violations =  74
Routed  26/46 Partitions, Violations =  72
Routed  27/46 Partitions, Violations =  70
Routed  28/46 Partitions, Violations =  71
Routed  29/46 Partitions, Violations =  70
Routed  30/46 Partitions, Violations =  69
Routed  31/46 Partitions, Violations =  70
Routed  32/46 Partitions, Violations =  71
Routed  33/46 Partitions, Violations =  71
Routed  34/46 Partitions, Violations =  70
Routed  35/46 Partitions, Violations =  71
Routed  36/46 Partitions, Violations =  70
Routed  37/46 Partitions, Violations =  69
Routed  38/46 Partitions, Violations =  70
Routed  39/46 Partitions, Violations =  71
Routed  40/46 Partitions, Violations =  70
Routed  41/46 Partitions, Violations =  71
Routed  42/46 Partitions, Violations =  71
Routed  43/46 Partitions, Violations =  72
Routed  44/46 Partitions, Violations =  72
Routed  45/46 Partitions, Violations =  71
Routed  46/46 Partitions, Violations =  72

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      72
        Less than minimum area : 34
        Internal-only types : 38

[Iter 29] Elapsed real time: 0:03:22 
[Iter 29] Elapsed cpu  time: sys=0:00:02 usr=0:03:19 total=0:03:21
[Iter 29] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 29] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 29 with 46 parts

Start DR iteration 30: non-uniform partition
Routed  1/46 Partitions, Violations =   74
Routed  2/46 Partitions, Violations =   74
Routed  3/46 Partitions, Violations =   74
Routed  4/46 Partitions, Violations =   75
Routed  5/46 Partitions, Violations =   75
Routed  6/46 Partitions, Violations =   75
Routed  7/46 Partitions, Violations =   75
Routed  8/46 Partitions, Violations =   76
Routed  9/46 Partitions, Violations =   72
Routed  10/46 Partitions, Violations =  72
Routed  11/46 Partitions, Violations =  72
Routed  12/46 Partitions, Violations =  71
Routed  13/46 Partitions, Violations =  72
Routed  14/46 Partitions, Violations =  73
Routed  15/46 Partitions, Violations =  74
Routed  16/46 Partitions, Violations =  72
Routed  17/46 Partitions, Violations =  73
Routed  18/46 Partitions, Violations =  71
Routed  19/46 Partitions, Violations =  70
Routed  20/46 Partitions, Violations =  70
Routed  21/46 Partitions, Violations =  71
Routed  22/46 Partitions, Violations =  70
Routed  23/46 Partitions, Violations =  67
Routed  24/46 Partitions, Violations =  65
Routed  25/46 Partitions, Violations =  66
Routed  26/46 Partitions, Violations =  65
Routed  27/46 Partitions, Violations =  67
Routed  28/46 Partitions, Violations =  67
Routed  29/46 Partitions, Violations =  67
Routed  30/46 Partitions, Violations =  68
Routed  31/46 Partitions, Violations =  67
Routed  32/46 Partitions, Violations =  68
Routed  33/46 Partitions, Violations =  68
Routed  34/46 Partitions, Violations =  68
Routed  35/46 Partitions, Violations =  68
Routed  36/46 Partitions, Violations =  69
Routed  37/46 Partitions, Violations =  67
Routed  38/46 Partitions, Violations =  68
Routed  39/46 Partitions, Violations =  68
Routed  40/46 Partitions, Violations =  69
Routed  41/46 Partitions, Violations =  71
Routed  42/46 Partitions, Violations =  70
Routed  43/46 Partitions, Violations =  71
Routed  44/46 Partitions, Violations =  71
Routed  45/46 Partitions, Violations =  70
Routed  46/46 Partitions, Violations =  71

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      71
        Less than minimum area : 33
        Internal-only types : 38

[Iter 30] Elapsed real time: 0:03:23 
[Iter 30] Elapsed cpu  time: sys=0:00:02 usr=0:03:20 total=0:03:23
[Iter 30] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 30] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 30 with 46 parts

Start DR iteration 31: non-uniform partition
Routed  1/45 Partitions, Violations =   71
Routed  2/45 Partitions, Violations =   71
Routed  3/45 Partitions, Violations =   72
Routed  4/45 Partitions, Violations =   70
Routed  5/45 Partitions, Violations =   70
Routed  6/45 Partitions, Violations =   72
Routed  7/45 Partitions, Violations =   73
Routed  8/45 Partitions, Violations =   73
Routed  9/45 Partitions, Violations =   74
Routed  10/45 Partitions, Violations =  74
Routed  11/45 Partitions, Violations =  74
Routed  12/45 Partitions, Violations =  74
Routed  13/45 Partitions, Violations =  73
Routed  14/45 Partitions, Violations =  72
Routed  15/45 Partitions, Violations =  73
Routed  16/45 Partitions, Violations =  74
Routed  17/45 Partitions, Violations =  75
Routed  18/45 Partitions, Violations =  74
Routed  19/45 Partitions, Violations =  75
Routed  20/45 Partitions, Violations =  74
Routed  21/45 Partitions, Violations =  75
Routed  22/45 Partitions, Violations =  75
Routed  23/45 Partitions, Violations =  76
Routed  24/45 Partitions, Violations =  75
Routed  25/45 Partitions, Violations =  74
Routed  26/45 Partitions, Violations =  75
Routed  27/45 Partitions, Violations =  76
Routed  28/45 Partitions, Violations =  76
Routed  29/45 Partitions, Violations =  76
Routed  30/45 Partitions, Violations =  75
Routed  31/45 Partitions, Violations =  76
Routed  32/45 Partitions, Violations =  74
Routed  33/45 Partitions, Violations =  73
Routed  34/45 Partitions, Violations =  74
Routed  35/45 Partitions, Violations =  75
Routed  36/45 Partitions, Violations =  72
Routed  37/45 Partitions, Violations =  72
Routed  38/45 Partitions, Violations =  71
Routed  39/45 Partitions, Violations =  72
Routed  40/45 Partitions, Violations =  73
Routed  41/45 Partitions, Violations =  75
Routed  42/45 Partitions, Violations =  75
Routed  43/45 Partitions, Violations =  73
Routed  44/45 Partitions, Violations =  72
Routed  45/45 Partitions, Violations =  73

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      73
        Less than minimum area : 33
        Internal-only types : 40

[Iter 31] Elapsed real time: 0:03:24 
[Iter 31] Elapsed cpu  time: sys=0:00:02 usr=0:03:21 total=0:03:24
[Iter 31] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 31] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 31 with 45 parts

Start DR iteration 32: non-uniform partition
Routed  1/42 Partitions, Violations =   73
Routed  2/42 Partitions, Violations =   73
Routed  3/42 Partitions, Violations =   74
Routed  4/42 Partitions, Violations =   74
Routed  5/42 Partitions, Violations =   76
Routed  6/42 Partitions, Violations =   72
Routed  7/42 Partitions, Violations =   72
Routed  8/42 Partitions, Violations =   73
Routed  9/42 Partitions, Violations =   74
Routed  10/42 Partitions, Violations =  74
Routed  11/42 Partitions, Violations =  74
Routed  12/42 Partitions, Violations =  73
Routed  13/42 Partitions, Violations =  73
Routed  14/42 Partitions, Violations =  73
Routed  15/42 Partitions, Violations =  73
Routed  16/42 Partitions, Violations =  72
Routed  17/42 Partitions, Violations =  72
Routed  18/42 Partitions, Violations =  72
Routed  19/42 Partitions, Violations =  73
Routed  20/42 Partitions, Violations =  72
Routed  21/42 Partitions, Violations =  70
Routed  22/42 Partitions, Violations =  72
Routed  23/42 Partitions, Violations =  73
Routed  24/42 Partitions, Violations =  73
Routed  25/42 Partitions, Violations =  73
Routed  26/42 Partitions, Violations =  72
Routed  27/42 Partitions, Violations =  73
Routed  28/42 Partitions, Violations =  73
Routed  29/42 Partitions, Violations =  72
Routed  30/42 Partitions, Violations =  72
Routed  31/42 Partitions, Violations =  73
Routed  32/42 Partitions, Violations =  72
Routed  33/42 Partitions, Violations =  73
Routed  34/42 Partitions, Violations =  73
Routed  35/42 Partitions, Violations =  72
Routed  36/42 Partitions, Violations =  74
Routed  37/42 Partitions, Violations =  73
Routed  38/42 Partitions, Violations =  74
Routed  39/42 Partitions, Violations =  73
Routed  40/42 Partitions, Violations =  74
Routed  41/42 Partitions, Violations =  72
Routed  42/42 Partitions, Violations =  73

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      73
        Less than minimum area : 33
        Internal-only types : 40

[Iter 32] Elapsed real time: 0:03:25 
[Iter 32] Elapsed cpu  time: sys=0:00:02 usr=0:03:23 total=0:03:25
[Iter 32] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 32] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 32 with 42 parts

Start DR iteration 33: non-uniform partition
Routed  1/44 Partitions, Violations =   71
Routed  2/44 Partitions, Violations =   71
Routed  3/44 Partitions, Violations =   71
Routed  4/44 Partitions, Violations =   69
Routed  5/44 Partitions, Violations =   70
Routed  6/44 Partitions, Violations =   68
Routed  7/44 Partitions, Violations =   68
Routed  8/44 Partitions, Violations =   66
Routed  9/44 Partitions, Violations =   65
Routed  10/44 Partitions, Violations =  65
Routed  11/44 Partitions, Violations =  65
Routed  12/44 Partitions, Violations =  65
Routed  13/44 Partitions, Violations =  66
Routed  14/44 Partitions, Violations =  67
Routed  15/44 Partitions, Violations =  68
Routed  16/44 Partitions, Violations =  66
Routed  17/44 Partitions, Violations =  67
Routed  18/44 Partitions, Violations =  65
Routed  19/44 Partitions, Violations =  63
Routed  20/44 Partitions, Violations =  62
Routed  21/44 Partitions, Violations =  61
Routed  22/44 Partitions, Violations =  62
Routed  23/44 Partitions, Violations =  63
Routed  24/44 Partitions, Violations =  61
Routed  25/44 Partitions, Violations =  62
Routed  26/44 Partitions, Violations =  60
Routed  27/44 Partitions, Violations =  59
Routed  28/44 Partitions, Violations =  61
Routed  29/44 Partitions, Violations =  60
Routed  30/44 Partitions, Violations =  59
Routed  31/44 Partitions, Violations =  60
Routed  32/44 Partitions, Violations =  61
Routed  33/44 Partitions, Violations =  62
Routed  34/44 Partitions, Violations =  62
Routed  35/44 Partitions, Violations =  61
Routed  36/44 Partitions, Violations =  62
Routed  37/44 Partitions, Violations =  62
Routed  38/44 Partitions, Violations =  61
Routed  39/44 Partitions, Violations =  62
Routed  40/44 Partitions, Violations =  61
Routed  41/44 Partitions, Violations =  62
Routed  42/44 Partitions, Violations =  64
Routed  43/44 Partitions, Violations =  64
Routed  44/44 Partitions, Violations =  64

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      64
        Less than minimum area : 33
        Internal-only types : 31

[Iter 33] Elapsed real time: 0:03:27 
[Iter 33] Elapsed cpu  time: sys=0:00:02 usr=0:03:24 total=0:03:27
[Iter 33] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 33] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 33 with 44 parts

Start DR iteration 34: non-uniform partition
Routed  1/40 Partitions, Violations =   64
Routed  2/40 Partitions, Violations =   64
Routed  3/40 Partitions, Violations =   65
Routed  4/40 Partitions, Violations =   65
Routed  5/40 Partitions, Violations =   65
Routed  6/40 Partitions, Violations =   66
Routed  7/40 Partitions, Violations =   66
Routed  8/40 Partitions, Violations =   66
Routed  9/40 Partitions, Violations =   65
Routed  10/40 Partitions, Violations =  64
Routed  11/40 Partitions, Violations =  65
Routed  12/40 Partitions, Violations =  66
Routed  13/40 Partitions, Violations =  67
Routed  14/40 Partitions, Violations =  67
Routed  15/40 Partitions, Violations =  68
Routed  16/40 Partitions, Violations =  69
Routed  17/40 Partitions, Violations =  67
Routed  18/40 Partitions, Violations =  68
Routed  19/40 Partitions, Violations =  64
Routed  20/40 Partitions, Violations =  63
Routed  21/40 Partitions, Violations =  63
Routed  22/40 Partitions, Violations =  64
Routed  23/40 Partitions, Violations =  63
Routed  24/40 Partitions, Violations =  64
Routed  25/40 Partitions, Violations =  65
Routed  26/40 Partitions, Violations =  65
Routed  27/40 Partitions, Violations =  64
Routed  28/40 Partitions, Violations =  64
Routed  29/40 Partitions, Violations =  65
Routed  30/40 Partitions, Violations =  64
Routed  31/40 Partitions, Violations =  65
Routed  32/40 Partitions, Violations =  65
Routed  33/40 Partitions, Violations =  66
Routed  34/40 Partitions, Violations =  66
Routed  35/40 Partitions, Violations =  67
Routed  36/40 Partitions, Violations =  66
Routed  37/40 Partitions, Violations =  65
Routed  38/40 Partitions, Violations =  66
Routed  39/40 Partitions, Violations =  65
Routed  40/40 Partitions, Violations =  66

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      66
        Less than minimum area : 33
        Internal-only types : 33

[Iter 34] Elapsed real time: 0:03:28 
[Iter 34] Elapsed cpu  time: sys=0:00:02 usr=0:03:25 total=0:03:28
[Iter 34] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 34] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 34 with 40 parts

Start DR iteration 35: non-uniform partition
Routed  1/40 Partitions, Violations =   66
Routed  2/40 Partitions, Violations =   66
Routed  3/40 Partitions, Violations =   66
Routed  4/40 Partitions, Violations =   66
Routed  5/40 Partitions, Violations =   65
Routed  6/40 Partitions, Violations =   65
Routed  7/40 Partitions, Violations =   66
Routed  8/40 Partitions, Violations =   62
Routed  9/40 Partitions, Violations =   62
Routed  10/40 Partitions, Violations =  61
Routed  11/40 Partitions, Violations =  61
Routed  12/40 Partitions, Violations =  62
Routed  13/40 Partitions, Violations =  62
Routed  14/40 Partitions, Violations =  62
Routed  15/40 Partitions, Violations =  63
Routed  16/40 Partitions, Violations =  61
Routed  17/40 Partitions, Violations =  60
Routed  18/40 Partitions, Violations =  59
Routed  19/40 Partitions, Violations =  60
Routed  20/40 Partitions, Violations =  61
Routed  21/40 Partitions, Violations =  61
Routed  22/40 Partitions, Violations =  63
Routed  23/40 Partitions, Violations =  63
Routed  24/40 Partitions, Violations =  62
Routed  25/40 Partitions, Violations =  63
Routed  26/40 Partitions, Violations =  64
Routed  27/40 Partitions, Violations =  65
Routed  28/40 Partitions, Violations =  65
Routed  29/40 Partitions, Violations =  64
Routed  30/40 Partitions, Violations =  65
Routed  31/40 Partitions, Violations =  64
Routed  32/40 Partitions, Violations =  63
Routed  33/40 Partitions, Violations =  64
Routed  34/40 Partitions, Violations =  65
Routed  35/40 Partitions, Violations =  62
Routed  36/40 Partitions, Violations =  63
Routed  37/40 Partitions, Violations =  65
Routed  38/40 Partitions, Violations =  65
Routed  39/40 Partitions, Violations =  65
Routed  40/40 Partitions, Violations =  64

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      64
        Less than minimum area : 33
        Internal-only types : 31

[Iter 35] Elapsed real time: 0:03:29 
[Iter 35] Elapsed cpu  time: sys=0:00:02 usr=0:03:26 total=0:03:29
[Iter 35] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 35] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 35 with 40 parts

Start DR iteration 36: non-uniform partition
Routed  1/40 Partitions, Violations =   66
Routed  2/40 Partitions, Violations =   66
Routed  3/40 Partitions, Violations =   66
Routed  4/40 Partitions, Violations =   67
Routed  5/40 Partitions, Violations =   67
Routed  6/40 Partitions, Violations =   67
Routed  7/40 Partitions, Violations =   67
Routed  8/40 Partitions, Violations =   67
Routed  9/40 Partitions, Violations =   67
Routed  10/40 Partitions, Violations =  66
Routed  11/40 Partitions, Violations =  65
Routed  12/40 Partitions, Violations =  66
Routed  13/40 Partitions, Violations =  64
Routed  14/40 Partitions, Violations =  65
Routed  15/40 Partitions, Violations =  66
Routed  16/40 Partitions, Violations =  66
Routed  17/40 Partitions, Violations =  68
Routed  18/40 Partitions, Violations =  67
Routed  19/40 Partitions, Violations =  68
Routed  20/40 Partitions, Violations =  67
Routed  21/40 Partitions, Violations =  66
Routed  22/40 Partitions, Violations =  65
Routed  23/40 Partitions, Violations =  65
Routed  24/40 Partitions, Violations =  66
Routed  25/40 Partitions, Violations =  67
Routed  26/40 Partitions, Violations =  67
Routed  27/40 Partitions, Violations =  68
Routed  28/40 Partitions, Violations =  68
Routed  29/40 Partitions, Violations =  68
Routed  30/40 Partitions, Violations =  68
Routed  31/40 Partitions, Violations =  68
Routed  32/40 Partitions, Violations =  68
Routed  33/40 Partitions, Violations =  70
Routed  34/40 Partitions, Violations =  69
Routed  35/40 Partitions, Violations =  70
Routed  36/40 Partitions, Violations =  69
Routed  37/40 Partitions, Violations =  68
Routed  38/40 Partitions, Violations =  69
Routed  39/40 Partitions, Violations =  68
Routed  40/40 Partitions, Violations =  69

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      69
        Less than minimum area : 31
        Internal-only types : 38

[Iter 36] Elapsed real time: 0:03:30 
[Iter 36] Elapsed cpu  time: sys=0:00:02 usr=0:03:27 total=0:03:30
[Iter 36] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 36] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 36 with 40 parts

Start DR iteration 37: non-uniform partition
Routed  1/40 Partitions, Violations =   68
Routed  2/40 Partitions, Violations =   66
Routed  3/40 Partitions, Violations =   67
Routed  4/40 Partitions, Violations =   67
Routed  5/40 Partitions, Violations =   67
Routed  6/40 Partitions, Violations =   67
Routed  7/40 Partitions, Violations =   63
Routed  8/40 Partitions, Violations =   64
Routed  9/40 Partitions, Violations =   63
Routed  10/40 Partitions, Violations =  63
Routed  11/40 Partitions, Violations =  63
Routed  12/40 Partitions, Violations =  63
Routed  13/40 Partitions, Violations =  64
Routed  14/40 Partitions, Violations =  65
Routed  15/40 Partitions, Violations =  63
Routed  16/40 Partitions, Violations =  62
Routed  17/40 Partitions, Violations =  63
Routed  18/40 Partitions, Violations =  62
Routed  19/40 Partitions, Violations =  62
Routed  20/40 Partitions, Violations =  60
Routed  21/40 Partitions, Violations =  62
Routed  22/40 Partitions, Violations =  62
Routed  23/40 Partitions, Violations =  61
Routed  24/40 Partitions, Violations =  62
Routed  25/40 Partitions, Violations =  62
Routed  26/40 Partitions, Violations =  60
Routed  27/40 Partitions, Violations =  59
Routed  28/40 Partitions, Violations =  60
Routed  29/40 Partitions, Violations =  61
Routed  30/40 Partitions, Violations =  60
Routed  31/40 Partitions, Violations =  59
Routed  32/40 Partitions, Violations =  60
Routed  33/40 Partitions, Violations =  61
Routed  34/40 Partitions, Violations =  60
Routed  35/40 Partitions, Violations =  61
Routed  36/40 Partitions, Violations =  63
Routed  37/40 Partitions, Violations =  64
Routed  38/40 Partitions, Violations =  63
Routed  39/40 Partitions, Violations =  64
Routed  40/40 Partitions, Violations =  63

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      63
        Less than minimum area : 32
        Internal-only types : 31

[Iter 37] Elapsed real time: 0:03:32 
[Iter 37] Elapsed cpu  time: sys=0:00:02 usr=0:03:29 total=0:03:31
[Iter 37] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 37] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 37 with 40 parts

Start DR iteration 38: non-uniform partition
Routed  1/37 Partitions, Violations =   64
Routed  2/37 Partitions, Violations =   65
Routed  3/37 Partitions, Violations =   65
Routed  4/37 Partitions, Violations =   63
Routed  5/37 Partitions, Violations =   63
Routed  6/37 Partitions, Violations =   64
Routed  7/37 Partitions, Violations =   61
Routed  8/37 Partitions, Violations =   59
Routed  9/37 Partitions, Violations =   59
Routed  10/37 Partitions, Violations =  60
Routed  11/37 Partitions, Violations =  60
Routed  12/37 Partitions, Violations =  59
Routed  13/37 Partitions, Violations =  59
Routed  14/37 Partitions, Violations =  57
Routed  15/37 Partitions, Violations =  58
Routed  16/37 Partitions, Violations =  58
Routed  17/37 Partitions, Violations =  56
Routed  18/37 Partitions, Violations =  56
Routed  19/37 Partitions, Violations =  56
Routed  20/37 Partitions, Violations =  54
Routed  21/37 Partitions, Violations =  56
Routed  22/37 Partitions, Violations =  55
Routed  23/37 Partitions, Violations =  55
Routed  24/37 Partitions, Violations =  55
Routed  25/37 Partitions, Violations =  56
Routed  26/37 Partitions, Violations =  56
Routed  27/37 Partitions, Violations =  56
Routed  28/37 Partitions, Violations =  56
Routed  29/37 Partitions, Violations =  56
Routed  30/37 Partitions, Violations =  56
Routed  31/37 Partitions, Violations =  57
Routed  32/37 Partitions, Violations =  59
Routed  33/37 Partitions, Violations =  57
Routed  34/37 Partitions, Violations =  57
Routed  35/37 Partitions, Violations =  55
Routed  36/37 Partitions, Violations =  54
Routed  37/37 Partitions, Violations =  55

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      55
        Less than minimum area : 30
        Internal-only types : 25

[Iter 38] Elapsed real time: 0:03:33 
[Iter 38] Elapsed cpu  time: sys=0:00:02 usr=0:03:30 total=0:03:32
[Iter 38] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 38] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 38 with 37 parts

Start DR iteration 39: non-uniform partition
Routed  1/38 Partitions, Violations =   56
Routed  2/38 Partitions, Violations =   57
Routed  3/38 Partitions, Violations =   58
Routed  4/38 Partitions, Violations =   59
Routed  5/38 Partitions, Violations =   58
Routed  6/38 Partitions, Violations =   57
Routed  7/38 Partitions, Violations =   57
Routed  8/38 Partitions, Violations =   56
Routed  9/38 Partitions, Violations =   57
Routed  10/38 Partitions, Violations =  57
Routed  11/38 Partitions, Violations =  56
Routed  12/38 Partitions, Violations =  57
Routed  13/38 Partitions, Violations =  56
Routed  14/38 Partitions, Violations =  57
Routed  15/38 Partitions, Violations =  58
Routed  16/38 Partitions, Violations =  56
Routed  17/38 Partitions, Violations =  58
Routed  18/38 Partitions, Violations =  57
Routed  19/38 Partitions, Violations =  56
Routed  20/38 Partitions, Violations =  57
Routed  21/38 Partitions, Violations =  58
Routed  22/38 Partitions, Violations =  59
Routed  23/38 Partitions, Violations =  58
Routed  24/38 Partitions, Violations =  57
Routed  25/38 Partitions, Violations =  58
Routed  26/38 Partitions, Violations =  59
Routed  27/38 Partitions, Violations =  58
Routed  28/38 Partitions, Violations =  57
Routed  29/38 Partitions, Violations =  58
Routed  30/38 Partitions, Violations =  59
Routed  31/38 Partitions, Violations =  58
Routed  32/38 Partitions, Violations =  58
Routed  33/38 Partitions, Violations =  58
Routed  34/38 Partitions, Violations =  60
Routed  35/38 Partitions, Violations =  59
Routed  36/38 Partitions, Violations =  60
Routed  37/38 Partitions, Violations =  59
Routed  38/38 Partitions, Violations =  58

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      58
        Less than minimum area : 30
        Internal-only types : 28

[Iter 39] Elapsed real time: 0:03:34 
[Iter 39] Elapsed cpu  time: sys=0:00:02 usr=0:03:31 total=0:03:33
[Iter 39] Stage (MB): Used  -10  Alloctr   10  Proc    0 
[Iter 39] Total (MB): Used   83  Alloctr  105  Proc 2616 

End DR iteration 39 with 38 parts

Stop DR since reached max number of iterations

Information: Discarded 28 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:03:34 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:03:31 total=0:03:33
[DR] Stage (MB): Used  -24  Alloctr   -3  Proc    0 
[DR] Total (MB): Used   68  Alloctr   91  Proc 2616 
[DR: Done] Elapsed real time: 0:03:34 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:03:31 total=0:03:33
[DR: Done] Stage (MB): Used  -24  Alloctr   -3  Proc    0 
[DR: Done] Total (MB): Used   68  Alloctr   91  Proc 2616 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 30 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        Less than minimum area : 30



Total Wire Length =                    128513 micron
Total Number of Contacts =             33505
Total Number of Wires =                34282
Total Number of PtConns =              4938
Total Number of Routed Wires =       34282
Total Routed Wire Length =           127729 micron
Total Number of Routed Contacts =       33505
        Layer                 M1 :       2724 micron
        Layer                 M2 :      42970 micron
        Layer                 M3 :      36938 micron
        Layer                 M4 :      25596 micron
        Layer                 M5 :      14109 micron
        Layer                 M6 :       3172 micron
        Layer                 M7 :       2169 micron
        Layer                 M8 :        772 micron
        Layer                 M9 :         63 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :          1
        Via            VIA78SQ_C :         25
        Via           VIA78BAR_C :          1
        Via       VIA67SQ_C(rot) :         83
        Via            VIA56SQ_C :        365
        Via       VIA45SQ_C(rot) :       1062
        Via            VIA34SQ_C :       2580
        Via       VIA34SQ_C(rot) :          6
        Via            VIA23SQ_C :         46
        Via       VIA23SQ_C(rot) :      15799
        Via            VIA12SQ_C :      13210
        Via       VIA12SQ_C(rot) :        287
        Via           VIA12BAR_C :         29
        Via        VIA12BAR(rot) :          1
        Via        VIA12SQ_C_2x1 :          6
        Via   VIA12SQ_C(rot)_1x2 :          1
        Via          VIA12SQ_2x1 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.03% (10 / 33505 vias)
 
    Layer VIA1       =  0.07% (10     / 13537   vias)
        Weight 1     =  0.07% (10      vias)
        Un-optimized = 99.93% (13527   vias)
    Layer VIA2       =  0.00% (0      / 15845   vias)
        Un-optimized = 100.00% (15845   vias)
    Layer VIA3       =  0.00% (0      / 2586    vias)
        Un-optimized = 100.00% (2586    vias)
    Layer VIA4       =  0.00% (0      / 1062    vias)
        Un-optimized = 100.00% (1062    vias)
    Layer VIA5       =  0.00% (0      / 365     vias)
        Un-optimized = 100.00% (365     vias)
    Layer VIA6       =  0.00% (0      / 83      vias)
        Un-optimized = 100.00% (83      vias)
    Layer VIA7       =  0.00% (0      / 26      vias)
        Un-optimized = 100.00% (26      vias)
    Layer VIA8       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.03% (10 / 33505 vias)
 
    Layer VIA1       =  0.07% (10     / 13537   vias)
    Layer VIA2       =  0.00% (0      / 15845   vias)
    Layer VIA3       =  0.00% (0      / 2586    vias)
    Layer VIA4       =  0.00% (0      / 1062    vias)
    Layer VIA5       =  0.00% (0      / 365     vias)
    Layer VIA6       =  0.00% (0      / 83      vias)
    Layer VIA7       =  0.00% (0      / 26      vias)
    Layer VIA8       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.03% (10 / 33505 vias)
 
    Layer VIA1       =  0.07% (10     / 13537   vias)
        Weight 1     =  0.07% (10      vias)
        Un-optimized = 99.93% (13527   vias)
    Layer VIA2       =  0.00% (0      / 15845   vias)
        Un-optimized = 100.00% (15845   vias)
    Layer VIA3       =  0.00% (0      / 2586    vias)
        Un-optimized = 100.00% (2586    vias)
    Layer VIA4       =  0.00% (0      / 1062    vias)
        Un-optimized = 100.00% (1062    vias)
    Layer VIA5       =  0.00% (0      / 365     vias)
        Un-optimized = 100.00% (365     vias)
    Layer VIA6       =  0.00% (0      / 83      vias)
        Un-optimized = 100.00% (83      vias)
    Layer VIA7       =  0.00% (0      / 26      vias)
        Un-optimized = 100.00% (26      vias)
    Layer VIA8       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 

Total number of nets = 34088
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1857/38971 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Warning: Net 'inq_dout[134]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'inq_div' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'add_frac_out[14]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'add_fcc_out[0]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'add_frac_out[11]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'inq_in2_div_buf1[3]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'inq_in1_mul_buf1[39]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_add/a4stg_frac_9_0_nx' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_add/a2stg_shr_cnt_in[1]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_add/a2stg_shr_cnt_in[2]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'i_fpu_inq_sram/n1912' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_in/fpu_in_ctl/inq_pipe14[1]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_out/fpu_out_dp/n135' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/i_m4stg_frac/a1sum[72]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/i_m4stg_frac/psum[84]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/i_m4stg_frac/psum[20]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/i_m4stg_frac/pcout_in[31]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/fpu_mul_frac_dp/mul_frac_in1[8]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/fpu_mul_frac_dp/mul_frac_in2[46]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/fpu_mul_frac_dp/mul_frac_in2[5]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/fpu_mul_frac_dp/n363' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_mul/fpu_mul_frac_dp/m4stg_shl_tmp[141]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_add/fpu_add_frac_dp/clk' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'fpu_add/fpu_add_frac_dp/a4stg_rnd_frac_3' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_add/fpu_add_exp_dp/a1stg_expadd1_in1[0]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_add/fpu_add_ctl/a2stg_opdec_in[27]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/n1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_47_45/n1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: High fanout net 'rclk' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_div/fpu_div_frac_dp/clk' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_mul/i_m4stg_frac/clk_enb0' is not ideal_net. (OPT-934)
Information: High fanout net 'fpu_add/fpu_add_frac_dp/clk' is not ideal_net. (OPT-934)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Warning: Design 'fpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) cluster_header/I0/U2/A2-->Y (min-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.00687868/0.00686536, out_cap = 1.05481e+06  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) cluster_header/I0/U2/A2-->Y (min-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.00687868/0.00686536, out_cap = 1.05481e+06  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.69252/0.69539, out_cap = 367076  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.69252/0.69539, out_cap = 367076  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.69252/0.69539, out_cap = 370259  (lib units)] (RCCALC-004)
Warning: Extrapolations far outside the librarycharacterization range have been detected 1945 times during delay calculation. (RCCALC-014)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) cluster_header/I0/U2/A2-->Y (min-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.00687868/0.00686536, out_cap = 1.05481e+06  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) cluster_header/I0/U2/A2-->Y (min-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.00687868/0.00686536, out_cap = 1.05481e+06  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.69252/0.69539, out_cap = 367076  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.69252/0.69539, out_cap = 367076  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.69252/0.69539, out_cap = 367076  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-falling positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.69252/0.69539, out_cap = 367076  (lib units)] (RCCALC-004)
 
****************************************
Report : clock tree
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Apr 24 10:03:07 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         4799      0         28        2375853.7500
                                                             2375853.7500
                                                                         3769           0.0000
Warning: Failed to compute the effective capacitance for the timing arc
         (saed32rvt_ss0p95v25c/AND2X1_RVT) fpu_in/fpu_in_dp/ckbuf_in_dp/U3/A2-->Y (max-rising positive_unate)
          because there is a problem with the driver's CCS data.
          [r/f inp_slew = 0.69252/0.69539, out_cap = 370259  (lib units)] (RCCALC-004)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Apr 24 10:03:31 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          3.00
  Critical Path Slack:    -2115420.25
  Critical Path Clk Period:     10.00
  Total Negative Slack: -365967360.00
  No. of Violating Paths:      173.00
  Worst Hold Violation:   -2076677.38
  Total Hold Violation:
                       -2969641472.00
  No. of Hold Violations:     5338.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3567
  Hierarchical Port Count:      70361
  Leaf Cell Count:              33598
  Buf/Inv Cell Count:            2951
  Buf Cell Count:                 496
  Inv Cell Count:                2455
  CT Buf/Inv Cell Count:           15
  Combinational Cell Count:     26164
  Sequential Cell Count:         7434
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    74979.087838
  Noncombinational Area: 49418.555252
  Buf/Inv Area:           4744.360248
  Total Buffer Area:          1081.64
  Total Inverter Area:        3662.72
  Macro/Black Box Area:      0.000000
  Net Area:              72612.288607
  Net XLength        :      493787.03
  Net YLength        :      540535.81
  -----------------------------------
  Cell Area:            124397.643090
  Design Area:          197009.931696
  Net Length        :      1034322.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         39526
  Nets With Violations:             9
  Max Trans Violations:             6
  Max Cap Violations:               8
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              132.71
  -----------------------------------------
  Overall Compile Time:              135.76
  Overall Compile Wall Clock Time:   138.93

  --------------------------------------------------------------------

  Design  WNS: 2115420.25  TNS: 365967360.00  Number of Violating Paths: 173


  Design (Hold)  WNS: 2076677.38  TNS: 2969683200.00  Number of Violating Paths: 5338

  --------------------------------------------------------------------


clock_opt completed Successfully
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named s386_cts. (UIG-5)
icc_shell> ll
Error: unknown command 'll' (CMD-005)
icc_shell> exit

Thank you...

