Analysis & Synthesis report for top
Thu Jun 22 04:38:48 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jun 22 04:38:48 2023           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; top                                         ;
; Top-level Entity Name       ; top                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jun 22 04:38:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system.sv
    Info (12023): Found entity 1: system File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raised_transmitter.sv
    Info (12023): Found entity 1: raised_transmitter File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raised_receiver.sv
    Info (12023): Found entity 1: raised_receiver File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_receiver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qpsk_complex_demod.sv
    Info (12023): Found entity 1: QPSK_Complex_Demod File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex_Demod.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qpsk_complex.sv
    Info (12023): Found entity 1: QPSK_Complex File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.sv
    Info (12023): Found entity 1: LFSR8bit File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/LFSR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hamming_encoder.sv
    Info (12023): Found entity 1: Hamming_encoder File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Hamming_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hamming_decoder.sv
    Info (12023): Found entity 1: Hamming_decoder File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Hamming_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v Line: 40
Warning (10261): Verilog HDL Event Control warning at clock_sync_slow_to_fast.v(30): Event Control contains a complex event expression File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_slow_to_fast.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file clock_sync_slow_to_fast.v
    Info (12023): Found entity 1: clock_sync_slow_to_fast File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_slow_to_fast.v Line: 1
Warning (10261): Verilog HDL Event Control warning at clock_sync_fast_to_slow.v(28): Event Control contains a complex event expression File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_fast_to_slow.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file clock_sync_fast_to_slow.v
    Info (12023): Found entity 1: clock_sync_fast_to_slow File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_fast_to_slow.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_changer.sv
    Info (12023): Found entity 1: ClockChanger File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_changer.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file channel_connection.sv
    Info (12023): Found entity 1: channel_connect File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv Line: 1
    Info (12023): Found entity 2: channel_connect_tb File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_Bit_Counter.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at system.sv(21): created implicit net for "CLOCK_50" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 21
Warning (10236): Verilog HDL Implicit Net warning at system.sv(23): created implicit net for "en_writeready" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at system.sv(26): created implicit net for "waitwrite" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 26
Warning (10236): Verilog HDL Implicit Net warning at system.sv(30): created implicit net for "full1" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 30
Warning (10236): Verilog HDL Implicit Net warning at system.sv(32): created implicit net for "full2" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 32
Warning (10236): Verilog HDL Implicit Net warning at system.sv(40): created implicit net for "real_rece" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at system.sv(42): created implicit net for "imag_rece" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 42
Warning (10236): Verilog HDL Implicit Net warning at system.sv(48): created implicit net for "de_writeready" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Channel_Connection.sv(44): created implicit net for "empty" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv Line: 44
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:left" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv Line: 18
Warning (10034): Output port "write" at system.sv(4) has no driver File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 4
Info (12128): Elaborating entity "ClockChanger" for hierarchy "system:left|ClockChanger:clock48kHz" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 21
Info (12128): Elaborating entity "Hamming_encoder" for hierarchy "system:left|Hamming_encoder:encoder" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 23
Info (12128): Elaborating entity "QPSK_Complex" for hierarchy "system:left|QPSK_Complex:modululator" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 26
Info (12128): Elaborating entity "raised_transmitter" for hierarchy "system:left|raised_transmitter:real_transimtter" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 30
Warning (10030): Net "lut.data_a" at raised_transmitter.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv Line: 13
Warning (10030): Net "lut.waddr_a" at raised_transmitter.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv Line: 13
Warning (10030): Net "conv.data_a" at raised_transmitter.sv(14) has no driver or initial value, using a default initial value '0' File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv Line: 14
Warning (10030): Net "conv.waddr_a" at raised_transmitter.sv(14) has no driver or initial value, using a default initial value '0' File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv Line: 14
Warning (10030): Net "lut.we_a" at raised_transmitter.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv Line: 13
Warning (10030): Net "conv.we_a" at raised_transmitter.sv(14) has no driver or initial value, using a default initial value '0' File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv Line: 14
Info (12128): Elaborating entity "channel_connect" for hierarchy "system:left|channel_connect:AWGNreal" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 35
Info (12128): Elaborating entity "ClockChanger" for hierarchy "system:left|channel_connect:AWGNreal|ClockChanger:slow_change" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv Line: 17
Info (12128): Elaborating entity "LFSR8bit" for hierarchy "system:left|channel_connect:AWGNreal|LFSR8bit:lfsr_inst1" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv Line: 21
Info (12128): Elaborating entity "fifo" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv Line: 33
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v Line: 80
Info (12130): Elaborated megafunction instantiation "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v Line: 80
Info (12133): Instantiated megafunction "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ekl1.tdf
    Info (12023): Found entity 1: dcfifo_ekl1 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_ekl1" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf
    Info (12023): Found entity 1: a_graycounter_cg6 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_graycounter_cg6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_cg6" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated|a_graycounter_cg6:rdptr_g1p" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf
    Info (12023): Found entity 1: a_graycounter_8ub File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_graycounter_8ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8ub" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated|a_graycounter_8ub:wrptr_g1p" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gia1.tdf
    Info (12023): Found entity 1: altsyncram_gia1 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/altsyncram_gia1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gia1" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated|altsyncram_gia1:fifo_ram" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/alt_synch_pipe_g9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/alt_synch_pipe_g9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe15" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf
    Info (12023): Found entity 1: cmpr_0v5 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cmpr_0v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_0v5" for hierarchy "system:left|channel_connect:AWGNreal|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_ekl1:auto_generated|cmpr_0v5:rdempty_eq_comp" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf Line: 60
Info (12128): Elaborating entity "raised_receiver" for hierarchy "system:left|raised_receiver:real_receiver" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 41
Warning (10036): Verilog HDL or VHDL warning at raised_receiver.sv(15): object "check" assigned a value but never read File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_receiver.sv Line: 15
Info (12128): Elaborating entity "QPSK_Complex_Demod" for hierarchy "system:left|QPSK_Complex_Demod:demodulator" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 46
Info (12128): Elaborating entity "Hamming_decoder" for hierarchy "system:left|Hamming_decoder:decoder" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv Line: 48
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv Line: 37
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv Line: 58
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf
    Info (12023): Found entity 1: scfifo_9ba1 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/scfifo_9ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s2a1 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_s2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/scfifo_9ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/altsyncram_r3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v Line: 267
Error (12006): Node instance "my_clock_gen" instantiates undefined entity "clock_generator". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv Line: 27
Info (144001): Generated suppressed messages file C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/output_files/top.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings
    Error: Peak virtual memory: 4807 megabytes
    Error: Processing ended: Thu Jun 22 04:38:48 2023
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/output_files/top.map.smsg.


