
Sensor_Capturing_via_Microcontrollers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c054  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  0800c1e8  0800c1e8  0000d1e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c724  0800c724  0000e1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c724  0800c724  0000d724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c72c  0800c72c  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c72c  0800c72c  0000d72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c730  0800c730  0000d730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800c734  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1dc  2**0
                  CONTENTS
 10 .bss          00004620  200001e0  200001e0  0000e1e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20004800  20004800  0000e1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001706a  00000000  00000000  0000e20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033a5  00000000  00000000  00025276  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b8  00000000  00000000  00028620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001045  00000000  00000000  00029ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025a1b  00000000  00000000  0002ab1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a04f  00000000  00000000  00050538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e49b9  00000000  00000000  0006a587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014ef40  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006cbc  00000000  00000000  0014ef84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a2  00000000  00000000  00155c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c1cc 	.word	0x0800c1cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c1cc 	.word	0x0800c1cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4a07      	ldr	r2, [pc, #28]	@ (800104c <vApplicationGetIdleTaskMemory+0x2c>)
 8001030:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	4a06      	ldr	r2, [pc, #24]	@ (8001050 <vApplicationGetIdleTaskMemory+0x30>)
 8001036:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800103e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	200001fc 	.word	0x200001fc
 8001050:	2000029c 	.word	0x2000029c

08001054 <TIM1_UP_TIM10_IRQHandler>:

extern UART_HandleTypeDef usart1;
extern TIM_HandleTypeDef timer;

void TIM1_UP_TIM10_IRQHandler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
	// Increase tick.
	uwTick += uwTickFreq;
 8001058:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <TIM1_UP_TIM10_IRQHandler+0x20>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	461a      	mov	r2, r3
 800105e:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <TIM1_UP_TIM10_IRQHandler+0x24>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4413      	add	r3, r2
 8001064:	4a04      	ldr	r2, [pc, #16]	@ (8001078 <TIM1_UP_TIM10_IRQHandler+0x24>)
 8001066:	6013      	str	r3, [r2, #0]
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	2000000c 	.word	0x2000000c
 8001078:	2000095c 	.word	0x2000095c

0800107c <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&usart1);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <USART1_IRQHandler+0x10>)
 8001082:	f003 fc61 	bl	8004948 <HAL_UART_IRQHandler>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2000074c 	.word	0x2000074c

08001090 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&timer);
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <TIM2_IRQHandler+0x10>)
 8001096:	f003 f9ff 	bl	8004498 <HAL_TIM_IRQHandler>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000848 	.word	0x20000848

080010a4 <HardFault_Handler>:

void HardFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
	// Halt execution, when HardFault error occurs.
	for(;;);
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <HardFault_Handler+0x4>

080010ac <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
	// Halt execution, when MemManage error occurs.
	for(;;);
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <MemManage_Handler+0x4>

080010b4 <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
	// Halt execution, when BusFault error occurs.
	for(;;);
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <BusFault_Handler+0x4>

080010bc <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
	// Halt execution, when UsageFault error occurs.
	for(;;);
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <UsageFault_Handler+0x4>

080010c4 <main>:
volatile uint32_t potensiometer_value, heat_sensor_value, intermediate, potensiometer_i2c, temp_sensor_i2c;
volatile double potensiometer, temp_sensor, int_val = 0;
uint16_t slave_i2c_addr = 0xBB;

int main(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af02      	add	r7, sp, #8
	/* Initializes low level hardware at the processor level */
	HAL_Init();
 80010ca:	f000 ff6d 	bl	8001fa8 <HAL_Init>

	// Sets other clock sources besides HSI
	if( SystemClock_Config(HSI_8) != Execution_Succesfull)
 80010ce:	2001      	movs	r0, #1
 80010d0:	f000 f91a 	bl	8001308 <SystemClock_Config>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <main+0x1a>
		return Execution_Failed;
 80010da:	2301      	movs	r3, #1
 80010dc:	e0d6      	b.n	800128c <main+0x1c8>

	// Configure the ADCs
	if( ADC_Config(&adc1_potensiometer, ADC1, &potensiometer_channel, ADC_CHANNEL_0) != Execution_Succesfull)
 80010de:	2300      	movs	r3, #0
 80010e0:	4a6c      	ldr	r2, [pc, #432]	@ (8001294 <main+0x1d0>)
 80010e2:	496d      	ldr	r1, [pc, #436]	@ (8001298 <main+0x1d4>)
 80010e4:	486d      	ldr	r0, [pc, #436]	@ (800129c <main+0x1d8>)
 80010e6:	f000 f9b1 	bl	800144c <ADC_Config>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <main+0x30>
		return Execution_Failed;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e0cb      	b.n	800128c <main+0x1c8>

	if( ADC_Config(&adc2_heat_sensor, ADC2, &heat_sensor_channel, ADC_CHANNEL_1) != Execution_Succesfull)
 80010f4:	2301      	movs	r3, #1
 80010f6:	4a6a      	ldr	r2, [pc, #424]	@ (80012a0 <main+0x1dc>)
 80010f8:	496a      	ldr	r1, [pc, #424]	@ (80012a4 <main+0x1e0>)
 80010fa:	486b      	ldr	r0, [pc, #428]	@ (80012a8 <main+0x1e4>)
 80010fc:	f000 f9a6 	bl	800144c <ADC_Config>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <main+0x46>
		return Execution_Failed;
 8001106:	2301      	movs	r3, #1
 8001108:	e0c0      	b.n	800128c <main+0x1c8>

	// Configure the DMA for I2C usage.
	if ( DMA_Config(&dma_i2c, DMA1_Stream7) != Execution_Succesfull )
 800110a:	4968      	ldr	r1, [pc, #416]	@ (80012ac <main+0x1e8>)
 800110c:	4868      	ldr	r0, [pc, #416]	@ (80012b0 <main+0x1ec>)
 800110e:	f000 f9e2 	bl	80014d6 <DMA_Config>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <main+0x58>
		return Execution_Failed;
 8001118:	2301      	movs	r3, #1
 800111a:	e0b7      	b.n	800128c <main+0x1c8>

	// Configure the I2C module.
	if ( I2C_Config(&i2c, I2C2) != Execution_Succesfull )
 800111c:	4965      	ldr	r1, [pc, #404]	@ (80012b4 <main+0x1f0>)
 800111e:	4866      	ldr	r0, [pc, #408]	@ (80012b8 <main+0x1f4>)
 8001120:	f000 fa16 	bl	8001550 <I2C_Config>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <main+0x6a>
		return Execution_Failed;
 800112a:	2301      	movs	r3, #1
 800112c:	e0ae      	b.n	800128c <main+0x1c8>

	// Configure the USART1 module
	if( USART1_Config(&usart1) != Execution_Succesfull )
 800112e:	4863      	ldr	r0, [pc, #396]	@ (80012bc <main+0x1f8>)
 8001130:	f000 fa46 	bl	80015c0 <USART1_Config>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <main+0x7a>
		return Execution_Failed;
 800113a:	2301      	movs	r3, #1
 800113c:	e0a6      	b.n	800128c <main+0x1c8>

	// Configure the PWM timer.
	if( TIM2_Config(&timer) != Execution_Succesfull )
 800113e:	4860      	ldr	r0, [pc, #384]	@ (80012c0 <main+0x1fc>)
 8001140:	f000 fa70 	bl	8001624 <TIM2_Config>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <main+0x8a>
		return Execution_Failed;
 800114a:	2301      	movs	r3, #1
 800114c:	e09e      	b.n	800128c <main+0x1c8>

	// Create the Tasks.
	taskStatus = xTaskCreate( Capture_Temp_Sensor_Value_Task,
 800114e:	4b5d      	ldr	r3, [pc, #372]	@ (80012c4 <main+0x200>)
 8001150:	9301      	str	r3, [sp, #4]
 8001152:	2300      	movs	r3, #0
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2300      	movs	r3, #0
 8001158:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800115c:	495a      	ldr	r1, [pc, #360]	@ (80012c8 <main+0x204>)
 800115e:	485b      	ldr	r0, [pc, #364]	@ (80012cc <main+0x208>)
 8001160:	f004 ffb6 	bl	80060d0 <xTaskCreate>
 8001164:	4603      	mov	r3, r0
 8001166:	4a5a      	ldr	r2, [pc, #360]	@ (80012d0 <main+0x20c>)
 8001168:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  tskIDLE_PRIORITY,
							  &xTaskHeatSensor
	                        );
	configASSERT(taskStatus);
 800116a:	4b59      	ldr	r3, [pc, #356]	@ (80012d0 <main+0x20c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d10b      	bne.n	800118a <main+0xc6>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001176:	f383 8811 	msr	BASEPRI, r3
 800117a:	f3bf 8f6f 	isb	sy
 800117e:	f3bf 8f4f 	dsb	sy
 8001182:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001184:	bf00      	nop
 8001186:	bf00      	nop
 8001188:	e7fd      	b.n	8001186 <main+0xc2>

	taskStatus = xTaskCreate( Capture_Potensiometer_Value_Task,
 800118a:	4b52      	ldr	r3, [pc, #328]	@ (80012d4 <main+0x210>)
 800118c:	9301      	str	r3, [sp, #4]
 800118e:	2300      	movs	r3, #0
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	2300      	movs	r3, #0
 8001194:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001198:	494f      	ldr	r1, [pc, #316]	@ (80012d8 <main+0x214>)
 800119a:	4850      	ldr	r0, [pc, #320]	@ (80012dc <main+0x218>)
 800119c:	f004 ff98 	bl	80060d0 <xTaskCreate>
 80011a0:	4603      	mov	r3, r0
 80011a2:	4a4b      	ldr	r2, [pc, #300]	@ (80012d0 <main+0x20c>)
 80011a4:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  tskIDLE_PRIORITY,
							  &xTaskPotensiometerValue
							);
	configASSERT(taskStatus);
 80011a6:	4b4a      	ldr	r3, [pc, #296]	@ (80012d0 <main+0x20c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d10b      	bne.n	80011c6 <main+0x102>
	__asm volatile
 80011ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011b2:	f383 8811 	msr	BASEPRI, r3
 80011b6:	f3bf 8f6f 	isb	sy
 80011ba:	f3bf 8f4f 	dsb	sy
 80011be:	60bb      	str	r3, [r7, #8]
}
 80011c0:	bf00      	nop
 80011c2:	bf00      	nop
 80011c4:	e7fd      	b.n	80011c2 <main+0xfe>

	taskStatus = xTaskCreate( Transmit_Temp_Sensor_Value_Task,
 80011c6:	4b46      	ldr	r3, [pc, #280]	@ (80012e0 <main+0x21c>)
 80011c8:	9301      	str	r3, [sp, #4]
 80011ca:	2300      	movs	r3, #0
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	2300      	movs	r3, #0
 80011d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011d4:	4943      	ldr	r1, [pc, #268]	@ (80012e4 <main+0x220>)
 80011d6:	4844      	ldr	r0, [pc, #272]	@ (80012e8 <main+0x224>)
 80011d8:	f004 ff7a 	bl	80060d0 <xTaskCreate>
 80011dc:	4603      	mov	r3, r0
 80011de:	4a3c      	ldr	r2, [pc, #240]	@ (80012d0 <main+0x20c>)
 80011e0:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  tskIDLE_PRIORITY,
							  &xTaskTransmitHeatSensor
							);
	configASSERT(taskStatus);
 80011e2:	4b3b      	ldr	r3, [pc, #236]	@ (80012d0 <main+0x20c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d10b      	bne.n	8001202 <main+0x13e>
	__asm volatile
 80011ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011ee:	f383 8811 	msr	BASEPRI, r3
 80011f2:	f3bf 8f6f 	isb	sy
 80011f6:	f3bf 8f4f 	dsb	sy
 80011fa:	607b      	str	r3, [r7, #4]
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	e7fd      	b.n	80011fe <main+0x13a>

	taskStatus = xTaskCreate( Transmit_Potensiometer_Value_Task,
 8001202:	4b3a      	ldr	r3, [pc, #232]	@ (80012ec <main+0x228>)
 8001204:	9301      	str	r3, [sp, #4]
 8001206:	2300      	movs	r3, #0
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2300      	movs	r3, #0
 800120c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001210:	4937      	ldr	r1, [pc, #220]	@ (80012f0 <main+0x22c>)
 8001212:	4838      	ldr	r0, [pc, #224]	@ (80012f4 <main+0x230>)
 8001214:	f004 ff5c 	bl	80060d0 <xTaskCreate>
 8001218:	4603      	mov	r3, r0
 800121a:	4a2d      	ldr	r2, [pc, #180]	@ (80012d0 <main+0x20c>)
 800121c:	6013      	str	r3, [r2, #0]
							  configMINIMAL_STACK_SIZE,
							  ( void * ) NULL,
							  tskIDLE_PRIORITY,
							  &xTaskTransmitPotensiometerValue
							);
	configASSERT(taskStatus);
 800121e:	4b2c      	ldr	r3, [pc, #176]	@ (80012d0 <main+0x20c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10b      	bne.n	800123e <main+0x17a>
	__asm volatile
 8001226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800122a:	f383 8811 	msr	BASEPRI, r3
 800122e:	f3bf 8f6f 	isb	sy
 8001232:	f3bf 8f4f 	dsb	sy
 8001236:	603b      	str	r3, [r7, #0]
}
 8001238:	bf00      	nop
 800123a:	bf00      	nop
 800123c:	e7fd      	b.n	800123a <main+0x176>

	// Create the Semaphores.
	xTransmitSemaphore = xSemaphoreCreateBinary();
 800123e:	2203      	movs	r2, #3
 8001240:	2100      	movs	r1, #0
 8001242:	2001      	movs	r0, #1
 8001244:	f004 fb76 	bl	8005934 <xQueueGenericCreate>
 8001248:	4603      	mov	r3, r0
 800124a:	4a2b      	ldr	r2, [pc, #172]	@ (80012f8 <main+0x234>)
 800124c:	6013      	str	r3, [r2, #0]
	xUARTSemaphore = xSemaphoreCreateBinary();
 800124e:	2203      	movs	r2, #3
 8001250:	2100      	movs	r1, #0
 8001252:	2001      	movs	r0, #1
 8001254:	f004 fb6e 	bl	8005934 <xQueueGenericCreate>
 8001258:	4603      	mov	r3, r0
 800125a:	4a28      	ldr	r2, [pc, #160]	@ (80012fc <main+0x238>)
 800125c:	6013      	str	r3, [r2, #0]
	xPotensiometer_i2c = xSemaphoreCreateBinary();
 800125e:	2203      	movs	r2, #3
 8001260:	2100      	movs	r1, #0
 8001262:	2001      	movs	r0, #1
 8001264:	f004 fb66 	bl	8005934 <xQueueGenericCreate>
 8001268:	4603      	mov	r3, r0
 800126a:	4a25      	ldr	r2, [pc, #148]	@ (8001300 <main+0x23c>)
 800126c:	6013      	str	r3, [r2, #0]
	xTemp_sensor_i2c = xSemaphoreCreateBinary();
 800126e:	2203      	movs	r2, #3
 8001270:	2100      	movs	r1, #0
 8001272:	2001      	movs	r0, #1
 8001274:	f004 fb5e 	bl	8005934 <xQueueGenericCreate>
 8001278:	4603      	mov	r3, r0
 800127a:	4a22      	ldr	r2, [pc, #136]	@ (8001304 <main+0x240>)
 800127c:	6013      	str	r3, [r2, #0]

	// Start Timer 2 in Interrupt Mode.
	HAL_TIM_Base_Start_IT(&timer);
 800127e:	4810      	ldr	r0, [pc, #64]	@ (80012c0 <main+0x1fc>)
 8001280:	f003 f89a 	bl	80043b8 <HAL_TIM_Base_Start_IT>

	// Start the Scheduler.
	vTaskStartScheduler();
 8001284:	f005 f874 	bl	8006370 <vTaskStartScheduler>

	// Infinite loop.
	for(;;);
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <main+0x1c4>

	// Stop Timer 2.
	HAL_TIM_Base_Stop_IT(&timer);

	return Execution_Succesfull;
}
 800128c:	4618      	mov	r0, r3
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	2000072c 	.word	0x2000072c
 8001298:	40012000 	.word	0x40012000
 800129c:	2000069c 	.word	0x2000069c
 80012a0:	2000073c 	.word	0x2000073c
 80012a4:	40012100 	.word	0x40012100
 80012a8:	200006e4 	.word	0x200006e4
 80012ac:	400260b8 	.word	0x400260b8
 80012b0:	20000794 	.word	0x20000794
 80012b4:	40005800 	.word	0x40005800
 80012b8:	200007f4 	.word	0x200007f4
 80012bc:	2000074c 	.word	0x2000074c
 80012c0:	20000848 	.word	0x20000848
 80012c4:	20000890 	.word	0x20000890
 80012c8:	0800c1e8 	.word	0x0800c1e8
 80012cc:	080016c9 	.word	0x080016c9
 80012d0:	200008a0 	.word	0x200008a0
 80012d4:	20000894 	.word	0x20000894
 80012d8:	0800c208 	.word	0x0800c208
 80012dc:	08001811 	.word	0x08001811
 80012e0:	20000898 	.word	0x20000898
 80012e4:	0800c22c 	.word	0x0800c22c
 80012e8:	08001939 	.word	0x08001939
 80012ec:	2000089c 	.word	0x2000089c
 80012f0:	0800c24c 	.word	0x0800c24c
 80012f4:	080019d9 	.word	0x080019d9
 80012f8:	200008a4 	.word	0x200008a4
 80012fc:	200008a8 	.word	0x200008a8
 8001300:	200008ac 	.word	0x200008ac
 8001304:	200008b0 	.word	0x200008b0

08001308 <SystemClock_Config>:

ReturnStatus SystemClock_Config(Clock_Source_t clk)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b094      	sub	sp, #80	@ 0x50
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	memset(&osc_init, 0, sizeof(osc_init));
 8001312:	f107 0320 	add.w	r3, r7, #32
 8001316:	2230      	movs	r2, #48	@ 0x30
 8001318:	2100      	movs	r1, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f007 fb1d 	bl	800895a <memset>
	memset(&clk_init, 0, sizeof(clk_init));
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	2214      	movs	r2, #20
 8001326:	2100      	movs	r1, #0
 8001328:	4618      	mov	r0, r3
 800132a:	f007 fb16 	bl	800895a <memset>

	switch (clk)
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	2b03      	cmp	r3, #3
 8001332:	f200 8084 	bhi.w	800143e <SystemClock_Config+0x136>
 8001336:	a201      	add	r2, pc, #4	@ (adr r2, 800133c <SystemClock_Config+0x34>)
 8001338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133c:	0800143f 	.word	0x0800143f
 8001340:	0800134d 	.word	0x0800134d
 8001344:	08001395 	.word	0x08001395
 8001348:	080013e9 	.word	0x080013e9
	{
		case HSI_16:
			break;
		case HSI_8:
			osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800134c:	2302      	movs	r3, #2
 800134e:	623b      	str	r3, [r7, #32]
			osc_init.HSIState = RCC_HSI_ON;
 8001350:	2301      	movs	r3, #1
 8001352:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 8001354:	f107 0320 	add.w	r3, r7, #32
 8001358:	4618      	mov	r0, r3
 800135a:	f002 fb13 	bl	8003984 <HAL_RCC_OscConfig>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <SystemClock_Config+0x60>
				return Execution_Failed;
 8001364:	2301      	movs	r3, #1
 8001366:	e06b      	b.n	8001440 <SystemClock_Config+0x138>

			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001368:	230f      	movs	r3, #15
 800136a:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800136c:	2300      	movs	r3, #0
 800136e:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001370:	2380      	movs	r3, #128	@ 0x80
 8001372:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001374:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001378:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]

			if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 800137e:	f107 030c 	add.w	r3, r7, #12
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f002 fd75 	bl	8003e74 <HAL_RCC_ClockConfig>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d055      	beq.n	800143c <SystemClock_Config+0x134>
				return Execution_Failed;
 8001390:	2301      	movs	r3, #1
 8001392:	e055      	b.n	8001440 <SystemClock_Config+0x138>
			break;

		case HSE_4:
			osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001394:	2301      	movs	r3, #1
 8001396:	623b      	str	r3, [r7, #32]
			osc_init.HSEState = RCC_HSE_ON; // YOU HAVE TO CHECK ON THE SCHEMATIC WHETHER HSE IS BYPASSED OR NOT!!!
 8001398:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
			if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 800139e:	f107 0320 	add.w	r3, r7, #32
 80013a2:	4618      	mov	r0, r3
 80013a4:	f002 faee 	bl	8003984 <HAL_RCC_OscConfig>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0xaa>
				return Execution_Failed;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e046      	b.n	8001440 <SystemClock_Config+0x138>

			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013b2:	230f      	movs	r3, #15
 80013b4:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80013b6:	2301      	movs	r3, #1
 80013b8:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80013ba:	2380      	movs	r3, #128	@ 0x80
 80013bc:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80013be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013c2:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80013c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013c8:	61fb      	str	r3, [r7, #28]

			if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 80013ca:	f107 030c 	add.w	r3, r7, #12
 80013ce:	2100      	movs	r1, #0
 80013d0:	4618      	mov	r0, r3
 80013d2:	f002 fd4f 	bl	8003e74 <HAL_RCC_ClockConfig>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <SystemClock_Config+0xd8>
				return Execution_Failed;
 80013dc:	2301      	movs	r3, #1
 80013de:	e02f      	b.n	8001440 <SystemClock_Config+0x138>

			__HAL_RCC_HSI_DISABLE(); //Disable HSI to reduce Power Consumption.
 80013e0:	4b19      	ldr	r3, [pc, #100]	@ (8001448 <SystemClock_Config+0x140>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]

			break;
 80013e6:	e02a      	b.n	800143e <SystemClock_Config+0x136>

		case HSE_2:
				osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013e8:	2301      	movs	r3, #1
 80013ea:	623b      	str	r3, [r7, #32]
				osc_init.HSEState = RCC_HSE_ON; // YOU HAVE TO CHECK ON THE SCHEMATIC WHETHER HSE IS BYPASSED OR NOT!!!
 80013ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
				if ( HAL_RCC_OscConfig(&osc_init) != HAL_OK )
 80013f2:	f107 0320 	add.w	r3, r7, #32
 80013f6:	4618      	mov	r0, r3
 80013f8:	f002 fac4 	bl	8003984 <HAL_RCC_OscConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0xfe>
					return Execution_Failed;
 8001402:	2301      	movs	r3, #1
 8001404:	e01c      	b.n	8001440 <SystemClock_Config+0x138>

				clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001406:	230f      	movs	r3, #15
 8001408:	60fb      	str	r3, [r7, #12]
				clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800140a:	2301      	movs	r3, #1
 800140c:	613b      	str	r3, [r7, #16]
				clk_init.AHBCLKDivider = RCC_SYSCLK_DIV4;
 800140e:	2390      	movs	r3, #144	@ 0x90
 8001410:	617b      	str	r3, [r7, #20]
				clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001412:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001416:	61bb      	str	r3, [r7, #24]
				clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8001418:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141c:	61fb      	str	r3, [r7, #28]

				if ( HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0WS) != HAL_OK )
 800141e:	f107 030c 	add.w	r3, r7, #12
 8001422:	2100      	movs	r1, #0
 8001424:	4618      	mov	r0, r3
 8001426:	f002 fd25 	bl	8003e74 <HAL_RCC_ClockConfig>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Config+0x12c>
					return Execution_Failed;
 8001430:	2301      	movs	r3, #1
 8001432:	e005      	b.n	8001440 <SystemClock_Config+0x138>

				__HAL_RCC_HSI_DISABLE(); //Disable HSI to reduce Power Consumption.
 8001434:	4b04      	ldr	r3, [pc, #16]	@ (8001448 <SystemClock_Config+0x140>)
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]

				break;
 800143a:	e000      	b.n	800143e <SystemClock_Config+0x136>
			break;
 800143c:	bf00      	nop
				break;
#endif
		default:
	}

	return Execution_Succesfull;
 800143e:	2300      	movs	r3, #0
}
 8001440:	4618      	mov	r0, r3
 8001442:	3750      	adds	r7, #80	@ 0x50
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	42470000 	.word	0x42470000

0800144c <ADC_Config>:

ReturnStatus ADC_Config(ADC_HandleTypeDef *adc_handle, ADC_TypeDef *adc_instance, ADC_ChannelConfTypeDef *channel, uint32_t channel_num)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
 8001458:	603b      	str	r3, [r7, #0]
	memset(adc_handle, 0, sizeof(*adc_handle));
 800145a:	2248      	movs	r2, #72	@ 0x48
 800145c:	2100      	movs	r1, #0
 800145e:	68f8      	ldr	r0, [r7, #12]
 8001460:	f007 fa7b 	bl	800895a <memset>
	memset(adc_instance, 0, sizeof(*adc_instance));
 8001464:	2250      	movs	r2, #80	@ 0x50
 8001466:	2100      	movs	r1, #0
 8001468:	68b8      	ldr	r0, [r7, #8]
 800146a:	f007 fa76 	bl	800895a <memset>
	memset(channel, 0, sizeof(*channel));
 800146e:	2210      	movs	r2, #16
 8001470:	2100      	movs	r1, #0
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f007 fa71 	bl	800895a <memset>

	adc_handle->Instance = adc_instance;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	601a      	str	r2, [r3, #0]
	adc_handle->Init.Resolution = ADC_RESOLUTION_12B;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
	adc_handle->Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2201      	movs	r2, #1
 8001488:	615a      	str	r2, [r3, #20]
	adc_handle->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2200      	movs	r2, #0
 800148e:	60da      	str	r2, [r3, #12]
	adc_handle->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001496:	605a      	str	r2, [r3, #4]

	if( HAL_ADC_Init(adc_handle) != HAL_OK)
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f000 fdb3 	bl	8002004 <HAL_ADC_Init>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <ADC_Config+0x5c>
		return Execution_Failed;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e012      	b.n	80014ce <ADC_Config+0x82>


	channel->Channel = channel_num;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	683a      	ldr	r2, [r7, #0]
 80014ac:	601a      	str	r2, [r3, #0]
	channel->Rank = channel_num;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	605a      	str	r2, [r3, #4]
	channel->SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2203      	movs	r2, #3
 80014b8:	609a      	str	r2, [r3, #8]

	if( HAL_ADC_ConfigChannel(adc_handle, channel) != HAL_OK)
 80014ba:	6879      	ldr	r1, [r7, #4]
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f000 ff83 	bl	80023c8 <HAL_ADC_ConfigChannel>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <ADC_Config+0x80>
		return Execution_Failed;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e000      	b.n	80014ce <ADC_Config+0x82>


	return Execution_Succesfull;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <DMA_Config>:

ReturnStatus DMA_Config(DMA_HandleTypeDef *dma, DMA_Stream_TypeDef *Instance)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
	memset(dma, 0, sizeof(*dma));
 80014e0:	2260      	movs	r2, #96	@ 0x60
 80014e2:	2100      	movs	r1, #0
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f007 fa38 	bl	800895a <memset>
	dma->Instance = Instance;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	683a      	ldr	r2, [r7, #0]
 80014ee:	601a      	str	r2, [r3, #0]
	dma->Init.Channel = DMA_CHANNEL_7;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80014f6:	605a      	str	r2, [r3, #4]
	dma->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2240      	movs	r2, #64	@ 0x40
 80014fc:	609a      	str	r2, [r3, #8]
	dma->Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	625a      	str	r2, [r3, #36]	@ 0x24
	dma->Init.MemBurst = DMA_MBURST_SINGLE;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	62da      	str	r2, [r3, #44]	@ 0x2c
	dma->Init.PeriphBurst = DMA_PBURST_SINGLE;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	631a      	str	r2, [r3, #48]	@ 0x30
	dma->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	619a      	str	r2, [r3, #24]
	dma->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2200      	movs	r2, #0
 800151a:	615a      	str	r2, [r3, #20]
	dma->Init.Mode = DMA_NORMAL;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	61da      	str	r2, [r3, #28]
	dma->Init.Priority = DMA_PRIORITY_HIGH;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001528:	621a      	str	r2, [r3, #32]
	dma->Init.PeriphInc = DMA_PINC_DISABLE;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
	dma->Init.MemInc = DMA_MINC_DISABLE;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]

	if( HAL_DMA_Init(dma) != HAL_OK )
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f001 fa46 	bl	80029c8 <HAL_DMA_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <DMA_Config+0x70>
		return Execution_Failed;
 8001542:	2301      	movs	r3, #1
 8001544:	e000      	b.n	8001548 <DMA_Config+0x72>

	return Execution_Succesfull;
 8001546:	2300      	movs	r3, #0
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <I2C_Config>:

ReturnStatus I2C_Config(I2C_HandleTypeDef *i2c, I2C_TypeDef *Instance)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]

	memset(i2c, 0, sizeof(*i2c));
 800155a:	2254      	movs	r2, #84	@ 0x54
 800155c:	2100      	movs	r1, #0
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f007 f9fb 	bl	800895a <memset>
	i2c->Instance = Instance;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	683a      	ldr	r2, [r7, #0]
 8001568:	601a      	str	r2, [r3, #0]
	i2c->Init.ClockSpeed = 100000;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a12      	ldr	r2, [pc, #72]	@ (80015b8 <I2C_Config+0x68>)
 800156e:	605a      	str	r2, [r3, #4]
	i2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
	i2c->Init.OwnAddress1 = 0xAA;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	22aa      	movs	r2, #170	@ 0xaa
 800157a:	60da      	str	r2, [r3, #12]
	i2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001582:	611a      	str	r2, [r3, #16]
	i2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	615a      	str	r2, [r3, #20]
	i2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	61da      	str	r2, [r3, #28]
	i2c->Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2280      	movs	r2, #128	@ 0x80
 8001594:	621a      	str	r2, [r3, #32]

	// DMA setup for I2C communication.
	i2c->hdmatx = &dma_i2c;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a08      	ldr	r2, [pc, #32]	@ (80015bc <I2C_Config+0x6c>)
 800159a:	635a      	str	r2, [r3, #52]	@ 0x34

	if( HAL_I2C_Init(i2c) != HAL_OK)
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f001 fe33 	bl	8003208 <HAL_I2C_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <I2C_Config+0x5c>
		return Execution_Failed;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e000      	b.n	80015ae <I2C_Config+0x5e>

	return Execution_Succesfull;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	000186a0 	.word	0x000186a0
 80015bc:	20000794 	.word	0x20000794

080015c0 <USART1_Config>:

ReturnStatus USART1_Config(UART_HandleTypeDef *uart_handle)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	memset(uart_handle, 0, sizeof(*uart_handle));
 80015c8:	2248      	movs	r2, #72	@ 0x48
 80015ca:	2100      	movs	r1, #0
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f007 f9c4 	bl	800895a <memset>

	uart_handle->Instance = USART1;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <USART1_Config+0x60>)
 80015d6:	601a      	str	r2, [r3, #0]
	uart_handle->Init.BaudRate = 115200;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015de:	605a      	str	r2, [r3, #4]
	uart_handle->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	619a      	str	r2, [r3, #24]
	uart_handle->Init.Mode = UART_MODE_TX;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2208      	movs	r2, #8
 80015ea:	615a      	str	r2, [r3, #20]
	uart_handle->Init.OverSampling = UART_OVERSAMPLING_16;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	61da      	str	r2, [r3, #28]
	uart_handle->Init.Parity = UART_PARITY_NONE;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
	uart_handle->Init.StopBits = UART_STOPBITS_1;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	60da      	str	r2, [r3, #12]
	uart_handle->Init.WordLength = UART_WORDLENGTH_8B;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]

	if( HAL_UART_Init(uart_handle) != HAL_OK )
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f003 f919 	bl	800483c <HAL_UART_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <USART1_Config+0x54>
		return Execution_Failed;
 8001610:	2301      	movs	r3, #1
 8001612:	e000      	b.n	8001616 <USART1_Config+0x56>

	return Execution_Succesfull;
 8001614:	2300      	movs	r3, #0

}
 8001616:	4618      	mov	r0, r3
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40011000 	.word	0x40011000

08001624 <TIM2_Config>:

ReturnStatus TIM2_Config(TIM_HandleTypeDef *timer)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
	memset(timer, 0, sizeof(*timer));
 800162c:	2248      	movs	r2, #72	@ 0x48
 800162e:	2100      	movs	r1, #0
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f007 f992 	bl	800895a <memset>

	timer->Instance = TIM2;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800163c:	601a      	str	r2, [r3, #0]
	timer->Init.Prescaler = 7999;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001644:	605a      	str	r2, [r3, #4]
	timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	609a      	str	r2, [r3, #8]
	timer->Init.Period = 5000;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001652:	60da      	str	r2, [r3, #12]
	timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
	timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
	timer->Init.RepetitionCounter = 0;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2200      	movs	r2, #0
 8001664:	615a      	str	r2, [r3, #20]

	if( HAL_TIM_Base_Init(timer) != HAL_OK)
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f002 fe56 	bl	8004318 <HAL_TIM_Base_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <TIM2_Config+0x52>
		return Execution_Failed;
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <TIM2_Config+0x54>

	return Execution_Succesfull;
 8001676:	2300      	movs	r3, #0

}
 8001678:	4618      	mov	r0, r3
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_TIM_PeriodElapsedCallback>:

	while ((DWT->CYCCNT - start) < ticks);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	// 5 seconds passed ... time to capture from the sensors.
	xTaskNotify(xTaskHeatSensor, 0, eNoAction);
 8001688:	4b08      	ldr	r3, [pc, #32]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800168a:	6818      	ldr	r0, [r3, #0]
 800168c:	2300      	movs	r3, #0
 800168e:	2200      	movs	r2, #0
 8001690:	2100      	movs	r1, #0
 8001692:	f005 fcad 	bl	8006ff0 <xTaskGenericNotify>
	xTaskNotify(xTaskPotensiometerValue, 0, eNoAction);
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001698:	6818      	ldr	r0, [r3, #0]
 800169a:	2300      	movs	r3, #0
 800169c:	2200      	movs	r2, #0
 800169e:	2100      	movs	r1, #0
 80016a0:	f005 fca6 	bl	8006ff0 <xTaskGenericNotify>

}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000890 	.word	0x20000890
 80016b0:	20000894 	.word	0x20000894

080016b4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
	// Indicates a UART transfer completed.
	UNUSED(huart);
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <Capture_Temp_Sensor_Value_Task>:

TaskFunction_t Capture_Temp_Sensor_Value_Task(void * pvParameters)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

	// Task's Notification value.
	static uint32_t HeatSensorNotificationValue = 0;

	// Wait for the TIM2 to complete a period before capturing again.
	xTaskNotifyWait(0, 0, &HeatSensorNotificationValue, portMAX_DELAY);
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
 80016d4:	4a40      	ldr	r2, [pc, #256]	@ (80017d8 <Capture_Temp_Sensor_Value_Task+0x110>)
 80016d6:	2100      	movs	r1, #0
 80016d8:	2000      	movs	r0, #0
 80016da:	f005 fc29 	bl	8006f30 <xTaskNotifyWait>

	// Start heat sensor reading.
	HAL_ADC_Start(&adc2_heat_sensor);
 80016de:	483f      	ldr	r0, [pc, #252]	@ (80017dc <Capture_Temp_Sensor_Value_Task+0x114>)
 80016e0:	f000 fcd4 	bl	800208c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&adc2_heat_sensor, 5) == HAL_OK){
 80016e4:	2105      	movs	r1, #5
 80016e6:	483d      	ldr	r0, [pc, #244]	@ (80017dc <Capture_Temp_Sensor_Value_Task+0x114>)
 80016e8:	f000 fdd5 	bl	8002296 <HAL_ADC_PollForConversion>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d15c      	bne.n	80017ac <Capture_Temp_Sensor_Value_Task+0xe4>
		heat_sensor_value = HAL_ADC_GetValue(&adc2_heat_sensor);
 80016f2:	483a      	ldr	r0, [pc, #232]	@ (80017dc <Capture_Temp_Sensor_Value_Task+0x114>)
 80016f4:	f000 fe5a 	bl	80023ac <HAL_ADC_GetValue>
 80016f8:	4603      	mov	r3, r0
 80016fa:	4a39      	ldr	r2, [pc, #228]	@ (80017e0 <Capture_Temp_Sensor_Value_Task+0x118>)
 80016fc:	6013      	str	r3, [r2, #0]
		temp_sensor = (heat_sensor_value * 0.07324) - 50;
 80016fe:	4b38      	ldr	r3, [pc, #224]	@ (80017e0 <Capture_Temp_Sensor_Value_Task+0x118>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4618      	mov	r0, r3
 8001704:	f7fe fefe 	bl	8000504 <__aeabi_ui2d>
 8001708:	a331      	add	r3, pc, #196	@ (adr r3, 80017d0 <Capture_Temp_Sensor_Value_Task+0x108>)
 800170a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170e:	f7fe ff73 	bl	80005f8 <__aeabi_dmul>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	4b31      	ldr	r3, [pc, #196]	@ (80017e4 <Capture_Temp_Sensor_Value_Task+0x11c>)
 8001720:	f7fe fdb2 	bl	8000288 <__aeabi_dsub>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	492f      	ldr	r1, [pc, #188]	@ (80017e8 <Capture_Temp_Sensor_Value_Task+0x120>)
 800172a:	e9c1 2300 	strd	r2, r3, [r1]

		if( xSemaphoreTake( xTemp_sensor_i2c, portMAX_DELAY ) == pdTRUE ){
 800172e:	4b2f      	ldr	r3, [pc, #188]	@ (80017ec <Capture_Temp_Sensor_Value_Task+0x124>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f04f 31ff 	mov.w	r1, #4294967295
 8001736:	4618      	mov	r0, r3
 8001738:	f004 fa58 	bl	8005bec <xQueueSemaphoreTake>
 800173c:	4603      	mov	r3, r0
 800173e:	2b01      	cmp	r3, #1
 8001740:	d117      	bne.n	8001772 <Capture_Temp_Sensor_Value_Task+0xaa>
			temp_sensor_i2c = temp_sensor * 100;
 8001742:	4b29      	ldr	r3, [pc, #164]	@ (80017e8 <Capture_Temp_Sensor_Value_Task+0x120>)
 8001744:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	4b28      	ldr	r3, [pc, #160]	@ (80017f0 <Capture_Temp_Sensor_Value_Task+0x128>)
 800174e:	f7fe ff53 	bl	80005f8 <__aeabi_dmul>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff fa25 	bl	8000ba8 <__aeabi_d2uiz>
 800175e:	4603      	mov	r3, r0
 8001760:	4a24      	ldr	r2, [pc, #144]	@ (80017f4 <Capture_Temp_Sensor_Value_Task+0x12c>)
 8001762:	6013      	str	r3, [r2, #0]
			xSemaphoreGive( xTemp_sensor_i2c );
 8001764:	4b21      	ldr	r3, [pc, #132]	@ (80017ec <Capture_Temp_Sensor_Value_Task+0x124>)
 8001766:	6818      	ldr	r0, [r3, #0]
 8001768:	2300      	movs	r3, #0
 800176a:	2200      	movs	r2, #0
 800176c:	2100      	movs	r1, #0
 800176e:	f004 f93b 	bl	80059e8 <xQueueGenericSend>
		}

		if( xSemaphoreTake( xUARTSemaphore, portMAX_DELAY ) == pdTRUE ){
 8001772:	4b21      	ldr	r3, [pc, #132]	@ (80017f8 <Capture_Temp_Sensor_Value_Task+0x130>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f04f 31ff 	mov.w	r1, #4294967295
 800177a:	4618      	mov	r0, r3
 800177c:	f004 fa36 	bl	8005bec <xQueueSemaphoreTake>
 8001780:	4603      	mov	r3, r0
 8001782:	2b01      	cmp	r3, #1
 8001784:	d112      	bne.n	80017ac <Capture_Temp_Sensor_Value_Task+0xe4>
			sprintf(uart_buffer, "The Temp Sensor has a value of: %1.2f Celsius.\n\r", temp_sensor);
 8001786:	4b18      	ldr	r3, [pc, #96]	@ (80017e8 <Capture_Temp_Sensor_Value_Task+0x120>)
 8001788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178c:	491b      	ldr	r1, [pc, #108]	@ (80017fc <Capture_Temp_Sensor_Value_Task+0x134>)
 800178e:	481c      	ldr	r0, [pc, #112]	@ (8001800 <Capture_Temp_Sensor_Value_Task+0x138>)
 8001790:	f007 f87e 	bl	8008890 <siprintf>
			HAL_UART_Transmit_IT(&usart1, (const uint8_t* )uart_buffer, 50);
 8001794:	2232      	movs	r2, #50	@ 0x32
 8001796:	491a      	ldr	r1, [pc, #104]	@ (8001800 <Capture_Temp_Sensor_Value_Task+0x138>)
 8001798:	481a      	ldr	r0, [pc, #104]	@ (8001804 <Capture_Temp_Sensor_Value_Task+0x13c>)
 800179a:	f003 f89f 	bl	80048dc <HAL_UART_Transmit_IT>

			xSemaphoreGive( xUARTSemaphore );
 800179e:	4b16      	ldr	r3, [pc, #88]	@ (80017f8 <Capture_Temp_Sensor_Value_Task+0x130>)
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	2300      	movs	r3, #0
 80017a4:	2200      	movs	r2, #0
 80017a6:	2100      	movs	r1, #0
 80017a8:	f004 f91e 	bl	80059e8 <xQueueGenericSend>
		}
	}
	HAL_ADC_Stop(&adc2_heat_sensor);
 80017ac:	480b      	ldr	r0, [pc, #44]	@ (80017dc <Capture_Temp_Sensor_Value_Task+0x114>)
 80017ae:	f000 fd3f 	bl	8002230 <HAL_ADC_Stop>

	// xTskNotify --> To transmit the next Temperature Sensor's value.
	xTaskNotify(xTaskTransmitHeatSensor, 0, eNoAction);
 80017b2:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <Capture_Temp_Sensor_Value_Task+0x140>)
 80017b4:	6818      	ldr	r0, [r3, #0]
 80017b6:	2300      	movs	r3, #0
 80017b8:	2200      	movs	r2, #0
 80017ba:	2100      	movs	r1, #0
 80017bc:	f005 fc18 	bl	8006ff0 <xTaskGenericNotify>

}
 80017c0:	bf00      	nop
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	f3af 8000 	nop.w
 80017d0:	4cc25072 	.word	0x4cc25072
 80017d4:	3fb2bfdb 	.word	0x3fb2bfdb
 80017d8:	20000908 	.word	0x20000908
 80017dc:	200006e4 	.word	0x200006e4
 80017e0:	200008ec 	.word	0x200008ec
 80017e4:	40490000 	.word	0x40490000
 80017e8:	20000900 	.word	0x20000900
 80017ec:	200008b0 	.word	0x200008b0
 80017f0:	40590000 	.word	0x40590000
 80017f4:	200008f4 	.word	0x200008f4
 80017f8:	200008a8 	.word	0x200008a8
 80017fc:	0800c270 	.word	0x0800c270
 8001800:	200008b4 	.word	0x200008b4
 8001804:	2000074c 	.word	0x2000074c
 8001808:	20000898 	.word	0x20000898
 800180c:	00000000 	.word	0x00000000

08001810 <Capture_Potensiometer_Value_Task>:

TaskFunction_t Capture_Potensiometer_Value_Task(void * pvParameters)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]

	// Task's Notification value.
	static uint32_t PotensiometerNotificationValue = 0;

	// Wait for the TIM2 to complete a period before capturing again.
	xTaskNotifyWait(0, 0, &PotensiometerNotificationValue, portMAX_DELAY);
 8001818:	f04f 33ff 	mov.w	r3, #4294967295
 800181c:	4a3a      	ldr	r2, [pc, #232]	@ (8001908 <Capture_Potensiometer_Value_Task+0xf8>)
 800181e:	2100      	movs	r1, #0
 8001820:	2000      	movs	r0, #0
 8001822:	f005 fb85 	bl	8006f30 <xTaskNotifyWait>

	// Start potensiometer's reading.
	HAL_ADC_Start(&adc1_potensiometer);
 8001826:	4839      	ldr	r0, [pc, #228]	@ (800190c <Capture_Potensiometer_Value_Task+0xfc>)
 8001828:	f000 fc30 	bl	800208c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&adc1_potensiometer, 5) == HAL_OK){
 800182c:	2105      	movs	r1, #5
 800182e:	4837      	ldr	r0, [pc, #220]	@ (800190c <Capture_Potensiometer_Value_Task+0xfc>)
 8001830:	f000 fd31 	bl	8002296 <HAL_ADC_PollForConversion>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d153      	bne.n	80018e2 <Capture_Potensiometer_Value_Task+0xd2>
		potensiometer_value = HAL_ADC_GetValue(&adc1_potensiometer);
 800183a:	4834      	ldr	r0, [pc, #208]	@ (800190c <Capture_Potensiometer_Value_Task+0xfc>)
 800183c:	f000 fdb6 	bl	80023ac <HAL_ADC_GetValue>
 8001840:	4603      	mov	r3, r0
 8001842:	4a33      	ldr	r2, [pc, #204]	@ (8001910 <Capture_Potensiometer_Value_Task+0x100>)
 8001844:	6013      	str	r3, [r2, #0]
		// Update the PWM signal.
		intermediate = (int_val / 4096) * 19;
		__HAL_TIM_SET_COMPARE(&pwm_timer, TIM_CHANNEL_3, intermediate);
		Delay(20); // Delay 20ms*/

		potensiometer = potensiometer_value * 0.0007324;
 8001846:	4b32      	ldr	r3, [pc, #200]	@ (8001910 <Capture_Potensiometer_Value_Task+0x100>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe fe5a 	bl	8000504 <__aeabi_ui2d>
 8001850:	a32b      	add	r3, pc, #172	@ (adr r3, 8001900 <Capture_Potensiometer_Value_Task+0xf0>)
 8001852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001856:	f7fe fecf 	bl	80005f8 <__aeabi_dmul>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	492d      	ldr	r1, [pc, #180]	@ (8001914 <Capture_Potensiometer_Value_Task+0x104>)
 8001860:	e9c1 2300 	strd	r2, r3, [r1]

		if( xSemaphoreTake( xPotensiometer_i2c, portMAX_DELAY ) == pdTRUE ){
 8001864:	4b2c      	ldr	r3, [pc, #176]	@ (8001918 <Capture_Potensiometer_Value_Task+0x108>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f04f 31ff 	mov.w	r1, #4294967295
 800186c:	4618      	mov	r0, r3
 800186e:	f004 f9bd 	bl	8005bec <xQueueSemaphoreTake>
 8001872:	4603      	mov	r3, r0
 8001874:	2b01      	cmp	r3, #1
 8001876:	d117      	bne.n	80018a8 <Capture_Potensiometer_Value_Task+0x98>
			potensiometer_i2c = potensiometer * 100;
 8001878:	4b26      	ldr	r3, [pc, #152]	@ (8001914 <Capture_Potensiometer_Value_Task+0x104>)
 800187a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	4b26      	ldr	r3, [pc, #152]	@ (800191c <Capture_Potensiometer_Value_Task+0x10c>)
 8001884:	f7fe feb8 	bl	80005f8 <__aeabi_dmul>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	f7ff f98a 	bl	8000ba8 <__aeabi_d2uiz>
 8001894:	4603      	mov	r3, r0
 8001896:	4a22      	ldr	r2, [pc, #136]	@ (8001920 <Capture_Potensiometer_Value_Task+0x110>)
 8001898:	6013      	str	r3, [r2, #0]
			xSemaphoreGive( xPotensiometer_i2c );
 800189a:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <Capture_Potensiometer_Value_Task+0x108>)
 800189c:	6818      	ldr	r0, [r3, #0]
 800189e:	2300      	movs	r3, #0
 80018a0:	2200      	movs	r2, #0
 80018a2:	2100      	movs	r1, #0
 80018a4:	f004 f8a0 	bl	80059e8 <xQueueGenericSend>
		}

		if( xSemaphoreTake( xUARTSemaphore, portMAX_DELAY ) == pdTRUE ){
 80018a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001924 <Capture_Potensiometer_Value_Task+0x114>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f04f 31ff 	mov.w	r1, #4294967295
 80018b0:	4618      	mov	r0, r3
 80018b2:	f004 f99b 	bl	8005bec <xQueueSemaphoreTake>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d112      	bne.n	80018e2 <Capture_Potensiometer_Value_Task+0xd2>
			sprintf(uart_buffer, "The Potensiometer has a value of: %1.2f Volt.\n\r", potensiometer);
 80018bc:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <Capture_Potensiometer_Value_Task+0x104>)
 80018be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c2:	4919      	ldr	r1, [pc, #100]	@ (8001928 <Capture_Potensiometer_Value_Task+0x118>)
 80018c4:	4819      	ldr	r0, [pc, #100]	@ (800192c <Capture_Potensiometer_Value_Task+0x11c>)
 80018c6:	f006 ffe3 	bl	8008890 <siprintf>
			HAL_UART_Transmit_IT(&usart1, (const uint8_t* )uart_buffer, 50);
 80018ca:	2232      	movs	r2, #50	@ 0x32
 80018cc:	4917      	ldr	r1, [pc, #92]	@ (800192c <Capture_Potensiometer_Value_Task+0x11c>)
 80018ce:	4818      	ldr	r0, [pc, #96]	@ (8001930 <Capture_Potensiometer_Value_Task+0x120>)
 80018d0:	f003 f804 	bl	80048dc <HAL_UART_Transmit_IT>

			xSemaphoreGive( xUARTSemaphore );
 80018d4:	4b13      	ldr	r3, [pc, #76]	@ (8001924 <Capture_Potensiometer_Value_Task+0x114>)
 80018d6:	6818      	ldr	r0, [r3, #0]
 80018d8:	2300      	movs	r3, #0
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	f004 f883 	bl	80059e8 <xQueueGenericSend>
		}
	}
	HAL_ADC_Stop(&adc1_potensiometer);
 80018e2:	480a      	ldr	r0, [pc, #40]	@ (800190c <Capture_Potensiometer_Value_Task+0xfc>)
 80018e4:	f000 fca4 	bl	8002230 <HAL_ADC_Stop>

	// xTaskNotify --> To transmit the new  Potensiometer's value.
	xTaskNotify(xTaskTransmitPotensiometerValue, 0, eNoAction);
 80018e8:	4b12      	ldr	r3, [pc, #72]	@ (8001934 <Capture_Potensiometer_Value_Task+0x124>)
 80018ea:	6818      	ldr	r0, [r3, #0]
 80018ec:	2300      	movs	r3, #0
 80018ee:	2200      	movs	r2, #0
 80018f0:	2100      	movs	r1, #0
 80018f2:	f005 fb7d 	bl	8006ff0 <xTaskGenericNotify>

}
 80018f6:	bf00      	nop
 80018f8:	4618      	mov	r0, r3
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	06177136 	.word	0x06177136
 8001904:	3f47ffd1 	.word	0x3f47ffd1
 8001908:	2000090c 	.word	0x2000090c
 800190c:	2000069c 	.word	0x2000069c
 8001910:	200008e8 	.word	0x200008e8
 8001914:	200008f8 	.word	0x200008f8
 8001918:	200008ac 	.word	0x200008ac
 800191c:	40590000 	.word	0x40590000
 8001920:	200008f0 	.word	0x200008f0
 8001924:	200008a8 	.word	0x200008a8
 8001928:	0800c2a4 	.word	0x0800c2a4
 800192c:	200008b4 	.word	0x200008b4
 8001930:	2000074c 	.word	0x2000074c
 8001934:	2000089c 	.word	0x2000089c

08001938 <Transmit_Temp_Sensor_Value_Task>:

TaskFunction_t Transmit_Temp_Sensor_Value_Task(void * pvParameters)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	// Wait for Capture_Temp_Sensor_Value_task to capture a new value and notify.
	xTaskNotifyWait(0, 0, &xTaskTransmitHeatSensor, portMAX_DELAY);
 8001940:	f04f 33ff 	mov.w	r3, #4294967295
 8001944:	4a1e      	ldr	r2, [pc, #120]	@ (80019c0 <Transmit_Temp_Sensor_Value_Task+0x88>)
 8001946:	2100      	movs	r1, #0
 8001948:	2000      	movs	r0, #0
 800194a:	f005 faf1 	bl	8006f30 <xTaskNotifyWait>

	if( xTransmitSemaphore != NULL && xTemp_sensor_i2c != NULL)
 800194e:	4b1d      	ldr	r3, [pc, #116]	@ (80019c4 <Transmit_Temp_Sensor_Value_Task+0x8c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d02e      	beq.n	80019b4 <Transmit_Temp_Sensor_Value_Task+0x7c>
 8001956:	4b1c      	ldr	r3, [pc, #112]	@ (80019c8 <Transmit_Temp_Sensor_Value_Task+0x90>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d02a      	beq.n	80019b4 <Transmit_Temp_Sensor_Value_Task+0x7c>
	    {
	        // See if we can obtain the semaphore.  If the semaphore is not available
	        if( xSemaphoreTake( xTransmitSemaphore, portMAX_DELAY ) == pdTRUE )
 800195e:	4b19      	ldr	r3, [pc, #100]	@ (80019c4 <Transmit_Temp_Sensor_Value_Task+0x8c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f04f 31ff 	mov.w	r1, #4294967295
 8001966:	4618      	mov	r0, r3
 8001968:	f004 f940 	bl	8005bec <xQueueSemaphoreTake>
 800196c:	4603      	mov	r3, r0
 800196e:	2b01      	cmp	r3, #1
 8001970:	d120      	bne.n	80019b4 <Transmit_Temp_Sensor_Value_Task+0x7c>
	        {
		        if( xSemaphoreTake( xTemp_sensor_i2c, portMAX_DELAY ) == pdTRUE )
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <Transmit_Temp_Sensor_Value_Task+0x90>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f04f 31ff 	mov.w	r1, #4294967295
 800197a:	4618      	mov	r0, r3
 800197c:	f004 f936 	bl	8005bec <xQueueSemaphoreTake>
 8001980:	4603      	mov	r3, r0
 8001982:	2b01      	cmp	r3, #1
 8001984:	d10f      	bne.n	80019a6 <Transmit_Temp_Sensor_Value_Task+0x6e>
		        {
					// We were able to obtain the semaphore and can now access the
					// shared resource.

					HAL_I2C_Master_Transmit_DMA(&i2c, slave_i2c_addr << 1, &temp_sensor_i2c, sizeof(temp_sensor_i2c));
 8001986:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <Transmit_Temp_Sensor_Value_Task+0x94>)
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	b299      	uxth	r1, r3
 800198e:	2304      	movs	r3, #4
 8001990:	4a0f      	ldr	r2, [pc, #60]	@ (80019d0 <Transmit_Temp_Sensor_Value_Task+0x98>)
 8001992:	4810      	ldr	r0, [pc, #64]	@ (80019d4 <Transmit_Temp_Sensor_Value_Task+0x9c>)
 8001994:	f001 fd7c 	bl	8003490 <HAL_I2C_Master_Transmit_DMA>

					// We have finished accessing the shared resource.  Release the
					// semaphore.
		            xSemaphoreGive( xTemp_sensor_i2c );
 8001998:	4b0b      	ldr	r3, [pc, #44]	@ (80019c8 <Transmit_Temp_Sensor_Value_Task+0x90>)
 800199a:	6818      	ldr	r0, [r3, #0]
 800199c:	2300      	movs	r3, #0
 800199e:	2200      	movs	r2, #0
 80019a0:	2100      	movs	r1, #0
 80019a2:	f004 f821 	bl	80059e8 <xQueueGenericSend>
		        }
	            xSemaphoreGive( xTransmitSemaphore );
 80019a6:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <Transmit_Temp_Sensor_Value_Task+0x8c>)
 80019a8:	6818      	ldr	r0, [r3, #0]
 80019aa:	2300      	movs	r3, #0
 80019ac:	2200      	movs	r2, #0
 80019ae:	2100      	movs	r1, #0
 80019b0:	f004 f81a 	bl	80059e8 <xQueueGenericSend>
	        }
	    }
}
 80019b4:	bf00      	nop
 80019b6:	4618      	mov	r0, r3
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000898 	.word	0x20000898
 80019c4:	200008a4 	.word	0x200008a4
 80019c8:	200008b0 	.word	0x200008b0
 80019cc:	20000000 	.word	0x20000000
 80019d0:	200008f4 	.word	0x200008f4
 80019d4:	200007f4 	.word	0x200007f4

080019d8 <Transmit_Potensiometer_Value_Task>:

TaskFunction_t Transmit_Potensiometer_Value_Task(void * pvParameters)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	// Wait for Capture_Potensiometer_Value_task to capture a new value and notify.
	xTaskNotifyWait(0, 0, &xTaskTransmitPotensiometerValue, portMAX_DELAY);
 80019e0:	f04f 33ff 	mov.w	r3, #4294967295
 80019e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001a60 <Transmit_Potensiometer_Value_Task+0x88>)
 80019e6:	2100      	movs	r1, #0
 80019e8:	2000      	movs	r0, #0
 80019ea:	f005 faa1 	bl	8006f30 <xTaskNotifyWait>

	if( xTransmitSemaphore != NULL && xPotensiometer_i2c != NULL)
 80019ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001a64 <Transmit_Potensiometer_Value_Task+0x8c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d02e      	beq.n	8001a54 <Transmit_Potensiometer_Value_Task+0x7c>
 80019f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <Transmit_Potensiometer_Value_Task+0x90>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d02a      	beq.n	8001a54 <Transmit_Potensiometer_Value_Task+0x7c>
	    {
	        // See if we can obtain the semaphore.  If the semaphore is not available
	        // wait 10 ticks to see if it becomes free.
	        if( xSemaphoreTake( xTransmitSemaphore, portMAX_DELAY ) == pdTRUE )
 80019fe:	4b19      	ldr	r3, [pc, #100]	@ (8001a64 <Transmit_Potensiometer_Value_Task+0x8c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f04f 31ff 	mov.w	r1, #4294967295
 8001a06:	4618      	mov	r0, r3
 8001a08:	f004 f8f0 	bl	8005bec <xQueueSemaphoreTake>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d120      	bne.n	8001a54 <Transmit_Potensiometer_Value_Task+0x7c>
	        {
		        if( xSemaphoreTake( xPotensiometer_i2c, portMAX_DELAY ) == pdTRUE )
 8001a12:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <Transmit_Potensiometer_Value_Task+0x90>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f04f 31ff 	mov.w	r1, #4294967295
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f004 f8e6 	bl	8005bec <xQueueSemaphoreTake>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d10f      	bne.n	8001a46 <Transmit_Potensiometer_Value_Task+0x6e>
		        {
					// We were able to obtain the semaphore and can now access the
					// shared resource.

					HAL_I2C_Master_Transmit_DMA(&i2c, slave_i2c_addr << 1, &potensiometer_i2c, sizeof(potensiometer_i2c));
 8001a26:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <Transmit_Potensiometer_Value_Task+0x94>)
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	b299      	uxth	r1, r3
 8001a2e:	2304      	movs	r3, #4
 8001a30:	4a0f      	ldr	r2, [pc, #60]	@ (8001a70 <Transmit_Potensiometer_Value_Task+0x98>)
 8001a32:	4810      	ldr	r0, [pc, #64]	@ (8001a74 <Transmit_Potensiometer_Value_Task+0x9c>)
 8001a34:	f001 fd2c 	bl	8003490 <HAL_I2C_Master_Transmit_DMA>

					// We have finished accessing the shared resource.  Release the
					// semaphore.
		            xSemaphoreGive( xPotensiometer_i2c );
 8001a38:	4b0b      	ldr	r3, [pc, #44]	@ (8001a68 <Transmit_Potensiometer_Value_Task+0x90>)
 8001a3a:	6818      	ldr	r0, [r3, #0]
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2100      	movs	r1, #0
 8001a42:	f003 ffd1 	bl	80059e8 <xQueueGenericSend>
		        }
	            xSemaphoreGive( xTransmitSemaphore );
 8001a46:	4b07      	ldr	r3, [pc, #28]	@ (8001a64 <Transmit_Potensiometer_Value_Task+0x8c>)
 8001a48:	6818      	ldr	r0, [r3, #0]
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2100      	movs	r1, #0
 8001a50:	f003 ffca 	bl	80059e8 <xQueueGenericSend>
	        }
	    }
}
 8001a54:	bf00      	nop
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	2000089c 	.word	0x2000089c
 8001a64:	200008a4 	.word	0x200008a4
 8001a68:	200008ac 	.word	0x200008ac
 8001a6c:	20000000 	.word	0x20000000
 8001a70:	200008f0 	.word	0x200008f0
 8001a74:	200007f4 	.word	0x200007f4

08001a78 <HAL_MspInit>:
 *      Author: gigio
 */
#include "main_custom.h"

void HAL_MspInit(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a7c:	2003      	movs	r0, #3
 8001a7e:	f000 ff6e 	bl	800295e <HAL_NVIC_SetPriorityGrouping>

	// Enable necessary IRQs
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2100      	movs	r1, #0
 8001a86:	f06f 000b 	mvn.w	r0, #11
 8001a8a:	f000 ff73 	bl	8002974 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2100      	movs	r1, #0
 8001a92:	f06f 000a 	mvn.w	r0, #10
 8001a96:	f000 ff6d 	bl	8002974 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	f06f 0009 	mvn.w	r0, #9
 8001aa2:	f000 ff67 	bl	8002974 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2103      	movs	r1, #3
 8001aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8001aae:	f000 ff61 	bl	8002974 <HAL_NVIC_SetPriority>

	HAL_NVIC_EnableIRQ(MemoryManagement_IRQn);
 8001ab2:	f06f 000b 	mvn.w	r0, #11
 8001ab6:	f000 ff79 	bl	80029ac <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(BusFault_IRQn);
 8001aba:	f06f 000a 	mvn.w	r0, #10
 8001abe:	f000 ff75 	bl	80029ac <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(UsageFault_IRQn);
 8001ac2:	f06f 0009 	mvn.w	r0, #9
 8001ac6:	f000 ff71 	bl	80029ac <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(SysTick_IRQn);
 8001aca:	f04f 30ff 	mov.w	r0, #4294967295
 8001ace:	f000 ff6d 	bl	80029ac <HAL_NVIC_EnableIRQ>

}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
	...

08001ad8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08a      	sub	sp, #40	@ 0x28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);
	GPIO_InitTypeDef gpio_analog;

	memset(&gpio_analog, 0, sizeof(gpio_analog));
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	2214      	movs	r2, #20
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f006 ff36 	bl	800895a <memset>

	// Enable the clocks.
	__HAL_RCC_ADC1_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	613b      	str	r3, [r7, #16]
 8001af2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af6:	4a1c      	ldr	r2, [pc, #112]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001af8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001afc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001afe:	4b1a      	ldr	r3, [pc, #104]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_ADC2_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b12:	4a15      	ldr	r2, [pc, #84]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001b14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b1a:	4b13      	ldr	r3, [pc, #76]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	60bb      	str	r3, [r7, #8]
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b36:	4b0c      	ldr	r3, [pc, #48]	@ (8001b68 <HAL_ADC_MspInit+0x90>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	68bb      	ldr	r3, [r7, #8]

	gpio_analog.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001b42:	2303      	movs	r3, #3
 8001b44:	617b      	str	r3, [r7, #20]
	gpio_analog.Speed = GPIO_SPEED_FREQ_LOW;
 8001b46:	2300      	movs	r3, #0
 8001b48:	623b      	str	r3, [r7, #32]
	gpio_analog.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
	gpio_analog.Mode = GPIO_MODE_ANALOG;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &gpio_analog);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4619      	mov	r1, r3
 8001b58:	4804      	ldr	r0, [pc, #16]	@ (8001b6c <HAL_ADC_MspInit+0x94>)
 8001b5a:	f001 f9b9 	bl	8002ed0 <HAL_GPIO_Init>

}
 8001b5e:	bf00      	nop
 8001b60:	3728      	adds	r7, #40	@ 0x28
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40020000 	.word	0x40020000

08001b70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	@ 0x28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
	UNUSED(hi2c);
	GPIO_InitTypeDef gpio_i2c;

	memset(&gpio_i2c, 0, sizeof(gpio_i2c));
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	2214      	movs	r2, #20
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f006 feea 	bl	800895a <memset>

	// Enable the I2C and GPIO PORT B clock.
	__HAL_RCC_I2C2_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	4b17      	ldr	r3, [pc, #92]	@ (8001be8 <HAL_I2C_MspInit+0x78>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8e:	4a16      	ldr	r2, [pc, #88]	@ (8001be8 <HAL_I2C_MspInit+0x78>)
 8001b90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b96:	4b14      	ldr	r3, [pc, #80]	@ (8001be8 <HAL_I2C_MspInit+0x78>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	4b10      	ldr	r3, [pc, #64]	@ (8001be8 <HAL_I2C_MspInit+0x78>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	4a0f      	ldr	r2, [pc, #60]	@ (8001be8 <HAL_I2C_MspInit+0x78>)
 8001bac:	f043 0302 	orr.w	r3, r3, #2
 8001bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001be8 <HAL_I2C_MspInit+0x78>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]

	gpio_i2c.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8001bbe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001bc2:	617b      	str	r3, [r7, #20]
	gpio_i2c.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	623b      	str	r3, [r7, #32]
	gpio_i2c.Mode = GPIO_MODE_AF_OD;
 8001bc8:	2312      	movs	r3, #18
 8001bca:	61bb      	str	r3, [r7, #24]
	gpio_i2c.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]
	gpio_i2c.Alternate = GPIO_AF4_I2C2;
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_GPIO_Init(GPIOB,  &gpio_i2c);
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4804      	ldr	r0, [pc, #16]	@ (8001bec <HAL_I2C_MspInit+0x7c>)
 8001bdc:	f001 f978 	bl	8002ed0 <HAL_GPIO_Init>

}
 8001be0:	bf00      	nop
 8001be2:	3728      	adds	r7, #40	@ 0x28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40023800 	.word	0x40023800
 8001bec:	40020400 	.word	0x40020400

08001bf0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b08a      	sub	sp, #40	@ 0x28
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
	UNUSED(huart);
	GPIO_InitTypeDef gpio_uart;

	memset(&gpio_uart, 0, sizeof(gpio_uart));
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	2214      	movs	r2, #20
 8001bfe:	2100      	movs	r1, #0
 8001c00:	4618      	mov	r0, r3
 8001c02:	f006 feaa 	bl	800895a <memset>

	// Enable the UART and GPIO PORTB clock.
	__HAL_RCC_USART1_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
 8001c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c78 <HAL_UART_MspInit+0x88>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0e:	4a1a      	ldr	r2, [pc, #104]	@ (8001c78 <HAL_UART_MspInit+0x88>)
 8001c10:	f043 0310 	orr.w	r3, r3, #16
 8001c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c16:	4b18      	ldr	r3, [pc, #96]	@ (8001c78 <HAL_UART_MspInit+0x88>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	f003 0310 	and.w	r3, r3, #16
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <HAL_UART_MspInit+0x88>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a13      	ldr	r2, [pc, #76]	@ (8001c78 <HAL_UART_MspInit+0x88>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <HAL_UART_MspInit+0x88>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]

	gpio_uart.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001c3e:	23c0      	movs	r3, #192	@ 0xc0
 8001c40:	617b      	str	r3, [r7, #20]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2300      	movs	r3, #0
 8001c44:	623b      	str	r3, [r7, #32]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	61bb      	str	r3, [r7, #24]
	gpio_uart.Alternate = GPIO_AF7_USART1;
 8001c4a:	2307      	movs	r3, #7
 8001c4c:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_uart.Pull = GPIO_PULLUP;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(GPIOB, &gpio_uart);
 8001c52:	f107 0314 	add.w	r3, r7, #20
 8001c56:	4619      	mov	r1, r3
 8001c58:	4808      	ldr	r0, [pc, #32]	@ (8001c7c <HAL_UART_MspInit+0x8c>)
 8001c5a:	f001 f939 	bl	8002ed0 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	210f      	movs	r1, #15
 8001c62:	2025      	movs	r0, #37	@ 0x25
 8001c64:	f000 fe86 	bl	8002974 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c68:	2025      	movs	r0, #37	@ 0x25
 8001c6a:	f000 fe9f 	bl	80029ac <HAL_NVIC_EnableIRQ>

}
 8001c6e:	bf00      	nop
 8001c70:	3728      	adds	r7, #40	@ 0x28
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020400 	.word	0x40020400

08001c80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	// Enable clock in TIM2.
	__HAL_RCC_TIM2_CLK_ENABLE();
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cbc <HAL_TIM_Base_MspInit+0x3c>)
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	4a0a      	ldr	r2, [pc, #40]	@ (8001cbc <HAL_TIM_Base_MspInit+0x3c>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c98:	4b08      	ldr	r3, [pc, #32]	@ (8001cbc <HAL_TIM_Base_MspInit+0x3c>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	68fb      	ldr	r3, [r7, #12]

	HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	210f      	movs	r1, #15
 8001ca8:	201c      	movs	r0, #28
 8001caa:	f000 fe63 	bl	8002974 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cae:	201c      	movs	r0, #28
 8001cb0:	f000 fe7c 	bl	80029ac <HAL_NVIC_EnableIRQ>
}
 8001cb4:	bf00      	nop
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40023800 	.word	0x40023800

08001cc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08c      	sub	sp, #48	@ 0x30
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	4b2e      	ldr	r3, [pc, #184]	@ (8001d90 <HAL_InitTick+0xd0>)
 8001cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd8:	4a2d      	ldr	r2, [pc, #180]	@ (8001d90 <HAL_InitTick+0xd0>)
 8001cda:	f043 0301 	orr.w	r3, r3, #1
 8001cde:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ce0:	4b2b      	ldr	r3, [pc, #172]	@ (8001d90 <HAL_InitTick+0xd0>)
 8001ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce4:	f003 0301 	and.w	r3, r3, #1
 8001ce8:	60bb      	str	r3, [r7, #8]
 8001cea:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cec:	f107 020c 	add.w	r2, r7, #12
 8001cf0:	f107 0310 	add.w	r3, r7, #16
 8001cf4:	4611      	mov	r1, r2
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f002 fadc 	bl	80042b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001cfc:	f002 fac6 	bl	800428c <HAL_RCC_GetPCLK2Freq>
 8001d00:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d04:	4a23      	ldr	r2, [pc, #140]	@ (8001d94 <HAL_InitTick+0xd4>)
 8001d06:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0a:	0c9b      	lsrs	r3, r3, #18
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d10:	4b21      	ldr	r3, [pc, #132]	@ (8001d98 <HAL_InitTick+0xd8>)
 8001d12:	4a22      	ldr	r2, [pc, #136]	@ (8001d9c <HAL_InitTick+0xdc>)
 8001d14:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001d16:	4b20      	ldr	r3, [pc, #128]	@ (8001d98 <HAL_InitTick+0xd8>)
 8001d18:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d1c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001d98 <HAL_InitTick+0xd8>)
 8001d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d22:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001d24:	4b1c      	ldr	r3, [pc, #112]	@ (8001d98 <HAL_InitTick+0xd8>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d98 <HAL_InitTick+0xd8>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d30:	4b19      	ldr	r3, [pc, #100]	@ (8001d98 <HAL_InitTick+0xd8>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001d36:	4818      	ldr	r0, [pc, #96]	@ (8001d98 <HAL_InitTick+0xd8>)
 8001d38:	f002 faee 	bl	8004318 <HAL_TIM_Base_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001d42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d11b      	bne.n	8001d82 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001d4a:	4813      	ldr	r0, [pc, #76]	@ (8001d98 <HAL_InitTick+0xd8>)
 8001d4c:	f002 fb34 	bl	80043b8 <HAL_TIM_Base_Start_IT>
 8001d50:	4603      	mov	r3, r0
 8001d52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001d56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d111      	bne.n	8001d82 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001d5e:	2019      	movs	r0, #25
 8001d60:	f000 fe24 	bl	80029ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2b0f      	cmp	r3, #15
 8001d68:	d808      	bhi.n	8001d7c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	2019      	movs	r0, #25
 8001d70:	f000 fe00 	bl	8002974 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d74:	4a0a      	ldr	r2, [pc, #40]	@ (8001da0 <HAL_InitTick+0xe0>)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6013      	str	r3, [r2, #0]
 8001d7a:	e002      	b.n	8001d82 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001d82:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3730      	adds	r7, #48	@ 0x30
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	431bde83 	.word	0x431bde83
 8001d98:	20000910 	.word	0x20000910
 8001d9c:	40010000 	.word	0x40010000
 8001da0:	20000008 	.word	0x20000008

08001da4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  return 1;
 8001da8:	2301      	movs	r3, #1
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <_kill>:

int _kill(int pid, int sig)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dbe:	f006 fe7d 	bl	8008abc <__errno>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2216      	movs	r2, #22
 8001dc6:	601a      	str	r2, [r3, #0]
  return -1;
 8001dc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <_exit>:

void _exit (int status)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff ffe7 	bl	8001db4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001de6:	bf00      	nop
 8001de8:	e7fd      	b.n	8001de6 <_exit+0x12>

08001dea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dea:	b580      	push	{r7, lr}
 8001dec:	b086      	sub	sp, #24
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	60f8      	str	r0, [r7, #12]
 8001df2:	60b9      	str	r1, [r7, #8]
 8001df4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df6:	2300      	movs	r3, #0
 8001df8:	617b      	str	r3, [r7, #20]
 8001dfa:	e00a      	b.n	8001e12 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dfc:	f3af 8000 	nop.w
 8001e00:	4601      	mov	r1, r0
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	1c5a      	adds	r2, r3, #1
 8001e06:	60ba      	str	r2, [r7, #8]
 8001e08:	b2ca      	uxtb	r2, r1
 8001e0a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	697a      	ldr	r2, [r7, #20]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	dbf0      	blt.n	8001dfc <_read+0x12>
  }

  return len;
 8001e1a:	687b      	ldr	r3, [r7, #4]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	e009      	b.n	8001e4a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	1c5a      	adds	r2, r3, #1
 8001e3a:	60ba      	str	r2, [r7, #8]
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	3301      	adds	r3, #1
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	dbf1      	blt.n	8001e36 <_write+0x12>
  }
  return len;
 8001e52:	687b      	ldr	r3, [r7, #4]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <_close>:

int _close(int file)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e84:	605a      	str	r2, [r3, #4]
  return 0;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <_isatty>:

int _isatty(int file)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e9c:	2301      	movs	r3, #1
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b085      	sub	sp, #20
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	60f8      	str	r0, [r7, #12]
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3714      	adds	r7, #20
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ecc:	4a14      	ldr	r2, [pc, #80]	@ (8001f20 <_sbrk+0x5c>)
 8001ece:	4b15      	ldr	r3, [pc, #84]	@ (8001f24 <_sbrk+0x60>)
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ed8:	4b13      	ldr	r3, [pc, #76]	@ (8001f28 <_sbrk+0x64>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d102      	bne.n	8001ee6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	@ (8001f28 <_sbrk+0x64>)
 8001ee2:	4a12      	ldr	r2, [pc, #72]	@ (8001f2c <_sbrk+0x68>)
 8001ee4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ee6:	4b10      	ldr	r3, [pc, #64]	@ (8001f28 <_sbrk+0x64>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4413      	add	r3, r2
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d207      	bcs.n	8001f04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef4:	f006 fde2 	bl	8008abc <__errno>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	220c      	movs	r2, #12
 8001efc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001efe:	f04f 33ff 	mov.w	r3, #4294967295
 8001f02:	e009      	b.n	8001f18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f04:	4b08      	ldr	r3, [pc, #32]	@ (8001f28 <_sbrk+0x64>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f0a:	4b07      	ldr	r3, [pc, #28]	@ (8001f28 <_sbrk+0x64>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	4a05      	ldr	r2, [pc, #20]	@ (8001f28 <_sbrk+0x64>)
 8001f14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f16:	68fb      	ldr	r3, [r7, #12]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20020000 	.word	0x20020000
 8001f24:	00000400 	.word	0x00000400
 8001f28:	20000958 	.word	0x20000958
 8001f2c:	20004800 	.word	0x20004800

08001f30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f34:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <SystemInit+0x20>)
 8001f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f3a:	4a05      	ldr	r2, [pc, #20]	@ (8001f50 <SystemInit+0x20>)
 8001f3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f58:	f7ff ffea 	bl	8001f30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f5c:	480c      	ldr	r0, [pc, #48]	@ (8001f90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f5e:	490d      	ldr	r1, [pc, #52]	@ (8001f94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f60:	4a0d      	ldr	r2, [pc, #52]	@ (8001f98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f64:	e002      	b.n	8001f6c <LoopCopyDataInit>

08001f66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f6a:	3304      	adds	r3, #4

08001f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f70:	d3f9      	bcc.n	8001f66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f72:	4a0a      	ldr	r2, [pc, #40]	@ (8001f9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f74:	4c0a      	ldr	r4, [pc, #40]	@ (8001fa0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f78:	e001      	b.n	8001f7e <LoopFillZerobss>

08001f7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f7c:	3204      	adds	r2, #4

08001f7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f80:	d3fb      	bcc.n	8001f7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f82:	f006 fda1 	bl	8008ac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f86:	f7ff f89d 	bl	80010c4 <main>
  bx  lr    
 8001f8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f94:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001f98:	0800c734 	.word	0x0800c734
  ldr r2, =_sbss
 8001f9c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fa0:	20004800 	.word	0x20004800

08001fa4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fa4:	e7fe      	b.n	8001fa4 <ADC_IRQHandler>
	...

08001fa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fac:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe8 <HAL_Init+0x40>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe8 <HAL_Init+0x40>)
 8001fb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <HAL_Init+0x40>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe8 <HAL_Init+0x40>)
 8001fbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc4:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <HAL_Init+0x40>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a07      	ldr	r2, [pc, #28]	@ (8001fe8 <HAL_Init+0x40>)
 8001fca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fd0:	2003      	movs	r0, #3
 8001fd2:	f000 fcc4 	bl	800295e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fd6:	200f      	movs	r0, #15
 8001fd8:	f7ff fe72 	bl	8001cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fdc:	f7ff fd4c 	bl	8001a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40023c00 	.word	0x40023c00

08001fec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff0:	4b03      	ldr	r3, [pc, #12]	@ (8002000 <HAL_GetTick+0x14>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	2000095c 	.word	0x2000095c

08002004 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800200c:	2300      	movs	r3, #0
 800200e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e033      	b.n	8002082 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	2b00      	cmp	r3, #0
 8002020:	d109      	bne.n	8002036 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f7ff fd58 	bl	8001ad8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203a:	f003 0310 	and.w	r3, r3, #16
 800203e:	2b00      	cmp	r3, #0
 8002040:	d118      	bne.n	8002074 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002046:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800204a:	f023 0302 	bic.w	r3, r3, #2
 800204e:	f043 0202 	orr.w	r2, r3, #2
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 fad8 	bl	800260c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	f023 0303 	bic.w	r3, r3, #3
 800206a:	f043 0201 	orr.w	r2, r3, #1
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	641a      	str	r2, [r3, #64]	@ 0x40
 8002072:	e001      	b.n	8002078 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002080:	7bfb      	ldrb	r3, [r7, #15]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d101      	bne.n	80020a6 <HAL_ADC_Start+0x1a>
 80020a2:	2302      	movs	r3, #2
 80020a4:	e0b2      	b.n	800220c <HAL_ADC_Start+0x180>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d018      	beq.n	80020ee <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f042 0201 	orr.w	r2, r2, #1
 80020ca:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020cc:	4b52      	ldr	r3, [pc, #328]	@ (8002218 <HAL_ADC_Start+0x18c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a52      	ldr	r2, [pc, #328]	@ (800221c <HAL_ADC_Start+0x190>)
 80020d2:	fba2 2303 	umull	r2, r3, r2, r3
 80020d6:	0c9a      	lsrs	r2, r3, #18
 80020d8:	4613      	mov	r3, r2
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4413      	add	r3, r2
 80020de:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80020e0:	e002      	b.n	80020e8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	3b01      	subs	r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f9      	bne.n	80020e2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d17a      	bne.n	80021f2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002100:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002104:	f023 0301 	bic.w	r3, r3, #1
 8002108:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800211a:	2b00      	cmp	r3, #0
 800211c:	d007      	beq.n	800212e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002126:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800213a:	d106      	bne.n	800214a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002140:	f023 0206 	bic.w	r2, r3, #6
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	645a      	str	r2, [r3, #68]	@ 0x44
 8002148:	e002      	b.n	8002150 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002158:	4b31      	ldr	r3, [pc, #196]	@ (8002220 <HAL_ADC_Start+0x194>)
 800215a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002164:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 031f 	and.w	r3, r3, #31
 800216e:	2b00      	cmp	r3, #0
 8002170:	d12a      	bne.n	80021c8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a2b      	ldr	r2, [pc, #172]	@ (8002224 <HAL_ADC_Start+0x198>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d015      	beq.n	80021a8 <HAL_ADC_Start+0x11c>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a29      	ldr	r2, [pc, #164]	@ (8002228 <HAL_ADC_Start+0x19c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d105      	bne.n	8002192 <HAL_ADC_Start+0x106>
 8002186:	4b26      	ldr	r3, [pc, #152]	@ (8002220 <HAL_ADC_Start+0x194>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f003 031f 	and.w	r3, r3, #31
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00a      	beq.n	80021a8 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a25      	ldr	r2, [pc, #148]	@ (800222c <HAL_ADC_Start+0x1a0>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d136      	bne.n	800220a <HAL_ADC_Start+0x17e>
 800219c:	4b20      	ldr	r3, [pc, #128]	@ (8002220 <HAL_ADC_Start+0x194>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0310 	and.w	r3, r3, #16
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d130      	bne.n	800220a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d129      	bne.n	800220a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021c4:	609a      	str	r2, [r3, #8]
 80021c6:	e020      	b.n	800220a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a15      	ldr	r2, [pc, #84]	@ (8002224 <HAL_ADC_Start+0x198>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d11b      	bne.n	800220a <HAL_ADC_Start+0x17e>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d114      	bne.n	800220a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	e00b      	b.n	800220a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f6:	f043 0210 	orr.w	r2, r3, #16
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	f043 0201 	orr.w	r2, r3, #1
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	20000004 	.word	0x20000004
 800221c:	431bde83 	.word	0x431bde83
 8002220:	40012300 	.word	0x40012300
 8002224:	40012000 	.word	0x40012000
 8002228:	40012100 	.word	0x40012100
 800222c:	40012200 	.word	0x40012200

08002230 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800223e:	2b01      	cmp	r3, #1
 8002240:	d101      	bne.n	8002246 <HAL_ADC_Stop+0x16>
 8002242:	2302      	movs	r3, #2
 8002244:	e021      	b.n	800228a <HAL_ADC_Stop+0x5a>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2201      	movs	r2, #1
 800224a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 0201 	bic.w	r2, r2, #1
 800225c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	2b00      	cmp	r3, #0
 800226a:	d109      	bne.n	8002280 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002270:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002274:	f023 0301 	bic.w	r3, r3, #1
 8002278:	f043 0201 	orr.w	r2, r3, #1
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
 800229e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022b2:	d113      	bne.n	80022dc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022c2:	d10b      	bne.n	80022dc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c8:	f043 0220 	orr.w	r2, r3, #32
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e063      	b.n	80023a4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80022dc:	f7ff fe86 	bl	8001fec <HAL_GetTick>
 80022e0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022e2:	e021      	b.n	8002328 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ea:	d01d      	beq.n	8002328 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d007      	beq.n	8002302 <HAL_ADC_PollForConversion+0x6c>
 80022f2:	f7ff fe7b 	bl	8001fec <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d212      	bcs.n	8002328 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b02      	cmp	r3, #2
 800230e:	d00b      	beq.n	8002328 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	f043 0204 	orr.w	r2, r3, #4
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e03d      	b.n	80023a4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b02      	cmp	r3, #2
 8002334:	d1d6      	bne.n	80022e4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f06f 0212 	mvn.w	r2, #18
 800233e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002344:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d123      	bne.n	80023a2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800235e:	2b00      	cmp	r3, #0
 8002360:	d11f      	bne.n	80023a2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002368:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800236c:	2b00      	cmp	r3, #0
 800236e:	d006      	beq.n	800237e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800237a:	2b00      	cmp	r3, #0
 800237c:	d111      	bne.n	80023a2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d105      	bne.n	80023a2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239a:	f043 0201 	orr.w	r2, r3, #1
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d101      	bne.n	80023e4 <HAL_ADC_ConfigChannel+0x1c>
 80023e0:	2302      	movs	r3, #2
 80023e2:	e105      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x228>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b09      	cmp	r3, #9
 80023f2:	d925      	bls.n	8002440 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68d9      	ldr	r1, [r3, #12]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	b29b      	uxth	r3, r3
 8002400:	461a      	mov	r2, r3
 8002402:	4613      	mov	r3, r2
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	4413      	add	r3, r2
 8002408:	3b1e      	subs	r3, #30
 800240a:	2207      	movs	r2, #7
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43da      	mvns	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	400a      	ands	r2, r1
 8002418:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68d9      	ldr	r1, [r3, #12]
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	b29b      	uxth	r3, r3
 800242a:	4618      	mov	r0, r3
 800242c:	4603      	mov	r3, r0
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	4403      	add	r3, r0
 8002432:	3b1e      	subs	r3, #30
 8002434:	409a      	lsls	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	430a      	orrs	r2, r1
 800243c:	60da      	str	r2, [r3, #12]
 800243e:	e022      	b.n	8002486 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6919      	ldr	r1, [r3, #16]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	b29b      	uxth	r3, r3
 800244c:	461a      	mov	r2, r3
 800244e:	4613      	mov	r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	4413      	add	r3, r2
 8002454:	2207      	movs	r2, #7
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43da      	mvns	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	400a      	ands	r2, r1
 8002462:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	6919      	ldr	r1, [r3, #16]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	b29b      	uxth	r3, r3
 8002474:	4618      	mov	r0, r3
 8002476:	4603      	mov	r3, r0
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4403      	add	r3, r0
 800247c:	409a      	lsls	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b06      	cmp	r3, #6
 800248c:	d824      	bhi.n	80024d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685a      	ldr	r2, [r3, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	3b05      	subs	r3, #5
 80024a0:	221f      	movs	r2, #31
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43da      	mvns	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	400a      	ands	r2, r1
 80024ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4618      	mov	r0, r3
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	4613      	mov	r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	4413      	add	r3, r2
 80024c8:	3b05      	subs	r3, #5
 80024ca:	fa00 f203 	lsl.w	r2, r0, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80024d6:	e04c      	b.n	8002572 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b0c      	cmp	r3, #12
 80024de:	d824      	bhi.n	800252a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	3b23      	subs	r3, #35	@ 0x23
 80024f2:	221f      	movs	r2, #31
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43da      	mvns	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	400a      	ands	r2, r1
 8002500:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	b29b      	uxth	r3, r3
 800250e:	4618      	mov	r0, r3
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	3b23      	subs	r3, #35	@ 0x23
 800251c:	fa00 f203 	lsl.w	r2, r0, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	430a      	orrs	r2, r1
 8002526:	631a      	str	r2, [r3, #48]	@ 0x30
 8002528:	e023      	b.n	8002572 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	4613      	mov	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4413      	add	r3, r2
 800253a:	3b41      	subs	r3, #65	@ 0x41
 800253c:	221f      	movs	r2, #31
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43da      	mvns	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	400a      	ands	r2, r1
 800254a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	b29b      	uxth	r3, r3
 8002558:	4618      	mov	r0, r3
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	3b41      	subs	r3, #65	@ 0x41
 8002566:	fa00 f203 	lsl.w	r2, r0, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002572:	4b22      	ldr	r3, [pc, #136]	@ (80025fc <HAL_ADC_ConfigChannel+0x234>)
 8002574:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a21      	ldr	r2, [pc, #132]	@ (8002600 <HAL_ADC_ConfigChannel+0x238>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d109      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x1cc>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b12      	cmp	r3, #18
 8002586:	d105      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a19      	ldr	r2, [pc, #100]	@ (8002600 <HAL_ADC_ConfigChannel+0x238>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d123      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x21e>
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b10      	cmp	r3, #16
 80025a4:	d003      	beq.n	80025ae <HAL_ADC_ConfigChannel+0x1e6>
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2b11      	cmp	r3, #17
 80025ac:	d11b      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2b10      	cmp	r3, #16
 80025c0:	d111      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025c2:	4b10      	ldr	r3, [pc, #64]	@ (8002604 <HAL_ADC_ConfigChannel+0x23c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a10      	ldr	r2, [pc, #64]	@ (8002608 <HAL_ADC_ConfigChannel+0x240>)
 80025c8:	fba2 2303 	umull	r2, r3, r2, r3
 80025cc:	0c9a      	lsrs	r2, r3, #18
 80025ce:	4613      	mov	r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80025d8:	e002      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	3b01      	subs	r3, #1
 80025de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1f9      	bne.n	80025da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	40012300 	.word	0x40012300
 8002600:	40012000 	.word	0x40012000
 8002604:	20000004 	.word	0x20000004
 8002608:	431bde83 	.word	0x431bde83

0800260c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002614:	4b79      	ldr	r3, [pc, #484]	@ (80027fc <ADC_Init+0x1f0>)
 8002616:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	431a      	orrs	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	685a      	ldr	r2, [r3, #4]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002640:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	6859      	ldr	r1, [r3, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	021a      	lsls	r2, r3, #8
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002664:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6859      	ldr	r1, [r3, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002686:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6899      	ldr	r1, [r3, #8]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68da      	ldr	r2, [r3, #12]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269e:	4a58      	ldr	r2, [pc, #352]	@ (8002800 <ADC_Init+0x1f4>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d022      	beq.n	80026ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6899      	ldr	r1, [r3, #8]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80026d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6899      	ldr	r1, [r3, #8]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	e00f      	b.n	800270a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002708:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0202 	bic.w	r2, r2, #2
 8002718:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6899      	ldr	r1, [r3, #8]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	7e1b      	ldrb	r3, [r3, #24]
 8002724:	005a      	lsls	r2, r3, #1
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d01b      	beq.n	8002770 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002746:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	685a      	ldr	r2, [r3, #4]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002756:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6859      	ldr	r1, [r3, #4]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002762:	3b01      	subs	r3, #1
 8002764:	035a      	lsls	r2, r3, #13
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	605a      	str	r2, [r3, #4]
 800276e:	e007      	b.n	8002780 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800277e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800278e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	3b01      	subs	r3, #1
 800279c:	051a      	lsls	r2, r3, #20
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80027b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6899      	ldr	r1, [r3, #8]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80027c2:	025a      	lsls	r2, r3, #9
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689a      	ldr	r2, [r3, #8]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6899      	ldr	r1, [r3, #8]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	029a      	lsls	r2, r3, #10
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	609a      	str	r2, [r3, #8]
}
 80027f0:	bf00      	nop
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	40012300 	.word	0x40012300
 8002800:	0f000001 	.word	0x0f000001

08002804 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002814:	4b0c      	ldr	r3, [pc, #48]	@ (8002848 <__NVIC_SetPriorityGrouping+0x44>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002820:	4013      	ands	r3, r2
 8002822:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800282c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002830:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002834:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002836:	4a04      	ldr	r2, [pc, #16]	@ (8002848 <__NVIC_SetPriorityGrouping+0x44>)
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	60d3      	str	r3, [r2, #12]
}
 800283c:	bf00      	nop
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	e000ed00 	.word	0xe000ed00

0800284c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002850:	4b04      	ldr	r3, [pc, #16]	@ (8002864 <__NVIC_GetPriorityGrouping+0x18>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	0a1b      	lsrs	r3, r3, #8
 8002856:	f003 0307 	and.w	r3, r3, #7
}
 800285a:	4618      	mov	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	e000ed00 	.word	0xe000ed00

08002868 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002876:	2b00      	cmp	r3, #0
 8002878:	db0b      	blt.n	8002892 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	f003 021f 	and.w	r2, r3, #31
 8002880:	4907      	ldr	r1, [pc, #28]	@ (80028a0 <__NVIC_EnableIRQ+0x38>)
 8002882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002886:	095b      	lsrs	r3, r3, #5
 8002888:	2001      	movs	r0, #1
 800288a:	fa00 f202 	lsl.w	r2, r0, r2
 800288e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	e000e100 	.word	0xe000e100

080028a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	6039      	str	r1, [r7, #0]
 80028ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	db0a      	blt.n	80028ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	b2da      	uxtb	r2, r3
 80028bc:	490c      	ldr	r1, [pc, #48]	@ (80028f0 <__NVIC_SetPriority+0x4c>)
 80028be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c2:	0112      	lsls	r2, r2, #4
 80028c4:	b2d2      	uxtb	r2, r2
 80028c6:	440b      	add	r3, r1
 80028c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028cc:	e00a      	b.n	80028e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	4908      	ldr	r1, [pc, #32]	@ (80028f4 <__NVIC_SetPriority+0x50>)
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	f003 030f 	and.w	r3, r3, #15
 80028da:	3b04      	subs	r3, #4
 80028dc:	0112      	lsls	r2, r2, #4
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	440b      	add	r3, r1
 80028e2:	761a      	strb	r2, [r3, #24]
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	e000e100 	.word	0xe000e100
 80028f4:	e000ed00 	.word	0xe000ed00

080028f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b089      	sub	sp, #36	@ 0x24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	f1c3 0307 	rsb	r3, r3, #7
 8002912:	2b04      	cmp	r3, #4
 8002914:	bf28      	it	cs
 8002916:	2304      	movcs	r3, #4
 8002918:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	3304      	adds	r3, #4
 800291e:	2b06      	cmp	r3, #6
 8002920:	d902      	bls.n	8002928 <NVIC_EncodePriority+0x30>
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	3b03      	subs	r3, #3
 8002926:	e000      	b.n	800292a <NVIC_EncodePriority+0x32>
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800292c:	f04f 32ff 	mov.w	r2, #4294967295
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	43da      	mvns	r2, r3
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	401a      	ands	r2, r3
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002940:	f04f 31ff 	mov.w	r1, #4294967295
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	fa01 f303 	lsl.w	r3, r1, r3
 800294a:	43d9      	mvns	r1, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002950:	4313      	orrs	r3, r2
         );
}
 8002952:	4618      	mov	r0, r3
 8002954:	3724      	adds	r7, #36	@ 0x24
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f7ff ff4c 	bl	8002804 <__NVIC_SetPriorityGrouping>
}
 800296c:	bf00      	nop
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
 8002980:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002986:	f7ff ff61 	bl	800284c <__NVIC_GetPriorityGrouping>
 800298a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	68b9      	ldr	r1, [r7, #8]
 8002990:	6978      	ldr	r0, [r7, #20]
 8002992:	f7ff ffb1 	bl	80028f8 <NVIC_EncodePriority>
 8002996:	4602      	mov	r2, r0
 8002998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800299c:	4611      	mov	r1, r2
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff ff80 	bl	80028a4 <__NVIC_SetPriority>
}
 80029a4:	bf00      	nop
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff ff54 	bl	8002868 <__NVIC_EnableIRQ>
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80029d4:	f7ff fb0a 	bl	8001fec <HAL_GetTick>
 80029d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e099      	b.n	8002b18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 0201 	bic.w	r2, r2, #1
 8002a02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a04:	e00f      	b.n	8002a26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a06:	f7ff faf1 	bl	8001fec <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b05      	cmp	r3, #5
 8002a12:	d908      	bls.n	8002a26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2220      	movs	r2, #32
 8002a18:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2203      	movs	r2, #3
 8002a1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e078      	b.n	8002b18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1e8      	bne.n	8002a06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	4b38      	ldr	r3, [pc, #224]	@ (8002b20 <HAL_DMA_Init+0x158>)
 8002a40:	4013      	ands	r3, r2
 8002a42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7c:	2b04      	cmp	r3, #4
 8002a7e:	d107      	bne.n	8002a90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	697a      	ldr	r2, [r7, #20]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	f023 0307 	bic.w	r3, r3, #7
 8002aa6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab6:	2b04      	cmp	r3, #4
 8002ab8:	d117      	bne.n	8002aea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00e      	beq.n	8002aea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f983 	bl	8002dd8 <DMA_CheckFifoParam>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d008      	beq.n	8002aea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2240      	movs	r2, #64	@ 0x40
 8002adc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e016      	b.n	8002b18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 f93a 	bl	8002d6c <DMA_CalcBaseAndBitshift>
 8002af8:	4603      	mov	r3, r0
 8002afa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b00:	223f      	movs	r2, #63	@ 0x3f
 8002b02:	409a      	lsls	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	f010803f 	.word	0xf010803f

08002b24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
 8002b30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d101      	bne.n	8002b4a <HAL_DMA_Start_IT+0x26>
 8002b46:	2302      	movs	r3, #2
 8002b48:	e040      	b.n	8002bcc <HAL_DMA_Start_IT+0xa8>
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d12f      	bne.n	8002bbe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2202      	movs	r2, #2
 8002b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	68b9      	ldr	r1, [r7, #8]
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 f8cc 	bl	8002d10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7c:	223f      	movs	r2, #63	@ 0x3f
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0216 	orr.w	r2, r2, #22
 8002b92:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d007      	beq.n	8002bac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f042 0208 	orr.w	r2, r2, #8
 8002baa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 0201 	orr.w	r2, r2, #1
 8002bba:	601a      	str	r2, [r3, #0]
 8002bbc:	e005      	b.n	8002bca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002be2:	f7ff fa03 	bl	8001fec <HAL_GetTick>
 8002be6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d008      	beq.n	8002c06 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2280      	movs	r2, #128	@ 0x80
 8002bf8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e052      	b.n	8002cac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0216 	bic.w	r2, r2, #22
 8002c14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	695a      	ldr	r2, [r3, #20]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c24:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d103      	bne.n	8002c36 <HAL_DMA_Abort+0x62>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d007      	beq.n	8002c46 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 0208 	bic.w	r2, r2, #8
 8002c44:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0201 	bic.w	r2, r2, #1
 8002c54:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c56:	e013      	b.n	8002c80 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c58:	f7ff f9c8 	bl	8001fec <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b05      	cmp	r3, #5
 8002c64:	d90c      	bls.n	8002c80 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2203      	movs	r2, #3
 8002c70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e015      	b.n	8002cac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1e4      	bne.n	8002c58 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c92:	223f      	movs	r2, #63	@ 0x3f
 8002c94:	409a      	lsls	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d004      	beq.n	8002cd2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2280      	movs	r2, #128	@ 0x80
 8002ccc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e00c      	b.n	8002cec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2205      	movs	r2, #5
 8002cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0201 	bic.w	r2, r2, #1
 8002ce8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
 8002d1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	2b40      	cmp	r3, #64	@ 0x40
 8002d3c:	d108      	bne.n	8002d50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d4e:	e007      	b.n	8002d60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68ba      	ldr	r2, [r7, #8]
 8002d56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	60da      	str	r2, [r3, #12]
}
 8002d60:	bf00      	nop
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	3b10      	subs	r3, #16
 8002d7c:	4a14      	ldr	r2, [pc, #80]	@ (8002dd0 <DMA_CalcBaseAndBitshift+0x64>)
 8002d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d82:	091b      	lsrs	r3, r3, #4
 8002d84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d86:	4a13      	ldr	r2, [pc, #76]	@ (8002dd4 <DMA_CalcBaseAndBitshift+0x68>)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d909      	bls.n	8002dae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002da2:	f023 0303 	bic.w	r3, r3, #3
 8002da6:	1d1a      	adds	r2, r3, #4
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	659a      	str	r2, [r3, #88]	@ 0x58
 8002dac:	e007      	b.n	8002dbe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002db6:	f023 0303 	bic.w	r3, r3, #3
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	aaaaaaab 	.word	0xaaaaaaab
 8002dd4:	0800c2f4 	.word	0x0800c2f4

08002dd8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de0:	2300      	movs	r3, #0
 8002de2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d11f      	bne.n	8002e32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	2b03      	cmp	r3, #3
 8002df6:	d856      	bhi.n	8002ea6 <DMA_CheckFifoParam+0xce>
 8002df8:	a201      	add	r2, pc, #4	@ (adr r2, 8002e00 <DMA_CheckFifoParam+0x28>)
 8002dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfe:	bf00      	nop
 8002e00:	08002e11 	.word	0x08002e11
 8002e04:	08002e23 	.word	0x08002e23
 8002e08:	08002e11 	.word	0x08002e11
 8002e0c:	08002ea7 	.word	0x08002ea7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d046      	beq.n	8002eaa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e20:	e043      	b.n	8002eaa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e26:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e2a:	d140      	bne.n	8002eae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e30:	e03d      	b.n	8002eae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e3a:	d121      	bne.n	8002e80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b03      	cmp	r3, #3
 8002e40:	d837      	bhi.n	8002eb2 <DMA_CheckFifoParam+0xda>
 8002e42:	a201      	add	r2, pc, #4	@ (adr r2, 8002e48 <DMA_CheckFifoParam+0x70>)
 8002e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e48:	08002e59 	.word	0x08002e59
 8002e4c:	08002e5f 	.word	0x08002e5f
 8002e50:	08002e59 	.word	0x08002e59
 8002e54:	08002e71 	.word	0x08002e71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e5c:	e030      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d025      	beq.n	8002eb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e6e:	e022      	b.n	8002eb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e74:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e78:	d11f      	bne.n	8002eba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e7e:	e01c      	b.n	8002eba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d903      	bls.n	8002e8e <DMA_CheckFifoParam+0xb6>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b03      	cmp	r3, #3
 8002e8a:	d003      	beq.n	8002e94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e8c:	e018      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	73fb      	strb	r3, [r7, #15]
      break;
 8002e92:	e015      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00e      	beq.n	8002ebe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ea4:	e00b      	b.n	8002ebe <DMA_CheckFifoParam+0xe6>
      break;
 8002ea6:	bf00      	nop
 8002ea8:	e00a      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eaa:	bf00      	nop
 8002eac:	e008      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eae:	bf00      	nop
 8002eb0:	e006      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eb2:	bf00      	nop
 8002eb4:	e004      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eb6:	bf00      	nop
 8002eb8:	e002      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002eba:	bf00      	nop
 8002ebc:	e000      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ebe:	bf00      	nop
    }
  } 
  
  return status; 
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3714      	adds	r7, #20
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop

08002ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b089      	sub	sp, #36	@ 0x24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
 8002eea:	e16b      	b.n	80031c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002eec:	2201      	movs	r2, #1
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	4013      	ands	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	f040 815a 	bne.w	80031be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d005      	beq.n	8002f22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d130      	bne.n	8002f84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43db      	mvns	r3, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4013      	ands	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	68da      	ldr	r2, [r3, #12]
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f58:	2201      	movs	r2, #1
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	43db      	mvns	r3, r3
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	4013      	ands	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	091b      	lsrs	r3, r3, #4
 8002f6e:	f003 0201 	and.w	r2, r3, #1
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	2b03      	cmp	r3, #3
 8002f8e:	d017      	beq.n	8002fc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d123      	bne.n	8003014 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	08da      	lsrs	r2, r3, #3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3208      	adds	r2, #8
 8002fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	220f      	movs	r2, #15
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4313      	orrs	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	08da      	lsrs	r2, r3, #3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	3208      	adds	r2, #8
 800300e:	69b9      	ldr	r1, [r7, #24]
 8003010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	2203      	movs	r2, #3
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 0203 	and.w	r2, r3, #3
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4313      	orrs	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 80b4 	beq.w	80031be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	4b60      	ldr	r3, [pc, #384]	@ (80031dc <HAL_GPIO_Init+0x30c>)
 800305c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305e:	4a5f      	ldr	r2, [pc, #380]	@ (80031dc <HAL_GPIO_Init+0x30c>)
 8003060:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003064:	6453      	str	r3, [r2, #68]	@ 0x44
 8003066:	4b5d      	ldr	r3, [pc, #372]	@ (80031dc <HAL_GPIO_Init+0x30c>)
 8003068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003072:	4a5b      	ldr	r2, [pc, #364]	@ (80031e0 <HAL_GPIO_Init+0x310>)
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	089b      	lsrs	r3, r3, #2
 8003078:	3302      	adds	r3, #2
 800307a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	220f      	movs	r2, #15
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	43db      	mvns	r3, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4013      	ands	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a52      	ldr	r2, [pc, #328]	@ (80031e4 <HAL_GPIO_Init+0x314>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d02b      	beq.n	80030f6 <HAL_GPIO_Init+0x226>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a51      	ldr	r2, [pc, #324]	@ (80031e8 <HAL_GPIO_Init+0x318>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d025      	beq.n	80030f2 <HAL_GPIO_Init+0x222>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a50      	ldr	r2, [pc, #320]	@ (80031ec <HAL_GPIO_Init+0x31c>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d01f      	beq.n	80030ee <HAL_GPIO_Init+0x21e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a4f      	ldr	r2, [pc, #316]	@ (80031f0 <HAL_GPIO_Init+0x320>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d019      	beq.n	80030ea <HAL_GPIO_Init+0x21a>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a4e      	ldr	r2, [pc, #312]	@ (80031f4 <HAL_GPIO_Init+0x324>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d013      	beq.n	80030e6 <HAL_GPIO_Init+0x216>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a4d      	ldr	r2, [pc, #308]	@ (80031f8 <HAL_GPIO_Init+0x328>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00d      	beq.n	80030e2 <HAL_GPIO_Init+0x212>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a4c      	ldr	r2, [pc, #304]	@ (80031fc <HAL_GPIO_Init+0x32c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d007      	beq.n	80030de <HAL_GPIO_Init+0x20e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a4b      	ldr	r2, [pc, #300]	@ (8003200 <HAL_GPIO_Init+0x330>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d101      	bne.n	80030da <HAL_GPIO_Init+0x20a>
 80030d6:	2307      	movs	r3, #7
 80030d8:	e00e      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030da:	2308      	movs	r3, #8
 80030dc:	e00c      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030de:	2306      	movs	r3, #6
 80030e0:	e00a      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030e2:	2305      	movs	r3, #5
 80030e4:	e008      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030e6:	2304      	movs	r3, #4
 80030e8:	e006      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030ea:	2303      	movs	r3, #3
 80030ec:	e004      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e002      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030f2:	2301      	movs	r3, #1
 80030f4:	e000      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030f6:	2300      	movs	r3, #0
 80030f8:	69fa      	ldr	r2, [r7, #28]
 80030fa:	f002 0203 	and.w	r2, r2, #3
 80030fe:	0092      	lsls	r2, r2, #2
 8003100:	4093      	lsls	r3, r2
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	4313      	orrs	r3, r2
 8003106:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003108:	4935      	ldr	r1, [pc, #212]	@ (80031e0 <HAL_GPIO_Init+0x310>)
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	089b      	lsrs	r3, r3, #2
 800310e:	3302      	adds	r3, #2
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003116:	4b3b      	ldr	r3, [pc, #236]	@ (8003204 <HAL_GPIO_Init+0x334>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	43db      	mvns	r3, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4013      	ands	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800313a:	4a32      	ldr	r2, [pc, #200]	@ (8003204 <HAL_GPIO_Init+0x334>)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003140:	4b30      	ldr	r3, [pc, #192]	@ (8003204 <HAL_GPIO_Init+0x334>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003164:	4a27      	ldr	r2, [pc, #156]	@ (8003204 <HAL_GPIO_Init+0x334>)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800316a:	4b26      	ldr	r3, [pc, #152]	@ (8003204 <HAL_GPIO_Init+0x334>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	43db      	mvns	r3, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4013      	ands	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800318e:	4a1d      	ldr	r2, [pc, #116]	@ (8003204 <HAL_GPIO_Init+0x334>)
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003194:	4b1b      	ldr	r3, [pc, #108]	@ (8003204 <HAL_GPIO_Init+0x334>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	43db      	mvns	r3, r3
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	4013      	ands	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031b8:	4a12      	ldr	r2, [pc, #72]	@ (8003204 <HAL_GPIO_Init+0x334>)
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	3301      	adds	r3, #1
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	2b0f      	cmp	r3, #15
 80031c8:	f67f ae90 	bls.w	8002eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031cc:	bf00      	nop
 80031ce:	bf00      	nop
 80031d0:	3724      	adds	r7, #36	@ 0x24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	40023800 	.word	0x40023800
 80031e0:	40013800 	.word	0x40013800
 80031e4:	40020000 	.word	0x40020000
 80031e8:	40020400 	.word	0x40020400
 80031ec:	40020800 	.word	0x40020800
 80031f0:	40020c00 	.word	0x40020c00
 80031f4:	40021000 	.word	0x40021000
 80031f8:	40021400 	.word	0x40021400
 80031fc:	40021800 	.word	0x40021800
 8003200:	40021c00 	.word	0x40021c00
 8003204:	40013c00 	.word	0x40013c00

08003208 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e12b      	b.n	8003472 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d106      	bne.n	8003234 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7fe fc9e 	bl	8001b70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2224      	movs	r2, #36	@ 0x24
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0201 	bic.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800325a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800326a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800326c:	f000 fffa 	bl	8004264 <HAL_RCC_GetPCLK1Freq>
 8003270:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	4a81      	ldr	r2, [pc, #516]	@ (800347c <HAL_I2C_Init+0x274>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d807      	bhi.n	800328c <HAL_I2C_Init+0x84>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4a80      	ldr	r2, [pc, #512]	@ (8003480 <HAL_I2C_Init+0x278>)
 8003280:	4293      	cmp	r3, r2
 8003282:	bf94      	ite	ls
 8003284:	2301      	movls	r3, #1
 8003286:	2300      	movhi	r3, #0
 8003288:	b2db      	uxtb	r3, r3
 800328a:	e006      	b.n	800329a <HAL_I2C_Init+0x92>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	4a7d      	ldr	r2, [pc, #500]	@ (8003484 <HAL_I2C_Init+0x27c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	bf94      	ite	ls
 8003294:	2301      	movls	r3, #1
 8003296:	2300      	movhi	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e0e7      	b.n	8003472 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4a78      	ldr	r2, [pc, #480]	@ (8003488 <HAL_I2C_Init+0x280>)
 80032a6:	fba2 2303 	umull	r2, r3, r2, r3
 80032aa:	0c9b      	lsrs	r3, r3, #18
 80032ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	430a      	orrs	r2, r1
 80032c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	4a6a      	ldr	r2, [pc, #424]	@ (800347c <HAL_I2C_Init+0x274>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d802      	bhi.n	80032dc <HAL_I2C_Init+0xd4>
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	3301      	adds	r3, #1
 80032da:	e009      	b.n	80032f0 <HAL_I2C_Init+0xe8>
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032e2:	fb02 f303 	mul.w	r3, r2, r3
 80032e6:	4a69      	ldr	r2, [pc, #420]	@ (800348c <HAL_I2C_Init+0x284>)
 80032e8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ec:	099b      	lsrs	r3, r3, #6
 80032ee:	3301      	adds	r3, #1
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	430b      	orrs	r3, r1
 80032f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003302:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	495c      	ldr	r1, [pc, #368]	@ (800347c <HAL_I2C_Init+0x274>)
 800330c:	428b      	cmp	r3, r1
 800330e:	d819      	bhi.n	8003344 <HAL_I2C_Init+0x13c>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	1e59      	subs	r1, r3, #1
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	fbb1 f3f3 	udiv	r3, r1, r3
 800331e:	1c59      	adds	r1, r3, #1
 8003320:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003324:	400b      	ands	r3, r1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00a      	beq.n	8003340 <HAL_I2C_Init+0x138>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	1e59      	subs	r1, r3, #1
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	fbb1 f3f3 	udiv	r3, r1, r3
 8003338:	3301      	adds	r3, #1
 800333a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800333e:	e051      	b.n	80033e4 <HAL_I2C_Init+0x1dc>
 8003340:	2304      	movs	r3, #4
 8003342:	e04f      	b.n	80033e4 <HAL_I2C_Init+0x1dc>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d111      	bne.n	8003370 <HAL_I2C_Init+0x168>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	1e58      	subs	r0, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6859      	ldr	r1, [r3, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	440b      	add	r3, r1
 800335a:	fbb0 f3f3 	udiv	r3, r0, r3
 800335e:	3301      	adds	r3, #1
 8003360:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003364:	2b00      	cmp	r3, #0
 8003366:	bf0c      	ite	eq
 8003368:	2301      	moveq	r3, #1
 800336a:	2300      	movne	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	e012      	b.n	8003396 <HAL_I2C_Init+0x18e>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	1e58      	subs	r0, r3, #1
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6859      	ldr	r1, [r3, #4]
 8003378:	460b      	mov	r3, r1
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	440b      	add	r3, r1
 800337e:	0099      	lsls	r1, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	fbb0 f3f3 	udiv	r3, r0, r3
 8003386:	3301      	adds	r3, #1
 8003388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800338c:	2b00      	cmp	r3, #0
 800338e:	bf0c      	ite	eq
 8003390:	2301      	moveq	r3, #1
 8003392:	2300      	movne	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <HAL_I2C_Init+0x196>
 800339a:	2301      	movs	r3, #1
 800339c:	e022      	b.n	80033e4 <HAL_I2C_Init+0x1dc>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10e      	bne.n	80033c4 <HAL_I2C_Init+0x1bc>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	1e58      	subs	r0, r3, #1
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6859      	ldr	r1, [r3, #4]
 80033ae:	460b      	mov	r3, r1
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	440b      	add	r3, r1
 80033b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80033b8:	3301      	adds	r3, #1
 80033ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033c2:	e00f      	b.n	80033e4 <HAL_I2C_Init+0x1dc>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	1e58      	subs	r0, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6859      	ldr	r1, [r3, #4]
 80033cc:	460b      	mov	r3, r1
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	0099      	lsls	r1, r3, #2
 80033d4:	440b      	add	r3, r1
 80033d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033da:	3301      	adds	r3, #1
 80033dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033e4:	6879      	ldr	r1, [r7, #4]
 80033e6:	6809      	ldr	r1, [r1, #0]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69da      	ldr	r2, [r3, #28]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003412:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6911      	ldr	r1, [r2, #16]
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	68d2      	ldr	r2, [r2, #12]
 800341e:	4311      	orrs	r1, r2
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6812      	ldr	r2, [r2, #0]
 8003424:	430b      	orrs	r3, r1
 8003426:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	695a      	ldr	r2, [r3, #20]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	431a      	orrs	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2220      	movs	r2, #32
 800345e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	000186a0 	.word	0x000186a0
 8003480:	001e847f 	.word	0x001e847f
 8003484:	003d08ff 	.word	0x003d08ff
 8003488:	431bde83 	.word	0x431bde83
 800348c:	10624dd3 	.word	0x10624dd3

08003490 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	607a      	str	r2, [r7, #4]
 800349a:	461a      	mov	r2, r3
 800349c:	460b      	mov	r3, r1
 800349e:	817b      	strh	r3, [r7, #10]
 80034a0:	4613      	mov	r3, r2
 80034a2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b20      	cmp	r3, #32
 80034b2:	f040 8109 	bne.w	80036c8 <HAL_I2C_Master_Transmit_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80034b6:	4b87      	ldr	r3, [pc, #540]	@ (80036d4 <HAL_I2C_Master_Transmit_DMA+0x244>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	08db      	lsrs	r3, r3, #3
 80034bc:	4a86      	ldr	r2, [pc, #536]	@ (80036d8 <HAL_I2C_Master_Transmit_DMA+0x248>)
 80034be:	fba2 2303 	umull	r2, r3, r2, r3
 80034c2:	0a1a      	lsrs	r2, r3, #8
 80034c4:	4613      	mov	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	4413      	add	r3, r2
 80034ca:	009a      	lsls	r2, r3, #2
 80034cc:	4413      	add	r3, r2
 80034ce:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d112      	bne.n	8003502 <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2220      	movs	r2, #32
 80034e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f6:	f043 0220 	orr.w	r2, r3, #32
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80034fe:	2302      	movs	r3, #2
 8003500:	e0e3      	b.n	80036ca <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b02      	cmp	r3, #2
 800350e:	d0df      	beq.n	80034d0 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003516:	2b01      	cmp	r3, #1
 8003518:	d101      	bne.n	800351e <HAL_I2C_Master_Transmit_DMA+0x8e>
 800351a:	2302      	movs	r3, #2
 800351c:	e0d5      	b.n	80036ca <HAL_I2C_Master_Transmit_DMA+0x23a>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d007      	beq.n	8003544 <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0201 	orr.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003552:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2221      	movs	r2, #33	@ 0x21
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2210      	movs	r2, #16
 8003560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	893a      	ldrh	r2, [r7, #8]
 8003574:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	4a56      	ldr	r2, [pc, #344]	@ (80036dc <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8003584:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003586:	897a      	ldrh	r2, [r7, #10]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003590:	2b00      	cmp	r3, #0
 8003592:	d07b      	beq.n	800368c <HAL_I2C_Master_Transmit_DMA+0x1fc>
    {
      if (hi2c->hdmatx != NULL)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003598:	2b00      	cmp	r3, #0
 800359a:	d02a      	beq.n	80035f2 <HAL_I2C_Master_Transmit_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a0:	4a4f      	ldr	r2, [pc, #316]	@ (80036e0 <HAL_I2C_Master_Transmit_DMA+0x250>)
 80035a2:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a8:	4a4e      	ldr	r2, [pc, #312]	@ (80036e4 <HAL_I2C_Master_Transmit_DMA+0x254>)
 80035aa:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035b0:	2200      	movs	r2, #0
 80035b2:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035b8:	2200      	movs	r2, #0
 80035ba:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035c0:	2200      	movs	r2, #0
 80035c2:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035c8:	2200      	movs	r2, #0
 80035ca:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	4619      	mov	r1, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	3310      	adds	r3, #16
 80035dc:	461a      	mov	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e2:	f7ff fa9f 	bl	8002b24 <HAL_DMA_Start_IT>
 80035e6:	4603      	mov	r3, r0
 80035e8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80035ea:	7dfb      	ldrb	r3, [r7, #23]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d139      	bne.n	8003664 <HAL_I2C_Master_Transmit_DMA+0x1d4>
 80035f0:	e013      	b.n	800361a <HAL_I2C_Master_Transmit_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2220      	movs	r2, #32
 80035f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003606:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e057      	b.n	80036ca <HAL_I2C_Master_Transmit_DMA+0x23a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003630:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003640:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003650:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	e02f      	b.n	80036c4 <HAL_I2C_Master_Transmit_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2220      	movs	r2, #32
 8003668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003678:	f043 0210 	orr.w	r2, r3, #16
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e01e      	b.n	80036ca <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800369a:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036aa:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685a      	ldr	r2, [r3, #4]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80036c2:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 80036c4:	2300      	movs	r3, #0
 80036c6:	e000      	b.n	80036ca <HAL_I2C_Master_Transmit_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 80036c8:	2302      	movs	r3, #2
  }
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20000004 	.word	0x20000004
 80036d8:	14f8b589 	.word	0x14f8b589
 80036dc:	ffff0000 	.word	0xffff0000
 80036e0:	0800374d 	.word	0x0800374d
 80036e4:	0800390b 	.word	0x0800390b

080036e8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003758:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003760:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003768:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800376e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800377e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800378c:	2200      	movs	r2, #0
 800378e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379c:	2200      	movs	r2, #0
 800379e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80037a0:	7cfb      	ldrb	r3, [r7, #19]
 80037a2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80037a6:	2b21      	cmp	r3, #33	@ 0x21
 80037a8:	d007      	beq.n	80037ba <I2C_DMAXferCplt+0x6e>
 80037aa:	7cfb      	ldrb	r3, [r7, #19]
 80037ac:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80037b0:	2b22      	cmp	r3, #34	@ 0x22
 80037b2:	d131      	bne.n	8003818 <I2C_DMAXferCplt+0xcc>
 80037b4:	7cbb      	ldrb	r3, [r7, #18]
 80037b6:	2b20      	cmp	r3, #32
 80037b8:	d12e      	bne.n	8003818 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037c8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	2200      	movs	r2, #0
 80037ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80037d0:	7cfb      	ldrb	r3, [r7, #19]
 80037d2:	2b29      	cmp	r3, #41	@ 0x29
 80037d4:	d10a      	bne.n	80037ec <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	2221      	movs	r2, #33	@ 0x21
 80037da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	2228      	movs	r2, #40	@ 0x28
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80037e4:	6978      	ldr	r0, [r7, #20]
 80037e6:	f7ff ff89 	bl	80036fc <HAL_I2C_SlaveTxCpltCallback>
 80037ea:	e00c      	b.n	8003806 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80037ec:	7cfb      	ldrb	r3, [r7, #19]
 80037ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80037f0:	d109      	bne.n	8003806 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	2222      	movs	r2, #34	@ 0x22
 80037f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	2228      	movs	r2, #40	@ 0x28
 80037fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003800:	6978      	ldr	r0, [r7, #20]
 8003802:	f7ff ff85 	bl	8003710 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003814:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003816:	e074      	b.n	8003902 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	d06e      	beq.n	8003902 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b01      	cmp	r3, #1
 800382c:	d107      	bne.n	800383e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800383c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800384c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003854:	d009      	beq.n	800386a <I2C_DMAXferCplt+0x11e>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2b08      	cmp	r3, #8
 800385a:	d006      	beq.n	800386a <I2C_DMAXferCplt+0x11e>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003862:	d002      	beq.n	800386a <I2C_DMAXferCplt+0x11e>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2b20      	cmp	r3, #32
 8003868:	d107      	bne.n	800387a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003878:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003888:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003898:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	2200      	movs	r2, #0
 800389e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80038a8:	6978      	ldr	r0, [r7, #20]
 80038aa:	f7ff ff45 	bl	8003738 <HAL_I2C_ErrorCallback>
}
 80038ae:	e028      	b.n	8003902 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	2220      	movs	r2, #32
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2b40      	cmp	r3, #64	@ 0x40
 80038c2:	d10a      	bne.n	80038da <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	2200      	movs	r2, #0
 80038d0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80038d2:	6978      	ldr	r0, [r7, #20]
 80038d4:	f7ff ff26 	bl	8003724 <HAL_I2C_MemRxCpltCallback>
}
 80038d8:	e013      	b.n	8003902 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2b08      	cmp	r3, #8
 80038e6:	d002      	beq.n	80038ee <I2C_DMAXferCplt+0x1a2>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b20      	cmp	r3, #32
 80038ec:	d103      	bne.n	80038f6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	2200      	movs	r2, #0
 80038f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80038f4:	e002      	b.n	80038fc <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	2212      	movs	r2, #18
 80038fa:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80038fc:	6978      	ldr	r0, [r7, #20]
 80038fe:	f7ff fef3 	bl	80036e8 <HAL_I2C_MasterRxCpltCallback>
}
 8003902:	bf00      	nop
 8003904:	3718      	adds	r7, #24
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b084      	sub	sp, #16
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003916:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003924:	2200      	movs	r2, #0
 8003926:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003934:	2200      	movs	r2, #0
 8003936:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f7ff f9dd 	bl	8002cf8 <HAL_DMA_GetError>
 800393e:	4603      	mov	r3, r0
 8003940:	2b02      	cmp	r3, #2
 8003942:	d01b      	beq.n	800397c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003952:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2220      	movs	r2, #32
 800395e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396e:	f043 0210 	orr.w	r2, r3, #16
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f7ff fede 	bl	8003738 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800397c:	bf00      	nop
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e267      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d075      	beq.n	8003a8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039a2:	4b88      	ldr	r3, [pc, #544]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 030c 	and.w	r3, r3, #12
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d00c      	beq.n	80039c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ae:	4b85      	ldr	r3, [pc, #532]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039b6:	2b08      	cmp	r3, #8
 80039b8:	d112      	bne.n	80039e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ba:	4b82      	ldr	r3, [pc, #520]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039c6:	d10b      	bne.n	80039e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c8:	4b7e      	ldr	r3, [pc, #504]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d05b      	beq.n	8003a8c <HAL_RCC_OscConfig+0x108>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d157      	bne.n	8003a8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e242      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e8:	d106      	bne.n	80039f8 <HAL_RCC_OscConfig+0x74>
 80039ea:	4b76      	ldr	r3, [pc, #472]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a75      	ldr	r2, [pc, #468]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 80039f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	e01d      	b.n	8003a34 <HAL_RCC_OscConfig+0xb0>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a00:	d10c      	bne.n	8003a1c <HAL_RCC_OscConfig+0x98>
 8003a02:	4b70      	ldr	r3, [pc, #448]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a6f      	ldr	r2, [pc, #444]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	4b6d      	ldr	r3, [pc, #436]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a6c      	ldr	r2, [pc, #432]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a18:	6013      	str	r3, [r2, #0]
 8003a1a:	e00b      	b.n	8003a34 <HAL_RCC_OscConfig+0xb0>
 8003a1c:	4b69      	ldr	r3, [pc, #420]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a68      	ldr	r2, [pc, #416]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a26:	6013      	str	r3, [r2, #0]
 8003a28:	4b66      	ldr	r3, [pc, #408]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a65      	ldr	r2, [pc, #404]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d013      	beq.n	8003a64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a3c:	f7fe fad6 	bl	8001fec <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a44:	f7fe fad2 	bl	8001fec <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b64      	cmp	r3, #100	@ 0x64
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e207      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a56:	4b5b      	ldr	r3, [pc, #364]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d0f0      	beq.n	8003a44 <HAL_RCC_OscConfig+0xc0>
 8003a62:	e014      	b.n	8003a8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a64:	f7fe fac2 	bl	8001fec <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a6c:	f7fe fabe 	bl	8001fec <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b64      	cmp	r3, #100	@ 0x64
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e1f3      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a7e:	4b51      	ldr	r3, [pc, #324]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCC_OscConfig+0xe8>
 8003a8a:	e000      	b.n	8003a8e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d063      	beq.n	8003b62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a9a:	4b4a      	ldr	r3, [pc, #296]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 030c 	and.w	r3, r3, #12
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00b      	beq.n	8003abe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aa6:	4b47      	ldr	r3, [pc, #284]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d11c      	bne.n	8003aec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ab2:	4b44      	ldr	r3, [pc, #272]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d116      	bne.n	8003aec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003abe:	4b41      	ldr	r3, [pc, #260]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d005      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x152>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d001      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e1c7      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	691b      	ldr	r3, [r3, #16]
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	4937      	ldr	r1, [pc, #220]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aea:	e03a      	b.n	8003b62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d020      	beq.n	8003b36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003af4:	4b34      	ldr	r3, [pc, #208]	@ (8003bc8 <HAL_RCC_OscConfig+0x244>)
 8003af6:	2201      	movs	r2, #1
 8003af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003afa:	f7fe fa77 	bl	8001fec <HAL_GetTick>
 8003afe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b00:	e008      	b.n	8003b14 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b02:	f7fe fa73 	bl	8001fec <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d901      	bls.n	8003b14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e1a8      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b14:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d0f0      	beq.n	8003b02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b20:	4b28      	ldr	r3, [pc, #160]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	4925      	ldr	r1, [pc, #148]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	600b      	str	r3, [r1, #0]
 8003b34:	e015      	b.n	8003b62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b36:	4b24      	ldr	r3, [pc, #144]	@ (8003bc8 <HAL_RCC_OscConfig+0x244>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3c:	f7fe fa56 	bl	8001fec <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b44:	f7fe fa52 	bl	8001fec <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e187      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b56:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f0      	bne.n	8003b44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0308 	and.w	r3, r3, #8
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d036      	beq.n	8003bdc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d016      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b76:	4b15      	ldr	r3, [pc, #84]	@ (8003bcc <HAL_RCC_OscConfig+0x248>)
 8003b78:	2201      	movs	r2, #1
 8003b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b7c:	f7fe fa36 	bl	8001fec <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b84:	f7fe fa32 	bl	8001fec <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e167      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b96:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc4 <HAL_RCC_OscConfig+0x240>)
 8003b98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d0f0      	beq.n	8003b84 <HAL_RCC_OscConfig+0x200>
 8003ba2:	e01b      	b.n	8003bdc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ba4:	4b09      	ldr	r3, [pc, #36]	@ (8003bcc <HAL_RCC_OscConfig+0x248>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003baa:	f7fe fa1f 	bl	8001fec <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bb0:	e00e      	b.n	8003bd0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb2:	f7fe fa1b 	bl	8001fec <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d907      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e150      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	42470000 	.word	0x42470000
 8003bcc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd0:	4b88      	ldr	r3, [pc, #544]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003bd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1ea      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0304 	and.w	r3, r3, #4
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 8097 	beq.w	8003d18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bea:	2300      	movs	r3, #0
 8003bec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bee:	4b81      	ldr	r3, [pc, #516]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10f      	bne.n	8003c1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60bb      	str	r3, [r7, #8]
 8003bfe:	4b7d      	ldr	r3, [pc, #500]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c02:	4a7c      	ldr	r2, [pc, #496]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c0a:	4b7a      	ldr	r3, [pc, #488]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c12:	60bb      	str	r3, [r7, #8]
 8003c14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c16:	2301      	movs	r3, #1
 8003c18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c1a:	4b77      	ldr	r3, [pc, #476]	@ (8003df8 <HAL_RCC_OscConfig+0x474>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d118      	bne.n	8003c58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c26:	4b74      	ldr	r3, [pc, #464]	@ (8003df8 <HAL_RCC_OscConfig+0x474>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a73      	ldr	r2, [pc, #460]	@ (8003df8 <HAL_RCC_OscConfig+0x474>)
 8003c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c32:	f7fe f9db 	bl	8001fec <HAL_GetTick>
 8003c36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c38:	e008      	b.n	8003c4c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c3a:	f7fe f9d7 	bl	8001fec <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d901      	bls.n	8003c4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e10c      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c4c:	4b6a      	ldr	r3, [pc, #424]	@ (8003df8 <HAL_RCC_OscConfig+0x474>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d0f0      	beq.n	8003c3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d106      	bne.n	8003c6e <HAL_RCC_OscConfig+0x2ea>
 8003c60:	4b64      	ldr	r3, [pc, #400]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c64:	4a63      	ldr	r2, [pc, #396]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c66:	f043 0301 	orr.w	r3, r3, #1
 8003c6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c6c:	e01c      	b.n	8003ca8 <HAL_RCC_OscConfig+0x324>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	2b05      	cmp	r3, #5
 8003c74:	d10c      	bne.n	8003c90 <HAL_RCC_OscConfig+0x30c>
 8003c76:	4b5f      	ldr	r3, [pc, #380]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c7a:	4a5e      	ldr	r2, [pc, #376]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c7c:	f043 0304 	orr.w	r3, r3, #4
 8003c80:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c82:	4b5c      	ldr	r3, [pc, #368]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c86:	4a5b      	ldr	r2, [pc, #364]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c88:	f043 0301 	orr.w	r3, r3, #1
 8003c8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c8e:	e00b      	b.n	8003ca8 <HAL_RCC_OscConfig+0x324>
 8003c90:	4b58      	ldr	r3, [pc, #352]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c94:	4a57      	ldr	r2, [pc, #348]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c96:	f023 0301 	bic.w	r3, r3, #1
 8003c9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c9c:	4b55      	ldr	r3, [pc, #340]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca0:	4a54      	ldr	r2, [pc, #336]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003ca2:	f023 0304 	bic.w	r3, r3, #4
 8003ca6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d015      	beq.n	8003cdc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb0:	f7fe f99c 	bl	8001fec <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb6:	e00a      	b.n	8003cce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb8:	f7fe f998 	bl	8001fec <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e0cb      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cce:	4b49      	ldr	r3, [pc, #292]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0ee      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x334>
 8003cda:	e014      	b.n	8003d06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cdc:	f7fe f986 	bl	8001fec <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ce2:	e00a      	b.n	8003cfa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce4:	f7fe f982 	bl	8001fec <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e0b5      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1ee      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d06:	7dfb      	ldrb	r3, [r7, #23]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d105      	bne.n	8003d18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d0c:	4b39      	ldr	r3, [pc, #228]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d10:	4a38      	ldr	r2, [pc, #224]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003d12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 80a1 	beq.w	8003e64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d22:	4b34      	ldr	r3, [pc, #208]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f003 030c 	and.w	r3, r3, #12
 8003d2a:	2b08      	cmp	r3, #8
 8003d2c:	d05c      	beq.n	8003de8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d141      	bne.n	8003dba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d36:	4b31      	ldr	r3, [pc, #196]	@ (8003dfc <HAL_RCC_OscConfig+0x478>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3c:	f7fe f956 	bl	8001fec <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d44:	f7fe f952 	bl	8001fec <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e087      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d56:	4b27      	ldr	r3, [pc, #156]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1f0      	bne.n	8003d44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69da      	ldr	r2, [r3, #28]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d70:	019b      	lsls	r3, r3, #6
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d78:	085b      	lsrs	r3, r3, #1
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	041b      	lsls	r3, r3, #16
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d84:	061b      	lsls	r3, r3, #24
 8003d86:	491b      	ldr	r1, [pc, #108]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dfc <HAL_RCC_OscConfig+0x478>)
 8003d8e:	2201      	movs	r2, #1
 8003d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d92:	f7fe f92b 	bl	8001fec <HAL_GetTick>
 8003d96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d98:	e008      	b.n	8003dac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9a:	f7fe f927 	bl	8001fec <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d901      	bls.n	8003dac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e05c      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dac:	4b11      	ldr	r3, [pc, #68]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0f0      	beq.n	8003d9a <HAL_RCC_OscConfig+0x416>
 8003db8:	e054      	b.n	8003e64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dba:	4b10      	ldr	r3, [pc, #64]	@ (8003dfc <HAL_RCC_OscConfig+0x478>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe f914 	bl	8001fec <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc8:	f7fe f910 	bl	8001fec <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e045      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dda:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <HAL_RCC_OscConfig+0x470>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x444>
 8003de6:	e03d      	b.n	8003e64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d107      	bne.n	8003e00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e038      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
 8003df4:	40023800 	.word	0x40023800
 8003df8:	40007000 	.word	0x40007000
 8003dfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e00:	4b1b      	ldr	r3, [pc, #108]	@ (8003e70 <HAL_RCC_OscConfig+0x4ec>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d028      	beq.n	8003e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d121      	bne.n	8003e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d11a      	bne.n	8003e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e30:	4013      	ands	r3, r2
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d111      	bne.n	8003e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e46:	085b      	lsrs	r3, r3, #1
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d107      	bne.n	8003e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d001      	beq.n	8003e64 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e000      	b.n	8003e66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3718      	adds	r7, #24
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800

08003e74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e0cc      	b.n	8004022 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e88:	4b68      	ldr	r3, [pc, #416]	@ (800402c <HAL_RCC_ClockConfig+0x1b8>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0307 	and.w	r3, r3, #7
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d90c      	bls.n	8003eb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e96:	4b65      	ldr	r3, [pc, #404]	@ (800402c <HAL_RCC_ClockConfig+0x1b8>)
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	b2d2      	uxtb	r2, r2
 8003e9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9e:	4b63      	ldr	r3, [pc, #396]	@ (800402c <HAL_RCC_ClockConfig+0x1b8>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0b8      	b.n	8004022 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0302 	and.w	r3, r3, #2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d020      	beq.n	8003efe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ec8:	4b59      	ldr	r3, [pc, #356]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	4a58      	ldr	r2, [pc, #352]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003ece:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ed2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0308 	and.w	r3, r3, #8
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d005      	beq.n	8003eec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ee0:	4b53      	ldr	r3, [pc, #332]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	4a52      	ldr	r2, [pc, #328]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003eea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eec:	4b50      	ldr	r3, [pc, #320]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	494d      	ldr	r1, [pc, #308]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d044      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d107      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f12:	4b47      	ldr	r3, [pc, #284]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d119      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e07f      	b.n	8004022 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d003      	beq.n	8003f32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f2e:	2b03      	cmp	r3, #3
 8003f30:	d107      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f32:	4b3f      	ldr	r3, [pc, #252]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d109      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e06f      	b.n	8004022 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f42:	4b3b      	ldr	r3, [pc, #236]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e067      	b.n	8004022 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f52:	4b37      	ldr	r3, [pc, #220]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f023 0203 	bic.w	r2, r3, #3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	4934      	ldr	r1, [pc, #208]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f64:	f7fe f842 	bl	8001fec <HAL_GetTick>
 8003f68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f6a:	e00a      	b.n	8003f82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f6c:	f7fe f83e 	bl	8001fec <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e04f      	b.n	8004022 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f82:	4b2b      	ldr	r3, [pc, #172]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f003 020c 	and.w	r2, r3, #12
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d1eb      	bne.n	8003f6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f94:	4b25      	ldr	r3, [pc, #148]	@ (800402c <HAL_RCC_ClockConfig+0x1b8>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d20c      	bcs.n	8003fbc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa2:	4b22      	ldr	r3, [pc, #136]	@ (800402c <HAL_RCC_ClockConfig+0x1b8>)
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003faa:	4b20      	ldr	r3, [pc, #128]	@ (800402c <HAL_RCC_ClockConfig+0x1b8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d001      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e032      	b.n	8004022 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0304 	and.w	r3, r3, #4
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d008      	beq.n	8003fda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fc8:	4b19      	ldr	r3, [pc, #100]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	4916      	ldr	r1, [pc, #88]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0308 	and.w	r3, r3, #8
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d009      	beq.n	8003ffa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fe6:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	490e      	ldr	r1, [pc, #56]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ffa:	f000 f821 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 8003ffe:	4602      	mov	r2, r0
 8004000:	4b0b      	ldr	r3, [pc, #44]	@ (8004030 <HAL_RCC_ClockConfig+0x1bc>)
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	091b      	lsrs	r3, r3, #4
 8004006:	f003 030f 	and.w	r3, r3, #15
 800400a:	490a      	ldr	r1, [pc, #40]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 800400c:	5ccb      	ldrb	r3, [r1, r3]
 800400e:	fa22 f303 	lsr.w	r3, r2, r3
 8004012:	4a09      	ldr	r2, [pc, #36]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8004014:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004016:	4b09      	ldr	r3, [pc, #36]	@ (800403c <HAL_RCC_ClockConfig+0x1c8>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f7fd fe50 	bl	8001cc0 <HAL_InitTick>

  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	40023c00 	.word	0x40023c00
 8004030:	40023800 	.word	0x40023800
 8004034:	0800c2dc 	.word	0x0800c2dc
 8004038:	20000004 	.word	0x20000004
 800403c:	20000008 	.word	0x20000008

08004040 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004044:	b094      	sub	sp, #80	@ 0x50
 8004046:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800404c:	2300      	movs	r3, #0
 800404e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004054:	2300      	movs	r3, #0
 8004056:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004058:	4b79      	ldr	r3, [pc, #484]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x200>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f003 030c 	and.w	r3, r3, #12
 8004060:	2b08      	cmp	r3, #8
 8004062:	d00d      	beq.n	8004080 <HAL_RCC_GetSysClockFreq+0x40>
 8004064:	2b08      	cmp	r3, #8
 8004066:	f200 80e1 	bhi.w	800422c <HAL_RCC_GetSysClockFreq+0x1ec>
 800406a:	2b00      	cmp	r3, #0
 800406c:	d002      	beq.n	8004074 <HAL_RCC_GetSysClockFreq+0x34>
 800406e:	2b04      	cmp	r3, #4
 8004070:	d003      	beq.n	800407a <HAL_RCC_GetSysClockFreq+0x3a>
 8004072:	e0db      	b.n	800422c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004074:	4b73      	ldr	r3, [pc, #460]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x204>)
 8004076:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004078:	e0db      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800407a:	4b73      	ldr	r3, [pc, #460]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x208>)
 800407c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800407e:	e0d8      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004080:	4b6f      	ldr	r3, [pc, #444]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x200>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004088:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800408a:	4b6d      	ldr	r3, [pc, #436]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x200>)
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d063      	beq.n	800415e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004096:	4b6a      	ldr	r3, [pc, #424]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x200>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	099b      	lsrs	r3, r3, #6
 800409c:	2200      	movs	r2, #0
 800409e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80040a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80040aa:	2300      	movs	r3, #0
 80040ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80040ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040b2:	4622      	mov	r2, r4
 80040b4:	462b      	mov	r3, r5
 80040b6:	f04f 0000 	mov.w	r0, #0
 80040ba:	f04f 0100 	mov.w	r1, #0
 80040be:	0159      	lsls	r1, r3, #5
 80040c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040c4:	0150      	lsls	r0, r2, #5
 80040c6:	4602      	mov	r2, r0
 80040c8:	460b      	mov	r3, r1
 80040ca:	4621      	mov	r1, r4
 80040cc:	1a51      	subs	r1, r2, r1
 80040ce:	6139      	str	r1, [r7, #16]
 80040d0:	4629      	mov	r1, r5
 80040d2:	eb63 0301 	sbc.w	r3, r3, r1
 80040d6:	617b      	str	r3, [r7, #20]
 80040d8:	f04f 0200 	mov.w	r2, #0
 80040dc:	f04f 0300 	mov.w	r3, #0
 80040e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040e4:	4659      	mov	r1, fp
 80040e6:	018b      	lsls	r3, r1, #6
 80040e8:	4651      	mov	r1, sl
 80040ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040ee:	4651      	mov	r1, sl
 80040f0:	018a      	lsls	r2, r1, #6
 80040f2:	4651      	mov	r1, sl
 80040f4:	ebb2 0801 	subs.w	r8, r2, r1
 80040f8:	4659      	mov	r1, fp
 80040fa:	eb63 0901 	sbc.w	r9, r3, r1
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800410a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800410e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004112:	4690      	mov	r8, r2
 8004114:	4699      	mov	r9, r3
 8004116:	4623      	mov	r3, r4
 8004118:	eb18 0303 	adds.w	r3, r8, r3
 800411c:	60bb      	str	r3, [r7, #8]
 800411e:	462b      	mov	r3, r5
 8004120:	eb49 0303 	adc.w	r3, r9, r3
 8004124:	60fb      	str	r3, [r7, #12]
 8004126:	f04f 0200 	mov.w	r2, #0
 800412a:	f04f 0300 	mov.w	r3, #0
 800412e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004132:	4629      	mov	r1, r5
 8004134:	024b      	lsls	r3, r1, #9
 8004136:	4621      	mov	r1, r4
 8004138:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800413c:	4621      	mov	r1, r4
 800413e:	024a      	lsls	r2, r1, #9
 8004140:	4610      	mov	r0, r2
 8004142:	4619      	mov	r1, r3
 8004144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004146:	2200      	movs	r2, #0
 8004148:	62bb      	str	r3, [r7, #40]	@ 0x28
 800414a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800414c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004150:	f7fc fd9a 	bl	8000c88 <__aeabi_uldivmod>
 8004154:	4602      	mov	r2, r0
 8004156:	460b      	mov	r3, r1
 8004158:	4613      	mov	r3, r2
 800415a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800415c:	e058      	b.n	8004210 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800415e:	4b38      	ldr	r3, [pc, #224]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x200>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	099b      	lsrs	r3, r3, #6
 8004164:	2200      	movs	r2, #0
 8004166:	4618      	mov	r0, r3
 8004168:	4611      	mov	r1, r2
 800416a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800416e:	623b      	str	r3, [r7, #32]
 8004170:	2300      	movs	r3, #0
 8004172:	627b      	str	r3, [r7, #36]	@ 0x24
 8004174:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004178:	4642      	mov	r2, r8
 800417a:	464b      	mov	r3, r9
 800417c:	f04f 0000 	mov.w	r0, #0
 8004180:	f04f 0100 	mov.w	r1, #0
 8004184:	0159      	lsls	r1, r3, #5
 8004186:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800418a:	0150      	lsls	r0, r2, #5
 800418c:	4602      	mov	r2, r0
 800418e:	460b      	mov	r3, r1
 8004190:	4641      	mov	r1, r8
 8004192:	ebb2 0a01 	subs.w	sl, r2, r1
 8004196:	4649      	mov	r1, r9
 8004198:	eb63 0b01 	sbc.w	fp, r3, r1
 800419c:	f04f 0200 	mov.w	r2, #0
 80041a0:	f04f 0300 	mov.w	r3, #0
 80041a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041b0:	ebb2 040a 	subs.w	r4, r2, sl
 80041b4:	eb63 050b 	sbc.w	r5, r3, fp
 80041b8:	f04f 0200 	mov.w	r2, #0
 80041bc:	f04f 0300 	mov.w	r3, #0
 80041c0:	00eb      	lsls	r3, r5, #3
 80041c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041c6:	00e2      	lsls	r2, r4, #3
 80041c8:	4614      	mov	r4, r2
 80041ca:	461d      	mov	r5, r3
 80041cc:	4643      	mov	r3, r8
 80041ce:	18e3      	adds	r3, r4, r3
 80041d0:	603b      	str	r3, [r7, #0]
 80041d2:	464b      	mov	r3, r9
 80041d4:	eb45 0303 	adc.w	r3, r5, r3
 80041d8:	607b      	str	r3, [r7, #4]
 80041da:	f04f 0200 	mov.w	r2, #0
 80041de:	f04f 0300 	mov.w	r3, #0
 80041e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041e6:	4629      	mov	r1, r5
 80041e8:	028b      	lsls	r3, r1, #10
 80041ea:	4621      	mov	r1, r4
 80041ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041f0:	4621      	mov	r1, r4
 80041f2:	028a      	lsls	r2, r1, #10
 80041f4:	4610      	mov	r0, r2
 80041f6:	4619      	mov	r1, r3
 80041f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041fa:	2200      	movs	r2, #0
 80041fc:	61bb      	str	r3, [r7, #24]
 80041fe:	61fa      	str	r2, [r7, #28]
 8004200:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004204:	f7fc fd40 	bl	8000c88 <__aeabi_uldivmod>
 8004208:	4602      	mov	r2, r0
 800420a:	460b      	mov	r3, r1
 800420c:	4613      	mov	r3, r2
 800420e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004210:	4b0b      	ldr	r3, [pc, #44]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x200>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	0c1b      	lsrs	r3, r3, #16
 8004216:	f003 0303 	and.w	r3, r3, #3
 800421a:	3301      	adds	r3, #1
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004220:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004224:	fbb2 f3f3 	udiv	r3, r2, r3
 8004228:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800422a:	e002      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800422c:	4b05      	ldr	r3, [pc, #20]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x204>)
 800422e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004230:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004232:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004234:	4618      	mov	r0, r3
 8004236:	3750      	adds	r7, #80	@ 0x50
 8004238:	46bd      	mov	sp, r7
 800423a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800423e:	bf00      	nop
 8004240:	40023800 	.word	0x40023800
 8004244:	00f42400 	.word	0x00f42400
 8004248:	007a1200 	.word	0x007a1200

0800424c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800424c:	b480      	push	{r7}
 800424e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004250:	4b03      	ldr	r3, [pc, #12]	@ (8004260 <HAL_RCC_GetHCLKFreq+0x14>)
 8004252:	681b      	ldr	r3, [r3, #0]
}
 8004254:	4618      	mov	r0, r3
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	20000004 	.word	0x20000004

08004264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004268:	f7ff fff0 	bl	800424c <HAL_RCC_GetHCLKFreq>
 800426c:	4602      	mov	r2, r0
 800426e:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	0a9b      	lsrs	r3, r3, #10
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	4903      	ldr	r1, [pc, #12]	@ (8004288 <HAL_RCC_GetPCLK1Freq+0x24>)
 800427a:	5ccb      	ldrb	r3, [r1, r3]
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004280:	4618      	mov	r0, r3
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40023800 	.word	0x40023800
 8004288:	0800c2ec 	.word	0x0800c2ec

0800428c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004290:	f7ff ffdc 	bl	800424c <HAL_RCC_GetHCLKFreq>
 8004294:	4602      	mov	r2, r0
 8004296:	4b05      	ldr	r3, [pc, #20]	@ (80042ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	0b5b      	lsrs	r3, r3, #13
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	4903      	ldr	r1, [pc, #12]	@ (80042b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042a2:	5ccb      	ldrb	r3, [r1, r3]
 80042a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40023800 	.word	0x40023800
 80042b0:	0800c2ec 	.word	0x0800c2ec

080042b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	220f      	movs	r2, #15
 80042c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042c4:	4b12      	ldr	r3, [pc, #72]	@ (8004310 <HAL_RCC_GetClockConfig+0x5c>)
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f003 0203 	and.w	r2, r3, #3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004310 <HAL_RCC_GetClockConfig+0x5c>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80042dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004310 <HAL_RCC_GetClockConfig+0x5c>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80042e8:	4b09      	ldr	r3, [pc, #36]	@ (8004310 <HAL_RCC_GetClockConfig+0x5c>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	08db      	lsrs	r3, r3, #3
 80042ee:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042f6:	4b07      	ldr	r3, [pc, #28]	@ (8004314 <HAL_RCC_GetClockConfig+0x60>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0207 	and.w	r2, r3, #7
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	601a      	str	r2, [r3, #0]
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	40023800 	.word	0x40023800
 8004314:	40023c00 	.word	0x40023c00

08004318 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e041      	b.n	80043ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d106      	bne.n	8004344 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7fd fc9e 	bl	8001c80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2202      	movs	r2, #2
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	3304      	adds	r3, #4
 8004354:	4619      	mov	r1, r3
 8004356:	4610      	mov	r0, r2
 8004358:	f000 f9b6 	bl	80046c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
	...

080043b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d001      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e04e      	b.n	800446e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68da      	ldr	r2, [r3, #12]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0201 	orr.w	r2, r2, #1
 80043e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a23      	ldr	r2, [pc, #140]	@ (800447c <HAL_TIM_Base_Start_IT+0xc4>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d022      	beq.n	8004438 <HAL_TIM_Base_Start_IT+0x80>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043fa:	d01d      	beq.n	8004438 <HAL_TIM_Base_Start_IT+0x80>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a1f      	ldr	r2, [pc, #124]	@ (8004480 <HAL_TIM_Base_Start_IT+0xc8>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d018      	beq.n	8004438 <HAL_TIM_Base_Start_IT+0x80>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a1e      	ldr	r2, [pc, #120]	@ (8004484 <HAL_TIM_Base_Start_IT+0xcc>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d013      	beq.n	8004438 <HAL_TIM_Base_Start_IT+0x80>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a1c      	ldr	r2, [pc, #112]	@ (8004488 <HAL_TIM_Base_Start_IT+0xd0>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00e      	beq.n	8004438 <HAL_TIM_Base_Start_IT+0x80>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a1b      	ldr	r2, [pc, #108]	@ (800448c <HAL_TIM_Base_Start_IT+0xd4>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d009      	beq.n	8004438 <HAL_TIM_Base_Start_IT+0x80>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a19      	ldr	r2, [pc, #100]	@ (8004490 <HAL_TIM_Base_Start_IT+0xd8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d004      	beq.n	8004438 <HAL_TIM_Base_Start_IT+0x80>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a18      	ldr	r2, [pc, #96]	@ (8004494 <HAL_TIM_Base_Start_IT+0xdc>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d111      	bne.n	800445c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 0307 	and.w	r3, r3, #7
 8004442:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b06      	cmp	r3, #6
 8004448:	d010      	beq.n	800446c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f042 0201 	orr.w	r2, r2, #1
 8004458:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800445a:	e007      	b.n	800446c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0201 	orr.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3714      	adds	r7, #20
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	40010000 	.word	0x40010000
 8004480:	40000400 	.word	0x40000400
 8004484:	40000800 	.word	0x40000800
 8004488:	40000c00 	.word	0x40000c00
 800448c:	40010400 	.word	0x40010400
 8004490:	40014000 	.word	0x40014000
 8004494:	40001800 	.word	0x40001800

08004498 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d020      	beq.n	80044fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d01b      	beq.n	80044fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f06f 0202 	mvn.w	r2, #2
 80044cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2201      	movs	r2, #1
 80044d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	f003 0303 	and.w	r3, r3, #3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f8d2 	bl	800468c <HAL_TIM_IC_CaptureCallback>
 80044e8:	e005      	b.n	80044f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f8c4 	bl	8004678 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f000 f8d5 	bl	80046a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f003 0304 	and.w	r3, r3, #4
 8004502:	2b00      	cmp	r3, #0
 8004504:	d020      	beq.n	8004548 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	d01b      	beq.n	8004548 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f06f 0204 	mvn.w	r2, #4
 8004518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2202      	movs	r2, #2
 800451e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f8ac 	bl	800468c <HAL_TIM_IC_CaptureCallback>
 8004534:	e005      	b.n	8004542 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f89e 	bl	8004678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 f8af 	bl	80046a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	f003 0308 	and.w	r3, r3, #8
 800454e:	2b00      	cmp	r3, #0
 8004550:	d020      	beq.n	8004594 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b00      	cmp	r3, #0
 800455a:	d01b      	beq.n	8004594 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f06f 0208 	mvn.w	r2, #8
 8004564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2204      	movs	r2, #4
 800456a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	69db      	ldr	r3, [r3, #28]
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f886 	bl	800468c <HAL_TIM_IC_CaptureCallback>
 8004580:	e005      	b.n	800458e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f878 	bl	8004678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 f889 	bl	80046a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f003 0310 	and.w	r3, r3, #16
 800459a:	2b00      	cmp	r3, #0
 800459c:	d020      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f003 0310 	and.w	r3, r3, #16
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d01b      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f06f 0210 	mvn.w	r2, #16
 80045b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2208      	movs	r2, #8
 80045b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	69db      	ldr	r3, [r3, #28]
 80045be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f860 	bl	800468c <HAL_TIM_IC_CaptureCallback>
 80045cc:	e005      	b.n	80045da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f852 	bl	8004678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f863 	bl	80046a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00c      	beq.n	8004604 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d007      	beq.n	8004604 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0201 	mvn.w	r2, #1
 80045fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f7fd f83e 	bl	8001680 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00c      	beq.n	8004628 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004614:	2b00      	cmp	r3, #0
 8004616:	d007      	beq.n	8004628 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f900 	bl	8004828 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00c      	beq.n	800464c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004638:	2b00      	cmp	r3, #0
 800463a:	d007      	beq.n	800464c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f834 	bl	80046b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00c      	beq.n	8004670 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f003 0320 	and.w	r3, r3, #32
 800465c:	2b00      	cmp	r3, #0
 800465e:	d007      	beq.n	8004670 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f06f 0220 	mvn.w	r2, #32
 8004668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f8d2 	bl	8004814 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004670:	bf00      	nop
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a43      	ldr	r2, [pc, #268]	@ (80047e8 <TIM_Base_SetConfig+0x120>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d013      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e6:	d00f      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a40      	ldr	r2, [pc, #256]	@ (80047ec <TIM_Base_SetConfig+0x124>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d00b      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a3f      	ldr	r2, [pc, #252]	@ (80047f0 <TIM_Base_SetConfig+0x128>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d007      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a3e      	ldr	r2, [pc, #248]	@ (80047f4 <TIM_Base_SetConfig+0x12c>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d003      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a3d      	ldr	r2, [pc, #244]	@ (80047f8 <TIM_Base_SetConfig+0x130>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d108      	bne.n	800471a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800470e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a32      	ldr	r2, [pc, #200]	@ (80047e8 <TIM_Base_SetConfig+0x120>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d02b      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004728:	d027      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a2f      	ldr	r2, [pc, #188]	@ (80047ec <TIM_Base_SetConfig+0x124>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d023      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a2e      	ldr	r2, [pc, #184]	@ (80047f0 <TIM_Base_SetConfig+0x128>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d01f      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a2d      	ldr	r2, [pc, #180]	@ (80047f4 <TIM_Base_SetConfig+0x12c>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d01b      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a2c      	ldr	r2, [pc, #176]	@ (80047f8 <TIM_Base_SetConfig+0x130>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d017      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a2b      	ldr	r2, [pc, #172]	@ (80047fc <TIM_Base_SetConfig+0x134>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d013      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a2a      	ldr	r2, [pc, #168]	@ (8004800 <TIM_Base_SetConfig+0x138>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d00f      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a29      	ldr	r2, [pc, #164]	@ (8004804 <TIM_Base_SetConfig+0x13c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00b      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a28      	ldr	r2, [pc, #160]	@ (8004808 <TIM_Base_SetConfig+0x140>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d007      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a27      	ldr	r2, [pc, #156]	@ (800480c <TIM_Base_SetConfig+0x144>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d003      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a26      	ldr	r2, [pc, #152]	@ (8004810 <TIM_Base_SetConfig+0x148>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d108      	bne.n	800478c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	4313      	orrs	r3, r2
 800478a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	4313      	orrs	r3, r2
 8004798:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a0e      	ldr	r2, [pc, #56]	@ (80047e8 <TIM_Base_SetConfig+0x120>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d003      	beq.n	80047ba <TIM_Base_SetConfig+0xf2>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a10      	ldr	r2, [pc, #64]	@ (80047f8 <TIM_Base_SetConfig+0x130>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d103      	bne.n	80047c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	691a      	ldr	r2, [r3, #16]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f043 0204 	orr.w	r2, r3, #4
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2201      	movs	r2, #1
 80047d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	601a      	str	r2, [r3, #0]
}
 80047da:	bf00      	nop
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	40010000 	.word	0x40010000
 80047ec:	40000400 	.word	0x40000400
 80047f0:	40000800 	.word	0x40000800
 80047f4:	40000c00 	.word	0x40000c00
 80047f8:	40010400 	.word	0x40010400
 80047fc:	40014000 	.word	0x40014000
 8004800:	40014400 	.word	0x40014400
 8004804:	40014800 	.word	0x40014800
 8004808:	40001800 	.word	0x40001800
 800480c:	40001c00 	.word	0x40001c00
 8004810:	40002000 	.word	0x40002000

08004814 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e042      	b.n	80048d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d106      	bne.n	8004868 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7fd f9c4 	bl	8001bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2224      	movs	r2, #36	@ 0x24
 800486c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800487e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fcc5 	bl	8005210 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	691a      	ldr	r2, [r3, #16]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004894:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	695a      	ldr	r2, [r3, #20]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68da      	ldr	r2, [r3, #12]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2220      	movs	r2, #32
 80048c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3708      	adds	r7, #8
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	4613      	mov	r3, r2
 80048e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b20      	cmp	r3, #32
 80048f4:	d121      	bne.n	800493a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d002      	beq.n	8004902 <HAL_UART_Transmit_IT+0x26>
 80048fc:	88fb      	ldrh	r3, [r7, #6]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e01a      	b.n	800493c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	88fa      	ldrh	r2, [r7, #6]
 8004910:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	88fa      	ldrh	r2, [r7, #6]
 8004916:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2200      	movs	r2, #0
 800491c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2221      	movs	r2, #33	@ 0x21
 8004922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004934:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	e000      	b.n	800493c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
  }
}
 800493c:	4618      	mov	r0, r3
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b0ba      	sub	sp, #232	@ 0xe8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800496e:	2300      	movs	r3, #0
 8004970:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004974:	2300      	movs	r3, #0
 8004976:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800497a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800497e:	f003 030f 	and.w	r3, r3, #15
 8004982:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004986:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800498a:	2b00      	cmp	r3, #0
 800498c:	d10f      	bne.n	80049ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800498e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004992:	f003 0320 	and.w	r3, r3, #32
 8004996:	2b00      	cmp	r3, #0
 8004998:	d009      	beq.n	80049ae <HAL_UART_IRQHandler+0x66>
 800499a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 fb74 	bl	8005094 <UART_Receive_IT>
      return;
 80049ac:	e273      	b.n	8004e96 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80049ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	f000 80de 	beq.w	8004b74 <HAL_UART_IRQHandler+0x22c>
 80049b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d106      	bne.n	80049d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80049c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049c8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 80d1 	beq.w	8004b74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80049d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00b      	beq.n	80049f6 <HAL_UART_IRQHandler+0xae>
 80049de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d005      	beq.n	80049f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ee:	f043 0201 	orr.w	r2, r3, #1
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049fa:	f003 0304 	and.w	r3, r3, #4
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00b      	beq.n	8004a1a <HAL_UART_IRQHandler+0xd2>
 8004a02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d005      	beq.n	8004a1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a12:	f043 0202 	orr.w	r2, r3, #2
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00b      	beq.n	8004a3e <HAL_UART_IRQHandler+0xf6>
 8004a26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d005      	beq.n	8004a3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a36:	f043 0204 	orr.w	r2, r3, #4
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a42:	f003 0308 	and.w	r3, r3, #8
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d011      	beq.n	8004a6e <HAL_UART_IRQHandler+0x126>
 8004a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a4e:	f003 0320 	and.w	r3, r3, #32
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d105      	bne.n	8004a62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d005      	beq.n	8004a6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a66:	f043 0208 	orr.w	r2, r3, #8
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f000 820a 	beq.w	8004e8c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a7c:	f003 0320 	and.w	r3, r3, #32
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d008      	beq.n	8004a96 <HAL_UART_IRQHandler+0x14e>
 8004a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a88:	f003 0320 	and.w	r3, r3, #32
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f000 faff 	bl	8005094 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa0:	2b40      	cmp	r3, #64	@ 0x40
 8004aa2:	bf0c      	ite	eq
 8004aa4:	2301      	moveq	r3, #1
 8004aa6:	2300      	movne	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab2:	f003 0308 	and.w	r3, r3, #8
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d103      	bne.n	8004ac2 <HAL_UART_IRQHandler+0x17a>
 8004aba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d04f      	beq.n	8004b62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 fa0a 	bl	8004edc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad2:	2b40      	cmp	r3, #64	@ 0x40
 8004ad4:	d141      	bne.n	8004b5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	3314      	adds	r3, #20
 8004adc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ae4:	e853 3f00 	ldrex	r3, [r3]
 8004ae8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004aec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004af0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004af4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	3314      	adds	r3, #20
 8004afe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004b02:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004b06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004b0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004b12:	e841 2300 	strex	r3, r2, [r1]
 8004b16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004b1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1d9      	bne.n	8004ad6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d013      	beq.n	8004b52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b2e:	4a8a      	ldr	r2, [pc, #552]	@ (8004d58 <HAL_UART_IRQHandler+0x410>)
 8004b30:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7fe f8bc 	bl	8002cb4 <HAL_DMA_Abort_IT>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d016      	beq.n	8004b70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b50:	e00e      	b.n	8004b70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f9ac 	bl	8004eb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b58:	e00a      	b.n	8004b70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f9a8 	bl	8004eb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b60:	e006      	b.n	8004b70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f9a4 	bl	8004eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004b6e:	e18d      	b.n	8004e8c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b70:	bf00      	nop
    return;
 8004b72:	e18b      	b.n	8004e8c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	f040 8167 	bne.w	8004e4c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b82:	f003 0310 	and.w	r3, r3, #16
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 8160 	beq.w	8004e4c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b90:	f003 0310 	and.w	r3, r3, #16
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 8159 	beq.w	8004e4c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60bb      	str	r3, [r7, #8]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	60bb      	str	r3, [r7, #8]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	60bb      	str	r3, [r7, #8]
 8004bae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bba:	2b40      	cmp	r3, #64	@ 0x40
 8004bbc:	f040 80ce 	bne.w	8004d5c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004bcc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 80a9 	beq.w	8004d28 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bde:	429a      	cmp	r2, r3
 8004be0:	f080 80a2 	bcs.w	8004d28 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bf6:	f000 8088 	beq.w	8004d0a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	330c      	adds	r3, #12
 8004c00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004c08:	e853 3f00 	ldrex	r3, [r3]
 8004c0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004c10:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	330c      	adds	r3, #12
 8004c22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004c26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004c32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004c36:	e841 2300 	strex	r3, r2, [r1]
 8004c3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004c3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1d9      	bne.n	8004bfa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	3314      	adds	r3, #20
 8004c4c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c50:	e853 3f00 	ldrex	r3, [r3]
 8004c54:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004c56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c58:	f023 0301 	bic.w	r3, r3, #1
 8004c5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3314      	adds	r3, #20
 8004c66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c6a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c70:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c72:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c76:	e841 2300 	strex	r3, r2, [r1]
 8004c7a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1e1      	bne.n	8004c46 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	3314      	adds	r3, #20
 8004c88:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c8c:	e853 3f00 	ldrex	r3, [r3]
 8004c90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3314      	adds	r3, #20
 8004ca2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004ca6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ca8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004caa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004cac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004cae:	e841 2300 	strex	r3, r2, [r1]
 8004cb2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004cb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1e3      	bne.n	8004c82 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	330c      	adds	r3, #12
 8004cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cd2:	e853 3f00 	ldrex	r3, [r3]
 8004cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004cd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cda:	f023 0310 	bic.w	r3, r3, #16
 8004cde:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	330c      	adds	r3, #12
 8004ce8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004cec:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004cee:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004cf2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004cf4:	e841 2300 	strex	r3, r2, [r1]
 8004cf8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004cfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d1e3      	bne.n	8004cc8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d04:	4618      	mov	r0, r3
 8004d06:	f7fd ff65 	bl	8002bd4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2202      	movs	r2, #2
 8004d0e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	4619      	mov	r1, r3
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 f8cf 	bl	8004ec4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004d26:	e0b3      	b.n	8004e90 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d30:	429a      	cmp	r2, r3
 8004d32:	f040 80ad 	bne.w	8004e90 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3a:	69db      	ldr	r3, [r3, #28]
 8004d3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d40:	f040 80a6 	bne.w	8004e90 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d4e:	4619      	mov	r1, r3
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f8b7 	bl	8004ec4 <HAL_UARTEx_RxEventCallback>
      return;
 8004d56:	e09b      	b.n	8004e90 <HAL_UART_IRQHandler+0x548>
 8004d58:	08004fa3 	.word	0x08004fa3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f000 808e 	beq.w	8004e94 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004d78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 8089 	beq.w	8004e94 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	330c      	adds	r3, #12
 8004d88:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d8c:	e853 3f00 	ldrex	r3, [r3]
 8004d90:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	330c      	adds	r3, #12
 8004da2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004da6:	647a      	str	r2, [r7, #68]	@ 0x44
 8004da8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004daa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004dac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004dae:	e841 2300 	strex	r3, r2, [r1]
 8004db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1e3      	bne.n	8004d82 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	3314      	adds	r3, #20
 8004dc0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc4:	e853 3f00 	ldrex	r3, [r3]
 8004dc8:	623b      	str	r3, [r7, #32]
   return(result);
 8004dca:	6a3b      	ldr	r3, [r7, #32]
 8004dcc:	f023 0301 	bic.w	r3, r3, #1
 8004dd0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	3314      	adds	r3, #20
 8004dda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004dde:	633a      	str	r2, [r7, #48]	@ 0x30
 8004de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004de4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004de6:	e841 2300 	strex	r3, r2, [r1]
 8004dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1e3      	bne.n	8004dba <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2220      	movs	r2, #32
 8004df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	330c      	adds	r3, #12
 8004e06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	e853 3f00 	ldrex	r3, [r3]
 8004e0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f023 0310 	bic.w	r3, r3, #16
 8004e16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	330c      	adds	r3, #12
 8004e20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004e24:	61fa      	str	r2, [r7, #28]
 8004e26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e28:	69b9      	ldr	r1, [r7, #24]
 8004e2a:	69fa      	ldr	r2, [r7, #28]
 8004e2c:	e841 2300 	strex	r3, r2, [r1]
 8004e30:	617b      	str	r3, [r7, #20]
   return(result);
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1e3      	bne.n	8004e00 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e42:	4619      	mov	r1, r3
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 f83d 	bl	8004ec4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e4a:	e023      	b.n	8004e94 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d009      	beq.n	8004e6c <HAL_UART_IRQHandler+0x524>
 8004e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d003      	beq.n	8004e6c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f8ad 	bl	8004fc4 <UART_Transmit_IT>
    return;
 8004e6a:	e014      	b.n	8004e96 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00e      	beq.n	8004e96 <HAL_UART_IRQHandler+0x54e>
 8004e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d008      	beq.n	8004e96 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 f8ed 	bl	8005064 <UART_EndTransmit_IT>
    return;
 8004e8a:	e004      	b.n	8004e96 <HAL_UART_IRQHandler+0x54e>
    return;
 8004e8c:	bf00      	nop
 8004e8e:	e002      	b.n	8004e96 <HAL_UART_IRQHandler+0x54e>
      return;
 8004e90:	bf00      	nop
 8004e92:	e000      	b.n	8004e96 <HAL_UART_IRQHandler+0x54e>
      return;
 8004e94:	bf00      	nop
  }
}
 8004e96:	37e8      	adds	r7, #232	@ 0xe8
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	460b      	mov	r3, r1
 8004ece:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b095      	sub	sp, #84	@ 0x54
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	330c      	adds	r3, #12
 8004eea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eee:	e853 3f00 	ldrex	r3, [r3]
 8004ef2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	330c      	adds	r3, #12
 8004f02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f04:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f0c:	e841 2300 	strex	r3, r2, [r1]
 8004f10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1e5      	bne.n	8004ee4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	3314      	adds	r3, #20
 8004f1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	e853 3f00 	ldrex	r3, [r3]
 8004f26:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	f023 0301 	bic.w	r3, r3, #1
 8004f2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	3314      	adds	r3, #20
 8004f36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f40:	e841 2300 	strex	r3, r2, [r1]
 8004f44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1e5      	bne.n	8004f18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d119      	bne.n	8004f88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	330c      	adds	r3, #12
 8004f5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	e853 3f00 	ldrex	r3, [r3]
 8004f62:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	f023 0310 	bic.w	r3, r3, #16
 8004f6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	330c      	adds	r3, #12
 8004f72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f74:	61ba      	str	r2, [r7, #24]
 8004f76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f78:	6979      	ldr	r1, [r7, #20]
 8004f7a:	69ba      	ldr	r2, [r7, #24]
 8004f7c:	e841 2300 	strex	r3, r2, [r1]
 8004f80:	613b      	str	r3, [r7, #16]
   return(result);
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1e5      	bne.n	8004f54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f96:	bf00      	nop
 8004f98:	3754      	adds	r7, #84	@ 0x54
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f7ff ff7a 	bl	8004eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fbc:	bf00      	nop
 8004fbe:	3710      	adds	r7, #16
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b21      	cmp	r3, #33	@ 0x21
 8004fd6:	d13e      	bne.n	8005056 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fe0:	d114      	bne.n	800500c <UART_Transmit_IT+0x48>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d110      	bne.n	800500c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a1b      	ldr	r3, [r3, #32]
 8004fee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	881b      	ldrh	r3, [r3, #0]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ffe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	1c9a      	adds	r2, r3, #2
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	621a      	str	r2, [r3, #32]
 800500a:	e008      	b.n	800501e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	1c59      	adds	r1, r3, #1
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	6211      	str	r1, [r2, #32]
 8005016:	781a      	ldrb	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005022:	b29b      	uxth	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	b29b      	uxth	r3, r3
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	4619      	mov	r1, r3
 800502c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10f      	bne.n	8005052 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68da      	ldr	r2, [r3, #12]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005040:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005050:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005052:	2300      	movs	r3, #0
 8005054:	e000      	b.n	8005058 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005056:	2302      	movs	r3, #2
  }
}
 8005058:	4618      	mov	r0, r3
 800505a:	3714      	adds	r7, #20
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68da      	ldr	r2, [r3, #12]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800507a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2220      	movs	r2, #32
 8005080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f7fc fb15 	bl	80016b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3708      	adds	r7, #8
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b08c      	sub	sp, #48	@ 0x30
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800509c:	2300      	movs	r3, #0
 800509e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80050a0:	2300      	movs	r3, #0
 80050a2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b22      	cmp	r3, #34	@ 0x22
 80050ae:	f040 80aa 	bne.w	8005206 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ba:	d115      	bne.n	80050e8 <UART_Receive_IT+0x54>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d111      	bne.n	80050e8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e0:	1c9a      	adds	r2, r3, #2
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80050e6:	e024      	b.n	8005132 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050f6:	d007      	beq.n	8005108 <UART_Receive_IT+0x74>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10a      	bne.n	8005116 <UART_Receive_IT+0x82>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d106      	bne.n	8005116 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	b2da      	uxtb	r2, r3
 8005110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005112:	701a      	strb	r2, [r3, #0]
 8005114:	e008      	b.n	8005128 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	b2db      	uxtb	r3, r3
 800511e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005122:	b2da      	uxtb	r2, r3
 8005124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005126:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512c:	1c5a      	adds	r2, r3, #1
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29b      	uxth	r3, r3
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	4619      	mov	r1, r3
 8005140:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005142:	2b00      	cmp	r3, #0
 8005144:	d15d      	bne.n	8005202 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68da      	ldr	r2, [r3, #12]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0220 	bic.w	r2, r2, #32
 8005154:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005164:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695a      	ldr	r2, [r3, #20]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f022 0201 	bic.w	r2, r2, #1
 8005174:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2220      	movs	r2, #32
 800517a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005188:	2b01      	cmp	r3, #1
 800518a:	d135      	bne.n	80051f8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	330c      	adds	r3, #12
 8005198:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	e853 3f00 	ldrex	r3, [r3]
 80051a0:	613b      	str	r3, [r7, #16]
   return(result);
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	f023 0310 	bic.w	r3, r3, #16
 80051a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	330c      	adds	r3, #12
 80051b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051b2:	623a      	str	r2, [r7, #32]
 80051b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b6:	69f9      	ldr	r1, [r7, #28]
 80051b8:	6a3a      	ldr	r2, [r7, #32]
 80051ba:	e841 2300 	strex	r3, r2, [r1]
 80051be:	61bb      	str	r3, [r7, #24]
   return(result);
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1e5      	bne.n	8005192 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0310 	and.w	r3, r3, #16
 80051d0:	2b10      	cmp	r3, #16
 80051d2:	d10a      	bne.n	80051ea <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051d4:	2300      	movs	r3, #0
 80051d6:	60fb      	str	r3, [r7, #12]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	60fb      	str	r3, [r7, #12]
 80051e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051ee:	4619      	mov	r1, r3
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f7ff fe67 	bl	8004ec4 <HAL_UARTEx_RxEventCallback>
 80051f6:	e002      	b.n	80051fe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f7ff fe4f 	bl	8004e9c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80051fe:	2300      	movs	r3, #0
 8005200:	e002      	b.n	8005208 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005202:	2300      	movs	r3, #0
 8005204:	e000      	b.n	8005208 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005206:	2302      	movs	r3, #2
  }
}
 8005208:	4618      	mov	r0, r3
 800520a:	3730      	adds	r7, #48	@ 0x30
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005214:	b0c0      	sub	sp, #256	@ 0x100
 8005216:	af00      	add	r7, sp, #0
 8005218:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800521c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800522c:	68d9      	ldr	r1, [r3, #12]
 800522e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	ea40 0301 	orr.w	r3, r0, r1
 8005238:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800523a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	431a      	orrs	r2, r3
 8005248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	431a      	orrs	r2, r3
 8005250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	4313      	orrs	r3, r2
 8005258:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800525c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005268:	f021 010c 	bic.w	r1, r1, #12
 800526c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005276:	430b      	orrs	r3, r1
 8005278:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800527a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800528a:	6999      	ldr	r1, [r3, #24]
 800528c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	ea40 0301 	orr.w	r3, r0, r1
 8005296:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	4b8f      	ldr	r3, [pc, #572]	@ (80054dc <UART_SetConfig+0x2cc>)
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d005      	beq.n	80052b0 <UART_SetConfig+0xa0>
 80052a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	4b8d      	ldr	r3, [pc, #564]	@ (80054e0 <UART_SetConfig+0x2d0>)
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d104      	bne.n	80052ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80052b0:	f7fe ffec 	bl	800428c <HAL_RCC_GetPCLK2Freq>
 80052b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80052b8:	e003      	b.n	80052c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80052ba:	f7fe ffd3 	bl	8004264 <HAL_RCC_GetPCLK1Freq>
 80052be:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c6:	69db      	ldr	r3, [r3, #28]
 80052c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052cc:	f040 810c 	bne.w	80054e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052d4:	2200      	movs	r2, #0
 80052d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80052da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80052de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80052e2:	4622      	mov	r2, r4
 80052e4:	462b      	mov	r3, r5
 80052e6:	1891      	adds	r1, r2, r2
 80052e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80052ea:	415b      	adcs	r3, r3
 80052ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80052f2:	4621      	mov	r1, r4
 80052f4:	eb12 0801 	adds.w	r8, r2, r1
 80052f8:	4629      	mov	r1, r5
 80052fa:	eb43 0901 	adc.w	r9, r3, r1
 80052fe:	f04f 0200 	mov.w	r2, #0
 8005302:	f04f 0300 	mov.w	r3, #0
 8005306:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800530a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800530e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005312:	4690      	mov	r8, r2
 8005314:	4699      	mov	r9, r3
 8005316:	4623      	mov	r3, r4
 8005318:	eb18 0303 	adds.w	r3, r8, r3
 800531c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005320:	462b      	mov	r3, r5
 8005322:	eb49 0303 	adc.w	r3, r9, r3
 8005326:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800532a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005336:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800533a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800533e:	460b      	mov	r3, r1
 8005340:	18db      	adds	r3, r3, r3
 8005342:	653b      	str	r3, [r7, #80]	@ 0x50
 8005344:	4613      	mov	r3, r2
 8005346:	eb42 0303 	adc.w	r3, r2, r3
 800534a:	657b      	str	r3, [r7, #84]	@ 0x54
 800534c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005350:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005354:	f7fb fc98 	bl	8000c88 <__aeabi_uldivmod>
 8005358:	4602      	mov	r2, r0
 800535a:	460b      	mov	r3, r1
 800535c:	4b61      	ldr	r3, [pc, #388]	@ (80054e4 <UART_SetConfig+0x2d4>)
 800535e:	fba3 2302 	umull	r2, r3, r3, r2
 8005362:	095b      	lsrs	r3, r3, #5
 8005364:	011c      	lsls	r4, r3, #4
 8005366:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800536a:	2200      	movs	r2, #0
 800536c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005370:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005374:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005378:	4642      	mov	r2, r8
 800537a:	464b      	mov	r3, r9
 800537c:	1891      	adds	r1, r2, r2
 800537e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005380:	415b      	adcs	r3, r3
 8005382:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005384:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005388:	4641      	mov	r1, r8
 800538a:	eb12 0a01 	adds.w	sl, r2, r1
 800538e:	4649      	mov	r1, r9
 8005390:	eb43 0b01 	adc.w	fp, r3, r1
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	f04f 0300 	mov.w	r3, #0
 800539c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80053a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053a8:	4692      	mov	sl, r2
 80053aa:	469b      	mov	fp, r3
 80053ac:	4643      	mov	r3, r8
 80053ae:	eb1a 0303 	adds.w	r3, sl, r3
 80053b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053b6:	464b      	mov	r3, r9
 80053b8:	eb4b 0303 	adc.w	r3, fp, r3
 80053bc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80053c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053cc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80053d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053d4:	460b      	mov	r3, r1
 80053d6:	18db      	adds	r3, r3, r3
 80053d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80053da:	4613      	mov	r3, r2
 80053dc:	eb42 0303 	adc.w	r3, r2, r3
 80053e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80053e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80053e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80053ea:	f7fb fc4d 	bl	8000c88 <__aeabi_uldivmod>
 80053ee:	4602      	mov	r2, r0
 80053f0:	460b      	mov	r3, r1
 80053f2:	4611      	mov	r1, r2
 80053f4:	4b3b      	ldr	r3, [pc, #236]	@ (80054e4 <UART_SetConfig+0x2d4>)
 80053f6:	fba3 2301 	umull	r2, r3, r3, r1
 80053fa:	095b      	lsrs	r3, r3, #5
 80053fc:	2264      	movs	r2, #100	@ 0x64
 80053fe:	fb02 f303 	mul.w	r3, r2, r3
 8005402:	1acb      	subs	r3, r1, r3
 8005404:	00db      	lsls	r3, r3, #3
 8005406:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800540a:	4b36      	ldr	r3, [pc, #216]	@ (80054e4 <UART_SetConfig+0x2d4>)
 800540c:	fba3 2302 	umull	r2, r3, r3, r2
 8005410:	095b      	lsrs	r3, r3, #5
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005418:	441c      	add	r4, r3
 800541a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800541e:	2200      	movs	r2, #0
 8005420:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005424:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005428:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800542c:	4642      	mov	r2, r8
 800542e:	464b      	mov	r3, r9
 8005430:	1891      	adds	r1, r2, r2
 8005432:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005434:	415b      	adcs	r3, r3
 8005436:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005438:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800543c:	4641      	mov	r1, r8
 800543e:	1851      	adds	r1, r2, r1
 8005440:	6339      	str	r1, [r7, #48]	@ 0x30
 8005442:	4649      	mov	r1, r9
 8005444:	414b      	adcs	r3, r1
 8005446:	637b      	str	r3, [r7, #52]	@ 0x34
 8005448:	f04f 0200 	mov.w	r2, #0
 800544c:	f04f 0300 	mov.w	r3, #0
 8005450:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005454:	4659      	mov	r1, fp
 8005456:	00cb      	lsls	r3, r1, #3
 8005458:	4651      	mov	r1, sl
 800545a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800545e:	4651      	mov	r1, sl
 8005460:	00ca      	lsls	r2, r1, #3
 8005462:	4610      	mov	r0, r2
 8005464:	4619      	mov	r1, r3
 8005466:	4603      	mov	r3, r0
 8005468:	4642      	mov	r2, r8
 800546a:	189b      	adds	r3, r3, r2
 800546c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005470:	464b      	mov	r3, r9
 8005472:	460a      	mov	r2, r1
 8005474:	eb42 0303 	adc.w	r3, r2, r3
 8005478:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800547c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005488:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800548c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005490:	460b      	mov	r3, r1
 8005492:	18db      	adds	r3, r3, r3
 8005494:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005496:	4613      	mov	r3, r2
 8005498:	eb42 0303 	adc.w	r3, r2, r3
 800549c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800549e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80054a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80054a6:	f7fb fbef 	bl	8000c88 <__aeabi_uldivmod>
 80054aa:	4602      	mov	r2, r0
 80054ac:	460b      	mov	r3, r1
 80054ae:	4b0d      	ldr	r3, [pc, #52]	@ (80054e4 <UART_SetConfig+0x2d4>)
 80054b0:	fba3 1302 	umull	r1, r3, r3, r2
 80054b4:	095b      	lsrs	r3, r3, #5
 80054b6:	2164      	movs	r1, #100	@ 0x64
 80054b8:	fb01 f303 	mul.w	r3, r1, r3
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	3332      	adds	r3, #50	@ 0x32
 80054c2:	4a08      	ldr	r2, [pc, #32]	@ (80054e4 <UART_SetConfig+0x2d4>)
 80054c4:	fba2 2303 	umull	r2, r3, r2, r3
 80054c8:	095b      	lsrs	r3, r3, #5
 80054ca:	f003 0207 	and.w	r2, r3, #7
 80054ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4422      	add	r2, r4
 80054d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80054d8:	e106      	b.n	80056e8 <UART_SetConfig+0x4d8>
 80054da:	bf00      	nop
 80054dc:	40011000 	.word	0x40011000
 80054e0:	40011400 	.word	0x40011400
 80054e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054ec:	2200      	movs	r2, #0
 80054ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80054f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80054f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80054fa:	4642      	mov	r2, r8
 80054fc:	464b      	mov	r3, r9
 80054fe:	1891      	adds	r1, r2, r2
 8005500:	6239      	str	r1, [r7, #32]
 8005502:	415b      	adcs	r3, r3
 8005504:	627b      	str	r3, [r7, #36]	@ 0x24
 8005506:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800550a:	4641      	mov	r1, r8
 800550c:	1854      	adds	r4, r2, r1
 800550e:	4649      	mov	r1, r9
 8005510:	eb43 0501 	adc.w	r5, r3, r1
 8005514:	f04f 0200 	mov.w	r2, #0
 8005518:	f04f 0300 	mov.w	r3, #0
 800551c:	00eb      	lsls	r3, r5, #3
 800551e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005522:	00e2      	lsls	r2, r4, #3
 8005524:	4614      	mov	r4, r2
 8005526:	461d      	mov	r5, r3
 8005528:	4643      	mov	r3, r8
 800552a:	18e3      	adds	r3, r4, r3
 800552c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005530:	464b      	mov	r3, r9
 8005532:	eb45 0303 	adc.w	r3, r5, r3
 8005536:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800553a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005546:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	f04f 0300 	mov.w	r3, #0
 8005552:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005556:	4629      	mov	r1, r5
 8005558:	008b      	lsls	r3, r1, #2
 800555a:	4621      	mov	r1, r4
 800555c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005560:	4621      	mov	r1, r4
 8005562:	008a      	lsls	r2, r1, #2
 8005564:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005568:	f7fb fb8e 	bl	8000c88 <__aeabi_uldivmod>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	4b60      	ldr	r3, [pc, #384]	@ (80056f4 <UART_SetConfig+0x4e4>)
 8005572:	fba3 2302 	umull	r2, r3, r3, r2
 8005576:	095b      	lsrs	r3, r3, #5
 8005578:	011c      	lsls	r4, r3, #4
 800557a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800557e:	2200      	movs	r2, #0
 8005580:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005584:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005588:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800558c:	4642      	mov	r2, r8
 800558e:	464b      	mov	r3, r9
 8005590:	1891      	adds	r1, r2, r2
 8005592:	61b9      	str	r1, [r7, #24]
 8005594:	415b      	adcs	r3, r3
 8005596:	61fb      	str	r3, [r7, #28]
 8005598:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800559c:	4641      	mov	r1, r8
 800559e:	1851      	adds	r1, r2, r1
 80055a0:	6139      	str	r1, [r7, #16]
 80055a2:	4649      	mov	r1, r9
 80055a4:	414b      	adcs	r3, r1
 80055a6:	617b      	str	r3, [r7, #20]
 80055a8:	f04f 0200 	mov.w	r2, #0
 80055ac:	f04f 0300 	mov.w	r3, #0
 80055b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055b4:	4659      	mov	r1, fp
 80055b6:	00cb      	lsls	r3, r1, #3
 80055b8:	4651      	mov	r1, sl
 80055ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055be:	4651      	mov	r1, sl
 80055c0:	00ca      	lsls	r2, r1, #3
 80055c2:	4610      	mov	r0, r2
 80055c4:	4619      	mov	r1, r3
 80055c6:	4603      	mov	r3, r0
 80055c8:	4642      	mov	r2, r8
 80055ca:	189b      	adds	r3, r3, r2
 80055cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80055d0:	464b      	mov	r3, r9
 80055d2:	460a      	mov	r2, r1
 80055d4:	eb42 0303 	adc.w	r3, r2, r3
 80055d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80055dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80055e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80055e8:	f04f 0200 	mov.w	r2, #0
 80055ec:	f04f 0300 	mov.w	r3, #0
 80055f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80055f4:	4649      	mov	r1, r9
 80055f6:	008b      	lsls	r3, r1, #2
 80055f8:	4641      	mov	r1, r8
 80055fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055fe:	4641      	mov	r1, r8
 8005600:	008a      	lsls	r2, r1, #2
 8005602:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005606:	f7fb fb3f 	bl	8000c88 <__aeabi_uldivmod>
 800560a:	4602      	mov	r2, r0
 800560c:	460b      	mov	r3, r1
 800560e:	4611      	mov	r1, r2
 8005610:	4b38      	ldr	r3, [pc, #224]	@ (80056f4 <UART_SetConfig+0x4e4>)
 8005612:	fba3 2301 	umull	r2, r3, r3, r1
 8005616:	095b      	lsrs	r3, r3, #5
 8005618:	2264      	movs	r2, #100	@ 0x64
 800561a:	fb02 f303 	mul.w	r3, r2, r3
 800561e:	1acb      	subs	r3, r1, r3
 8005620:	011b      	lsls	r3, r3, #4
 8005622:	3332      	adds	r3, #50	@ 0x32
 8005624:	4a33      	ldr	r2, [pc, #204]	@ (80056f4 <UART_SetConfig+0x4e4>)
 8005626:	fba2 2303 	umull	r2, r3, r2, r3
 800562a:	095b      	lsrs	r3, r3, #5
 800562c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005630:	441c      	add	r4, r3
 8005632:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005636:	2200      	movs	r2, #0
 8005638:	673b      	str	r3, [r7, #112]	@ 0x70
 800563a:	677a      	str	r2, [r7, #116]	@ 0x74
 800563c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005640:	4642      	mov	r2, r8
 8005642:	464b      	mov	r3, r9
 8005644:	1891      	adds	r1, r2, r2
 8005646:	60b9      	str	r1, [r7, #8]
 8005648:	415b      	adcs	r3, r3
 800564a:	60fb      	str	r3, [r7, #12]
 800564c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005650:	4641      	mov	r1, r8
 8005652:	1851      	adds	r1, r2, r1
 8005654:	6039      	str	r1, [r7, #0]
 8005656:	4649      	mov	r1, r9
 8005658:	414b      	adcs	r3, r1
 800565a:	607b      	str	r3, [r7, #4]
 800565c:	f04f 0200 	mov.w	r2, #0
 8005660:	f04f 0300 	mov.w	r3, #0
 8005664:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005668:	4659      	mov	r1, fp
 800566a:	00cb      	lsls	r3, r1, #3
 800566c:	4651      	mov	r1, sl
 800566e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005672:	4651      	mov	r1, sl
 8005674:	00ca      	lsls	r2, r1, #3
 8005676:	4610      	mov	r0, r2
 8005678:	4619      	mov	r1, r3
 800567a:	4603      	mov	r3, r0
 800567c:	4642      	mov	r2, r8
 800567e:	189b      	adds	r3, r3, r2
 8005680:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005682:	464b      	mov	r3, r9
 8005684:	460a      	mov	r2, r1
 8005686:	eb42 0303 	adc.w	r3, r2, r3
 800568a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800568c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	663b      	str	r3, [r7, #96]	@ 0x60
 8005696:	667a      	str	r2, [r7, #100]	@ 0x64
 8005698:	f04f 0200 	mov.w	r2, #0
 800569c:	f04f 0300 	mov.w	r3, #0
 80056a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80056a4:	4649      	mov	r1, r9
 80056a6:	008b      	lsls	r3, r1, #2
 80056a8:	4641      	mov	r1, r8
 80056aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056ae:	4641      	mov	r1, r8
 80056b0:	008a      	lsls	r2, r1, #2
 80056b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80056b6:	f7fb fae7 	bl	8000c88 <__aeabi_uldivmod>
 80056ba:	4602      	mov	r2, r0
 80056bc:	460b      	mov	r3, r1
 80056be:	4b0d      	ldr	r3, [pc, #52]	@ (80056f4 <UART_SetConfig+0x4e4>)
 80056c0:	fba3 1302 	umull	r1, r3, r3, r2
 80056c4:	095b      	lsrs	r3, r3, #5
 80056c6:	2164      	movs	r1, #100	@ 0x64
 80056c8:	fb01 f303 	mul.w	r3, r1, r3
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	3332      	adds	r3, #50	@ 0x32
 80056d2:	4a08      	ldr	r2, [pc, #32]	@ (80056f4 <UART_SetConfig+0x4e4>)
 80056d4:	fba2 2303 	umull	r2, r3, r2, r3
 80056d8:	095b      	lsrs	r3, r3, #5
 80056da:	f003 020f 	and.w	r2, r3, #15
 80056de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4422      	add	r2, r4
 80056e6:	609a      	str	r2, [r3, #8]
}
 80056e8:	bf00      	nop
 80056ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80056ee:	46bd      	mov	sp, r7
 80056f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056f4:	51eb851f 	.word	0x51eb851f

080056f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f103 0208 	add.w	r2, r3, #8
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f04f 32ff 	mov.w	r2, #4294967295
 8005710:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f103 0208 	add.w	r2, r3, #8
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f103 0208 	add.w	r2, r3, #8
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005752:	b480      	push	{r7}
 8005754:	b085      	sub	sp, #20
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
 800575a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	689a      	ldr	r2, [r3, #8]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	683a      	ldr	r2, [r7, #0]
 8005776:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	1c5a      	adds	r2, r3, #1
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	601a      	str	r2, [r3, #0]
}
 800578e:	bf00      	nop
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr

0800579a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800579a:	b480      	push	{r7}
 800579c:	b085      	sub	sp, #20
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
 80057a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b0:	d103      	bne.n	80057ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	60fb      	str	r3, [r7, #12]
 80057b8:	e00c      	b.n	80057d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	3308      	adds	r3, #8
 80057be:	60fb      	str	r3, [r7, #12]
 80057c0:	e002      	b.n	80057c8 <vListInsert+0x2e>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	60fb      	str	r3, [r7, #12]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68ba      	ldr	r2, [r7, #8]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d2f6      	bcs.n	80057c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	683a      	ldr	r2, [r7, #0]
 80057ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	1c5a      	adds	r2, r3, #1
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	601a      	str	r2, [r3, #0]
}
 8005800:	bf00      	nop
 8005802:	3714      	adds	r7, #20
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	6892      	ldr	r2, [r2, #8]
 8005822:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	6852      	ldr	r2, [r2, #4]
 800582c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	429a      	cmp	r2, r3
 8005836:	d103      	bne.n	8005840 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689a      	ldr	r2, [r3, #8]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	1e5a      	subs	r2, r3, #1
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3714      	adds	r7, #20
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr

08005860 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d10b      	bne.n	800588c <xQueueGenericReset+0x2c>
	__asm volatile
 8005874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005878:	f383 8811 	msr	BASEPRI, r3
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f3bf 8f4f 	dsb	sy
 8005884:	60bb      	str	r3, [r7, #8]
}
 8005886:	bf00      	nop
 8005888:	bf00      	nop
 800588a:	e7fd      	b.n	8005888 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800588c:	f001 fe0c 	bl	80074a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005898:	68f9      	ldr	r1, [r7, #12]
 800589a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800589c:	fb01 f303 	mul.w	r3, r1, r3
 80058a0:	441a      	add	r2, r3
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058bc:	3b01      	subs	r3, #1
 80058be:	68f9      	ldr	r1, [r7, #12]
 80058c0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058c2:	fb01 f303 	mul.w	r3, r1, r3
 80058c6:	441a      	add	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	22ff      	movs	r2, #255	@ 0xff
 80058d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	22ff      	movs	r2, #255	@ 0xff
 80058d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d114      	bne.n	800590c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d01a      	beq.n	8005920 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	3310      	adds	r3, #16
 80058ee:	4618      	mov	r0, r3
 80058f0:	f000 ff98 	bl	8006824 <xTaskRemoveFromEventList>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d012      	beq.n	8005920 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80058fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005930 <xQueueGenericReset+0xd0>)
 80058fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	f3bf 8f4f 	dsb	sy
 8005906:	f3bf 8f6f 	isb	sy
 800590a:	e009      	b.n	8005920 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	3310      	adds	r3, #16
 8005910:	4618      	mov	r0, r3
 8005912:	f7ff fef1 	bl	80056f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	3324      	adds	r3, #36	@ 0x24
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff feec 	bl	80056f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005920:	f001 fdf4 	bl	800750c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005924:	2301      	movs	r3, #1
}
 8005926:	4618      	mov	r0, r3
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	e000ed04 	.word	0xe000ed04

08005934 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005934:	b580      	push	{r7, lr}
 8005936:	b08a      	sub	sp, #40	@ 0x28
 8005938:	af02      	add	r7, sp, #8
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	4613      	mov	r3, r2
 8005940:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10b      	bne.n	8005960 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800594c:	f383 8811 	msr	BASEPRI, r3
 8005950:	f3bf 8f6f 	isb	sy
 8005954:	f3bf 8f4f 	dsb	sy
 8005958:	613b      	str	r3, [r7, #16]
}
 800595a:	bf00      	nop
 800595c:	bf00      	nop
 800595e:	e7fd      	b.n	800595c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	fb02 f303 	mul.w	r3, r2, r3
 8005968:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	3348      	adds	r3, #72	@ 0x48
 800596e:	4618      	mov	r0, r3
 8005970:	f001 fe7a 	bl	8007668 <pvPortMalloc>
 8005974:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d011      	beq.n	80059a0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800597c:	69bb      	ldr	r3, [r7, #24]
 800597e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	3348      	adds	r3, #72	@ 0x48
 8005984:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	2200      	movs	r2, #0
 800598a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800598e:	79fa      	ldrb	r2, [r7, #7]
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	4613      	mov	r3, r2
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	68b9      	ldr	r1, [r7, #8]
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f000 f805 	bl	80059aa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80059a0:	69bb      	ldr	r3, [r7, #24]
	}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3720      	adds	r7, #32
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b084      	sub	sp, #16
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	60f8      	str	r0, [r7, #12]
 80059b2:	60b9      	str	r1, [r7, #8]
 80059b4:	607a      	str	r2, [r7, #4]
 80059b6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d103      	bne.n	80059c6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	69ba      	ldr	r2, [r7, #24]
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	e002      	b.n	80059cc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80059d8:	2101      	movs	r1, #1
 80059da:	69b8      	ldr	r0, [r7, #24]
 80059dc:	f7ff ff40 	bl	8005860 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80059e0:	bf00      	nop
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b08e      	sub	sp, #56	@ 0x38
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
 80059f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80059f6:	2300      	movs	r3, #0
 80059f8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80059fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10b      	bne.n	8005a1c <xQueueGenericSend+0x34>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005a16:	bf00      	nop
 8005a18:	bf00      	nop
 8005a1a:	e7fd      	b.n	8005a18 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d103      	bne.n	8005a2a <xQueueGenericSend+0x42>
 8005a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d101      	bne.n	8005a2e <xQueueGenericSend+0x46>
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e000      	b.n	8005a30 <xQueueGenericSend+0x48>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d10b      	bne.n	8005a4c <xQueueGenericSend+0x64>
	__asm volatile
 8005a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
 8005a44:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a46:	bf00      	nop
 8005a48:	bf00      	nop
 8005a4a:	e7fd      	b.n	8005a48 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d103      	bne.n	8005a5a <xQueueGenericSend+0x72>
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d101      	bne.n	8005a5e <xQueueGenericSend+0x76>
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e000      	b.n	8005a60 <xQueueGenericSend+0x78>
 8005a5e:	2300      	movs	r3, #0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10b      	bne.n	8005a7c <xQueueGenericSend+0x94>
	__asm volatile
 8005a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a68:	f383 8811 	msr	BASEPRI, r3
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f3bf 8f4f 	dsb	sy
 8005a74:	623b      	str	r3, [r7, #32]
}
 8005a76:	bf00      	nop
 8005a78:	bf00      	nop
 8005a7a:	e7fd      	b.n	8005a78 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a7c:	f001 f898 	bl	8006bb0 <xTaskGetSchedulerState>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d102      	bne.n	8005a8c <xQueueGenericSend+0xa4>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d101      	bne.n	8005a90 <xQueueGenericSend+0xa8>
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e000      	b.n	8005a92 <xQueueGenericSend+0xaa>
 8005a90:	2300      	movs	r3, #0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10b      	bne.n	8005aae <xQueueGenericSend+0xc6>
	__asm volatile
 8005a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a9a:	f383 8811 	msr	BASEPRI, r3
 8005a9e:	f3bf 8f6f 	isb	sy
 8005aa2:	f3bf 8f4f 	dsb	sy
 8005aa6:	61fb      	str	r3, [r7, #28]
}
 8005aa8:	bf00      	nop
 8005aaa:	bf00      	nop
 8005aac:	e7fd      	b.n	8005aaa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005aae:	f001 fcfb 	bl	80074a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d302      	bcc.n	8005ac4 <xQueueGenericSend+0xdc>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d129      	bne.n	8005b18 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ac4:	683a      	ldr	r2, [r7, #0]
 8005ac6:	68b9      	ldr	r1, [r7, #8]
 8005ac8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005aca:	f000 f9b7 	bl	8005e3c <prvCopyDataToQueue>
 8005ace:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d010      	beq.n	8005afa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ada:	3324      	adds	r3, #36	@ 0x24
 8005adc:	4618      	mov	r0, r3
 8005ade:	f000 fea1 	bl	8006824 <xTaskRemoveFromEventList>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d013      	beq.n	8005b10 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005ae8:	4b3f      	ldr	r3, [pc, #252]	@ (8005be8 <xQueueGenericSend+0x200>)
 8005aea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aee:	601a      	str	r2, [r3, #0]
 8005af0:	f3bf 8f4f 	dsb	sy
 8005af4:	f3bf 8f6f 	isb	sy
 8005af8:	e00a      	b.n	8005b10 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d007      	beq.n	8005b10 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005b00:	4b39      	ldr	r3, [pc, #228]	@ (8005be8 <xQueueGenericSend+0x200>)
 8005b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	f3bf 8f4f 	dsb	sy
 8005b0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005b10:	f001 fcfc 	bl	800750c <vPortExitCritical>
				return pdPASS;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e063      	b.n	8005be0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d103      	bne.n	8005b26 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b1e:	f001 fcf5 	bl	800750c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	e05c      	b.n	8005be0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d106      	bne.n	8005b3a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b2c:	f107 0314 	add.w	r3, r7, #20
 8005b30:	4618      	mov	r0, r3
 8005b32:	f000 fedb 	bl	80068ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b36:	2301      	movs	r3, #1
 8005b38:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b3a:	f001 fce7 	bl	800750c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b3e:	f000 fc81 	bl	8006444 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b42:	f001 fcb1 	bl	80074a8 <vPortEnterCritical>
 8005b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b4c:	b25b      	sxtb	r3, r3
 8005b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b52:	d103      	bne.n	8005b5c <xQueueGenericSend+0x174>
 8005b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b62:	b25b      	sxtb	r3, r3
 8005b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b68:	d103      	bne.n	8005b72 <xQueueGenericSend+0x18a>
 8005b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b72:	f001 fccb 	bl	800750c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b76:	1d3a      	adds	r2, r7, #4
 8005b78:	f107 0314 	add.w	r3, r7, #20
 8005b7c:	4611      	mov	r1, r2
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f000 feca 	bl	8006918 <xTaskCheckForTimeOut>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d124      	bne.n	8005bd4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005b8a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b8c:	f000 fa28 	bl	8005fe0 <prvIsQueueFull>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d018      	beq.n	8005bc8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b98:	3310      	adds	r3, #16
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f000 fe1a 	bl	80067d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005ba4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ba6:	f000 f9b3 	bl	8005f10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005baa:	f000 fc59 	bl	8006460 <xTaskResumeAll>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f47f af7c 	bne.w	8005aae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8005be8 <xQueueGenericSend+0x200>)
 8005bb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bbc:	601a      	str	r2, [r3, #0]
 8005bbe:	f3bf 8f4f 	dsb	sy
 8005bc2:	f3bf 8f6f 	isb	sy
 8005bc6:	e772      	b.n	8005aae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005bc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bca:	f000 f9a1 	bl	8005f10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005bce:	f000 fc47 	bl	8006460 <xTaskResumeAll>
 8005bd2:	e76c      	b.n	8005aae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005bd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bd6:	f000 f99b 	bl	8005f10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005bda:	f000 fc41 	bl	8006460 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005bde:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3738      	adds	r7, #56	@ 0x38
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	e000ed04 	.word	0xe000ed04

08005bec <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b08e      	sub	sp, #56	@ 0x38
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d10b      	bne.n	8005c20 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0c:	f383 8811 	msr	BASEPRI, r3
 8005c10:	f3bf 8f6f 	isb	sy
 8005c14:	f3bf 8f4f 	dsb	sy
 8005c18:	623b      	str	r3, [r7, #32]
}
 8005c1a:	bf00      	nop
 8005c1c:	bf00      	nop
 8005c1e:	e7fd      	b.n	8005c1c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00b      	beq.n	8005c40 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	61fb      	str	r3, [r7, #28]
}
 8005c3a:	bf00      	nop
 8005c3c:	bf00      	nop
 8005c3e:	e7fd      	b.n	8005c3c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c40:	f000 ffb6 	bl	8006bb0 <xTaskGetSchedulerState>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d102      	bne.n	8005c50 <xQueueSemaphoreTake+0x64>
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d101      	bne.n	8005c54 <xQueueSemaphoreTake+0x68>
 8005c50:	2301      	movs	r3, #1
 8005c52:	e000      	b.n	8005c56 <xQueueSemaphoreTake+0x6a>
 8005c54:	2300      	movs	r3, #0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10b      	bne.n	8005c72 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c5e:	f383 8811 	msr	BASEPRI, r3
 8005c62:	f3bf 8f6f 	isb	sy
 8005c66:	f3bf 8f4f 	dsb	sy
 8005c6a:	61bb      	str	r3, [r7, #24]
}
 8005c6c:	bf00      	nop
 8005c6e:	bf00      	nop
 8005c70:	e7fd      	b.n	8005c6e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c72:	f001 fc19 	bl	80074a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c7a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d024      	beq.n	8005ccc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c84:	1e5a      	subs	r2, r3, #1
 8005c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c88:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d104      	bne.n	8005c9c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005c92:	f001 f939 	bl	8006f08 <pvTaskIncrementMutexHeldCount>
 8005c96:	4602      	mov	r2, r0
 8005c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c9a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c9e:	691b      	ldr	r3, [r3, #16]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00f      	beq.n	8005cc4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca6:	3310      	adds	r3, #16
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 fdbb 	bl	8006824 <xTaskRemoveFromEventList>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d007      	beq.n	8005cc4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005cb4:	4b54      	ldr	r3, [pc, #336]	@ (8005e08 <xQueueSemaphoreTake+0x21c>)
 8005cb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cba:	601a      	str	r2, [r3, #0]
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005cc4:	f001 fc22 	bl	800750c <vPortExitCritical>
				return pdPASS;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e098      	b.n	8005dfe <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d112      	bne.n	8005cf8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00b      	beq.n	8005cf0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cdc:	f383 8811 	msr	BASEPRI, r3
 8005ce0:	f3bf 8f6f 	isb	sy
 8005ce4:	f3bf 8f4f 	dsb	sy
 8005ce8:	617b      	str	r3, [r7, #20]
}
 8005cea:	bf00      	nop
 8005cec:	bf00      	nop
 8005cee:	e7fd      	b.n	8005cec <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005cf0:	f001 fc0c 	bl	800750c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	e082      	b.n	8005dfe <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d106      	bne.n	8005d0c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cfe:	f107 030c 	add.w	r3, r7, #12
 8005d02:	4618      	mov	r0, r3
 8005d04:	f000 fdf2 	bl	80068ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d0c:	f001 fbfe 	bl	800750c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d10:	f000 fb98 	bl	8006444 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d14:	f001 fbc8 	bl	80074a8 <vPortEnterCritical>
 8005d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d1e:	b25b      	sxtb	r3, r3
 8005d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d24:	d103      	bne.n	8005d2e <xQueueSemaphoreTake+0x142>
 8005d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d34:	b25b      	sxtb	r3, r3
 8005d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3a:	d103      	bne.n	8005d44 <xQueueSemaphoreTake+0x158>
 8005d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d44:	f001 fbe2 	bl	800750c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d48:	463a      	mov	r2, r7
 8005d4a:	f107 030c 	add.w	r3, r7, #12
 8005d4e:	4611      	mov	r1, r2
 8005d50:	4618      	mov	r0, r3
 8005d52:	f000 fde1 	bl	8006918 <xTaskCheckForTimeOut>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d132      	bne.n	8005dc2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d5e:	f000 f929 	bl	8005fb4 <prvIsQueueEmpty>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d026      	beq.n	8005db6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d109      	bne.n	8005d84 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005d70:	f001 fb9a 	bl	80074a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 ff37 	bl	8006bec <xTaskPriorityInherit>
 8005d7e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005d80:	f001 fbc4 	bl	800750c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d86:	3324      	adds	r3, #36	@ 0x24
 8005d88:	683a      	ldr	r2, [r7, #0]
 8005d8a:	4611      	mov	r1, r2
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f000 fd23 	bl	80067d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005d92:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d94:	f000 f8bc 	bl	8005f10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005d98:	f000 fb62 	bl	8006460 <xTaskResumeAll>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f47f af67 	bne.w	8005c72 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005da4:	4b18      	ldr	r3, [pc, #96]	@ (8005e08 <xQueueSemaphoreTake+0x21c>)
 8005da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	f3bf 8f6f 	isb	sy
 8005db4:	e75d      	b.n	8005c72 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005db6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005db8:	f000 f8aa 	bl	8005f10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005dbc:	f000 fb50 	bl	8006460 <xTaskResumeAll>
 8005dc0:	e757      	b.n	8005c72 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005dc2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005dc4:	f000 f8a4 	bl	8005f10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005dc8:	f000 fb4a 	bl	8006460 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005dcc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005dce:	f000 f8f1 	bl	8005fb4 <prvIsQueueEmpty>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f43f af4c 	beq.w	8005c72 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d00d      	beq.n	8005dfc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005de0:	f001 fb62 	bl	80074a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005de4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005de6:	f000 f811 	bl	8005e0c <prvGetDisinheritPriorityAfterTimeout>
 8005dea:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 fff8 	bl	8006de8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005df8:	f001 fb88 	bl	800750c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005dfc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3738      	adds	r7, #56	@ 0x38
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	e000ed04 	.word	0xe000ed04

08005e0c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d006      	beq.n	8005e2a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f1c3 0307 	rsb	r3, r3, #7
 8005e26:	60fb      	str	r3, [r7, #12]
 8005e28:	e001      	b.n	8005e2e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
	}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b086      	sub	sp, #24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e50:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10d      	bne.n	8005e76 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d14d      	bne.n	8005efe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	4618      	mov	r0, r3
 8005e68:	f000 ff36 	bl	8006cd8 <xTaskPriorityDisinherit>
 8005e6c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2200      	movs	r2, #0
 8005e72:	609a      	str	r2, [r3, #8]
 8005e74:	e043      	b.n	8005efe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d119      	bne.n	8005eb0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6858      	ldr	r0, [r3, #4]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e84:	461a      	mov	r2, r3
 8005e86:	68b9      	ldr	r1, [r7, #8]
 8005e88:	f002 fe45 	bl	8008b16 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	685a      	ldr	r2, [r3, #4]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e94:	441a      	add	r2, r3
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d32b      	bcc.n	8005efe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	605a      	str	r2, [r3, #4]
 8005eae:	e026      	b.n	8005efe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	68d8      	ldr	r0, [r3, #12]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb8:	461a      	mov	r2, r3
 8005eba:	68b9      	ldr	r1, [r7, #8]
 8005ebc:	f002 fe2b 	bl	8008b16 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	68da      	ldr	r2, [r3, #12]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ec8:	425b      	negs	r3, r3
 8005eca:	441a      	add	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	68da      	ldr	r2, [r3, #12]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d207      	bcs.n	8005eec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	689a      	ldr	r2, [r3, #8]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee4:	425b      	negs	r3, r3
 8005ee6:	441a      	add	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d105      	bne.n	8005efe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d002      	beq.n	8005efe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	3b01      	subs	r3, #1
 8005efc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	1c5a      	adds	r2, r3, #1
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005f06:	697b      	ldr	r3, [r7, #20]
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3718      	adds	r7, #24
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005f18:	f001 fac6 	bl	80074a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f24:	e011      	b.n	8005f4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d012      	beq.n	8005f54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	3324      	adds	r3, #36	@ 0x24
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 fc76 	bl	8006824 <xTaskRemoveFromEventList>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d001      	beq.n	8005f42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005f3e:	f000 fd4f 	bl	80069e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005f42:	7bfb      	ldrb	r3, [r7, #15]
 8005f44:	3b01      	subs	r3, #1
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	dce9      	bgt.n	8005f26 <prvUnlockQueue+0x16>
 8005f52:	e000      	b.n	8005f56 <prvUnlockQueue+0x46>
					break;
 8005f54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	22ff      	movs	r2, #255	@ 0xff
 8005f5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005f5e:	f001 fad5 	bl	800750c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005f62:	f001 faa1 	bl	80074a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f6e:	e011      	b.n	8005f94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d012      	beq.n	8005f9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	3310      	adds	r3, #16
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f000 fc51 	bl	8006824 <xTaskRemoveFromEventList>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d001      	beq.n	8005f8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005f88:	f000 fd2a 	bl	80069e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005f8c:	7bbb      	ldrb	r3, [r7, #14]
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	dce9      	bgt.n	8005f70 <prvUnlockQueue+0x60>
 8005f9c:	e000      	b.n	8005fa0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005f9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	22ff      	movs	r2, #255	@ 0xff
 8005fa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005fa8:	f001 fab0 	bl	800750c <vPortExitCritical>
}
 8005fac:	bf00      	nop
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005fbc:	f001 fa74 	bl	80074a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d102      	bne.n	8005fce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	e001      	b.n	8005fd2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005fd2:	f001 fa9b 	bl	800750c <vPortExitCritical>

	return xReturn;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3710      	adds	r7, #16
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005fe8:	f001 fa5e 	bl	80074a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d102      	bne.n	8005ffe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	60fb      	str	r3, [r7, #12]
 8005ffc:	e001      	b.n	8006002 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005ffe:	2300      	movs	r3, #0
 8006000:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006002:	f001 fa83 	bl	800750c <vPortExitCritical>

	return xReturn;
 8006006:	68fb      	ldr	r3, [r7, #12]
}
 8006008:	4618      	mov	r0, r3
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006010:	b580      	push	{r7, lr}
 8006012:	b08e      	sub	sp, #56	@ 0x38
 8006014:	af04      	add	r7, sp, #16
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
 800601c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800601e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006020:	2b00      	cmp	r3, #0
 8006022:	d10b      	bne.n	800603c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006028:	f383 8811 	msr	BASEPRI, r3
 800602c:	f3bf 8f6f 	isb	sy
 8006030:	f3bf 8f4f 	dsb	sy
 8006034:	623b      	str	r3, [r7, #32]
}
 8006036:	bf00      	nop
 8006038:	bf00      	nop
 800603a:	e7fd      	b.n	8006038 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800603c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10b      	bne.n	800605a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006046:	f383 8811 	msr	BASEPRI, r3
 800604a:	f3bf 8f6f 	isb	sy
 800604e:	f3bf 8f4f 	dsb	sy
 8006052:	61fb      	str	r3, [r7, #28]
}
 8006054:	bf00      	nop
 8006056:	bf00      	nop
 8006058:	e7fd      	b.n	8006056 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800605a:	23a0      	movs	r3, #160	@ 0xa0
 800605c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	2ba0      	cmp	r3, #160	@ 0xa0
 8006062:	d00b      	beq.n	800607c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006068:	f383 8811 	msr	BASEPRI, r3
 800606c:	f3bf 8f6f 	isb	sy
 8006070:	f3bf 8f4f 	dsb	sy
 8006074:	61bb      	str	r3, [r7, #24]
}
 8006076:	bf00      	nop
 8006078:	bf00      	nop
 800607a:	e7fd      	b.n	8006078 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800607c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800607e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006080:	2b00      	cmp	r3, #0
 8006082:	d01e      	beq.n	80060c2 <xTaskCreateStatic+0xb2>
 8006084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006086:	2b00      	cmp	r3, #0
 8006088:	d01b      	beq.n	80060c2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800608a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800608c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800608e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006090:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006092:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006096:	2202      	movs	r2, #2
 8006098:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800609c:	2300      	movs	r3, #0
 800609e:	9303      	str	r3, [sp, #12]
 80060a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a2:	9302      	str	r3, [sp, #8]
 80060a4:	f107 0314 	add.w	r3, r7, #20
 80060a8:	9301      	str	r3, [sp, #4]
 80060aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ac:	9300      	str	r3, [sp, #0]
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	68b9      	ldr	r1, [r7, #8]
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f000 f851 	bl	800615c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80060ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80060bc:	f000 f8ee 	bl	800629c <prvAddNewTaskToReadyList>
 80060c0:	e001      	b.n	80060c6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80060c2:	2300      	movs	r3, #0
 80060c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80060c6:	697b      	ldr	r3, [r7, #20]
	}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3728      	adds	r7, #40	@ 0x28
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08c      	sub	sp, #48	@ 0x30
 80060d4:	af04      	add	r7, sp, #16
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	603b      	str	r3, [r7, #0]
 80060dc:	4613      	mov	r3, r2
 80060de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80060e0:	88fb      	ldrh	r3, [r7, #6]
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4618      	mov	r0, r3
 80060e6:	f001 fabf 	bl	8007668 <pvPortMalloc>
 80060ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00e      	beq.n	8006110 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80060f2:	20a0      	movs	r0, #160	@ 0xa0
 80060f4:	f001 fab8 	bl	8007668 <pvPortMalloc>
 80060f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d003      	beq.n	8006108 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	631a      	str	r2, [r3, #48]	@ 0x30
 8006106:	e005      	b.n	8006114 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006108:	6978      	ldr	r0, [r7, #20]
 800610a:	f001 fb7b 	bl	8007804 <vPortFree>
 800610e:	e001      	b.n	8006114 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006110:	2300      	movs	r3, #0
 8006112:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d017      	beq.n	800614a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006122:	88fa      	ldrh	r2, [r7, #6]
 8006124:	2300      	movs	r3, #0
 8006126:	9303      	str	r3, [sp, #12]
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	9302      	str	r3, [sp, #8]
 800612c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612e:	9301      	str	r3, [sp, #4]
 8006130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	68b9      	ldr	r1, [r7, #8]
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f000 f80f 	bl	800615c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800613e:	69f8      	ldr	r0, [r7, #28]
 8006140:	f000 f8ac 	bl	800629c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006144:	2301      	movs	r3, #1
 8006146:	61bb      	str	r3, [r7, #24]
 8006148:	e002      	b.n	8006150 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800614a:	f04f 33ff 	mov.w	r3, #4294967295
 800614e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006150:	69bb      	ldr	r3, [r7, #24]
	}
 8006152:	4618      	mov	r0, r3
 8006154:	3720      	adds	r7, #32
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
	...

0800615c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b088      	sub	sp, #32
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	607a      	str	r2, [r7, #4]
 8006168:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800616a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006174:	3b01      	subs	r3, #1
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	4413      	add	r3, r2
 800617a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	f023 0307 	bic.w	r3, r3, #7
 8006182:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	f003 0307 	and.w	r3, r3, #7
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00b      	beq.n	80061a6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800618e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006192:	f383 8811 	msr	BASEPRI, r3
 8006196:	f3bf 8f6f 	isb	sy
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	617b      	str	r3, [r7, #20]
}
 80061a0:	bf00      	nop
 80061a2:	bf00      	nop
 80061a4:	e7fd      	b.n	80061a2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d01f      	beq.n	80061ec <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061ac:	2300      	movs	r3, #0
 80061ae:	61fb      	str	r3, [r7, #28]
 80061b0:	e012      	b.n	80061d8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80061b2:	68ba      	ldr	r2, [r7, #8]
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	4413      	add	r3, r2
 80061b8:	7819      	ldrb	r1, [r3, #0]
 80061ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	4413      	add	r3, r2
 80061c0:	3334      	adds	r3, #52	@ 0x34
 80061c2:	460a      	mov	r2, r1
 80061c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	4413      	add	r3, r2
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d006      	beq.n	80061e0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	3301      	adds	r3, #1
 80061d6:	61fb      	str	r3, [r7, #28]
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	2b0f      	cmp	r3, #15
 80061dc:	d9e9      	bls.n	80061b2 <prvInitialiseNewTask+0x56>
 80061de:	e000      	b.n	80061e2 <prvInitialiseNewTask+0x86>
			{
				break;
 80061e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80061e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061ea:	e003      	b.n	80061f4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80061ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80061f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f6:	2b06      	cmp	r3, #6
 80061f8:	d901      	bls.n	80061fe <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80061fa:	2306      	movs	r3, #6
 80061fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80061fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006200:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006202:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006206:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006208:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800620a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620c:	2200      	movs	r2, #0
 800620e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006212:	3304      	adds	r3, #4
 8006214:	4618      	mov	r0, r3
 8006216:	f7ff fa8f 	bl	8005738 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800621a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621c:	3318      	adds	r3, #24
 800621e:	4618      	mov	r0, r3
 8006220:	f7ff fa8a 	bl	8005738 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006226:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006228:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800622a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622c:	f1c3 0207 	rsb	r2, r3, #7
 8006230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006232:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006238:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800623a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623c:	2200      	movs	r2, #0
 800623e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006244:	2200      	movs	r2, #0
 8006246:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800624a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624c:	334c      	adds	r3, #76	@ 0x4c
 800624e:	224c      	movs	r2, #76	@ 0x4c
 8006250:	2100      	movs	r1, #0
 8006252:	4618      	mov	r0, r3
 8006254:	f002 fb81 	bl	800895a <memset>
 8006258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625a:	4a0d      	ldr	r2, [pc, #52]	@ (8006290 <prvInitialiseNewTask+0x134>)
 800625c:	651a      	str	r2, [r3, #80]	@ 0x50
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	4a0c      	ldr	r2, [pc, #48]	@ (8006294 <prvInitialiseNewTask+0x138>)
 8006262:	655a      	str	r2, [r3, #84]	@ 0x54
 8006264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006266:	4a0c      	ldr	r2, [pc, #48]	@ (8006298 <prvInitialiseNewTask+0x13c>)
 8006268:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800626a:	683a      	ldr	r2, [r7, #0]
 800626c:	68f9      	ldr	r1, [r7, #12]
 800626e:	69b8      	ldr	r0, [r7, #24]
 8006270:	f000 ffe6 	bl	8007240 <pxPortInitialiseStack>
 8006274:	4602      	mov	r2, r0
 8006276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006278:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800627a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800627c:	2b00      	cmp	r3, #0
 800627e:	d002      	beq.n	8006286 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006284:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006286:	bf00      	nop
 8006288:	3720      	adds	r7, #32
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	200046b4 	.word	0x200046b4
 8006294:	2000471c 	.word	0x2000471c
 8006298:	20004784 	.word	0x20004784

0800629c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80062a4:	f001 f900 	bl	80074a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80062a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006354 <prvAddNewTaskToReadyList+0xb8>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3301      	adds	r3, #1
 80062ae:	4a29      	ldr	r2, [pc, #164]	@ (8006354 <prvAddNewTaskToReadyList+0xb8>)
 80062b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80062b2:	4b29      	ldr	r3, [pc, #164]	@ (8006358 <prvAddNewTaskToReadyList+0xbc>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80062ba:	4a27      	ldr	r2, [pc, #156]	@ (8006358 <prvAddNewTaskToReadyList+0xbc>)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80062c0:	4b24      	ldr	r3, [pc, #144]	@ (8006354 <prvAddNewTaskToReadyList+0xb8>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d110      	bne.n	80062ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80062c8:	f000 fbae 	bl	8006a28 <prvInitialiseTaskLists>
 80062cc:	e00d      	b.n	80062ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80062ce:	4b23      	ldr	r3, [pc, #140]	@ (800635c <prvAddNewTaskToReadyList+0xc0>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d109      	bne.n	80062ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80062d6:	4b20      	ldr	r3, [pc, #128]	@ (8006358 <prvAddNewTaskToReadyList+0xbc>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d802      	bhi.n	80062ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80062e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006358 <prvAddNewTaskToReadyList+0xbc>)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80062ea:	4b1d      	ldr	r3, [pc, #116]	@ (8006360 <prvAddNewTaskToReadyList+0xc4>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	3301      	adds	r3, #1
 80062f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006360 <prvAddNewTaskToReadyList+0xc4>)
 80062f2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f8:	2201      	movs	r2, #1
 80062fa:	409a      	lsls	r2, r3
 80062fc:	4b19      	ldr	r3, [pc, #100]	@ (8006364 <prvAddNewTaskToReadyList+0xc8>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4313      	orrs	r3, r2
 8006302:	4a18      	ldr	r2, [pc, #96]	@ (8006364 <prvAddNewTaskToReadyList+0xc8>)
 8006304:	6013      	str	r3, [r2, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800630a:	4613      	mov	r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4413      	add	r3, r2
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	4a15      	ldr	r2, [pc, #84]	@ (8006368 <prvAddNewTaskToReadyList+0xcc>)
 8006314:	441a      	add	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	3304      	adds	r3, #4
 800631a:	4619      	mov	r1, r3
 800631c:	4610      	mov	r0, r2
 800631e:	f7ff fa18 	bl	8005752 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006322:	f001 f8f3 	bl	800750c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006326:	4b0d      	ldr	r3, [pc, #52]	@ (800635c <prvAddNewTaskToReadyList+0xc0>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00e      	beq.n	800634c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800632e:	4b0a      	ldr	r3, [pc, #40]	@ (8006358 <prvAddNewTaskToReadyList+0xbc>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006338:	429a      	cmp	r2, r3
 800633a:	d207      	bcs.n	800634c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800633c:	4b0b      	ldr	r3, [pc, #44]	@ (800636c <prvAddNewTaskToReadyList+0xd0>)
 800633e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006342:	601a      	str	r2, [r3, #0]
 8006344:	f3bf 8f4f 	dsb	sy
 8006348:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800634c:	bf00      	nop
 800634e:	3708      	adds	r7, #8
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}
 8006354:	20000a60 	.word	0x20000a60
 8006358:	20000960 	.word	0x20000960
 800635c:	20000a6c 	.word	0x20000a6c
 8006360:	20000a7c 	.word	0x20000a7c
 8006364:	20000a68 	.word	0x20000a68
 8006368:	20000964 	.word	0x20000964
 800636c:	e000ed04 	.word	0xe000ed04

08006370 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b08a      	sub	sp, #40	@ 0x28
 8006374:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006376:	2300      	movs	r3, #0
 8006378:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800637a:	2300      	movs	r3, #0
 800637c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800637e:	463a      	mov	r2, r7
 8006380:	1d39      	adds	r1, r7, #4
 8006382:	f107 0308 	add.w	r3, r7, #8
 8006386:	4618      	mov	r0, r3
 8006388:	f7fa fe4a 	bl	8001020 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800638c:	6839      	ldr	r1, [r7, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	9202      	str	r2, [sp, #8]
 8006394:	9301      	str	r3, [sp, #4]
 8006396:	2300      	movs	r3, #0
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	2300      	movs	r3, #0
 800639c:	460a      	mov	r2, r1
 800639e:	4921      	ldr	r1, [pc, #132]	@ (8006424 <vTaskStartScheduler+0xb4>)
 80063a0:	4821      	ldr	r0, [pc, #132]	@ (8006428 <vTaskStartScheduler+0xb8>)
 80063a2:	f7ff fe35 	bl	8006010 <xTaskCreateStatic>
 80063a6:	4603      	mov	r3, r0
 80063a8:	4a20      	ldr	r2, [pc, #128]	@ (800642c <vTaskStartScheduler+0xbc>)
 80063aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80063ac:	4b1f      	ldr	r3, [pc, #124]	@ (800642c <vTaskStartScheduler+0xbc>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d002      	beq.n	80063ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80063b4:	2301      	movs	r3, #1
 80063b6:	617b      	str	r3, [r7, #20]
 80063b8:	e001      	b.n	80063be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80063ba:	2300      	movs	r3, #0
 80063bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d11b      	bne.n	80063fc <vTaskStartScheduler+0x8c>
	__asm volatile
 80063c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c8:	f383 8811 	msr	BASEPRI, r3
 80063cc:	f3bf 8f6f 	isb	sy
 80063d0:	f3bf 8f4f 	dsb	sy
 80063d4:	613b      	str	r3, [r7, #16]
}
 80063d6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80063d8:	4b15      	ldr	r3, [pc, #84]	@ (8006430 <vTaskStartScheduler+0xc0>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	334c      	adds	r3, #76	@ 0x4c
 80063de:	4a15      	ldr	r2, [pc, #84]	@ (8006434 <vTaskStartScheduler+0xc4>)
 80063e0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80063e2:	4b15      	ldr	r3, [pc, #84]	@ (8006438 <vTaskStartScheduler+0xc8>)
 80063e4:	f04f 32ff 	mov.w	r2, #4294967295
 80063e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80063ea:	4b14      	ldr	r3, [pc, #80]	@ (800643c <vTaskStartScheduler+0xcc>)
 80063ec:	2201      	movs	r2, #1
 80063ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80063f0:	4b13      	ldr	r3, [pc, #76]	@ (8006440 <vTaskStartScheduler+0xd0>)
 80063f2:	2200      	movs	r2, #0
 80063f4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80063f6:	f000 ffb3 	bl	8007360 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80063fa:	e00f      	b.n	800641c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006402:	d10b      	bne.n	800641c <vTaskStartScheduler+0xac>
	__asm volatile
 8006404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006408:	f383 8811 	msr	BASEPRI, r3
 800640c:	f3bf 8f6f 	isb	sy
 8006410:	f3bf 8f4f 	dsb	sy
 8006414:	60fb      	str	r3, [r7, #12]
}
 8006416:	bf00      	nop
 8006418:	bf00      	nop
 800641a:	e7fd      	b.n	8006418 <vTaskStartScheduler+0xa8>
}
 800641c:	bf00      	nop
 800641e:	3718      	adds	r7, #24
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}
 8006424:	0800c2d4 	.word	0x0800c2d4
 8006428:	080069f9 	.word	0x080069f9
 800642c:	20000a84 	.word	0x20000a84
 8006430:	20000960 	.word	0x20000960
 8006434:	20000020 	.word	0x20000020
 8006438:	20000a80 	.word	0x20000a80
 800643c:	20000a6c 	.word	0x20000a6c
 8006440:	20000a64 	.word	0x20000a64

08006444 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006444:	b480      	push	{r7}
 8006446:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006448:	4b04      	ldr	r3, [pc, #16]	@ (800645c <vTaskSuspendAll+0x18>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3301      	adds	r3, #1
 800644e:	4a03      	ldr	r2, [pc, #12]	@ (800645c <vTaskSuspendAll+0x18>)
 8006450:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006452:	bf00      	nop
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr
 800645c:	20000a88 	.word	0x20000a88

08006460 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006466:	2300      	movs	r3, #0
 8006468:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800646a:	2300      	movs	r3, #0
 800646c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800646e:	4b42      	ldr	r3, [pc, #264]	@ (8006578 <xTaskResumeAll+0x118>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10b      	bne.n	800648e <xTaskResumeAll+0x2e>
	__asm volatile
 8006476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647a:	f383 8811 	msr	BASEPRI, r3
 800647e:	f3bf 8f6f 	isb	sy
 8006482:	f3bf 8f4f 	dsb	sy
 8006486:	603b      	str	r3, [r7, #0]
}
 8006488:	bf00      	nop
 800648a:	bf00      	nop
 800648c:	e7fd      	b.n	800648a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800648e:	f001 f80b 	bl	80074a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006492:	4b39      	ldr	r3, [pc, #228]	@ (8006578 <xTaskResumeAll+0x118>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3b01      	subs	r3, #1
 8006498:	4a37      	ldr	r2, [pc, #220]	@ (8006578 <xTaskResumeAll+0x118>)
 800649a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800649c:	4b36      	ldr	r3, [pc, #216]	@ (8006578 <xTaskResumeAll+0x118>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d161      	bne.n	8006568 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80064a4:	4b35      	ldr	r3, [pc, #212]	@ (800657c <xTaskResumeAll+0x11c>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d05d      	beq.n	8006568 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80064ac:	e02e      	b.n	800650c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064ae:	4b34      	ldr	r3, [pc, #208]	@ (8006580 <xTaskResumeAll+0x120>)
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	3318      	adds	r3, #24
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7ff f9a6 	bl	800580c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	3304      	adds	r3, #4
 80064c4:	4618      	mov	r0, r3
 80064c6:	f7ff f9a1 	bl	800580c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ce:	2201      	movs	r2, #1
 80064d0:	409a      	lsls	r2, r3
 80064d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006584 <xTaskResumeAll+0x124>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006584 <xTaskResumeAll+0x124>)
 80064da:	6013      	str	r3, [r2, #0]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064e0:	4613      	mov	r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	4413      	add	r3, r2
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	4a27      	ldr	r2, [pc, #156]	@ (8006588 <xTaskResumeAll+0x128>)
 80064ea:	441a      	add	r2, r3
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	3304      	adds	r3, #4
 80064f0:	4619      	mov	r1, r3
 80064f2:	4610      	mov	r0, r2
 80064f4:	f7ff f92d 	bl	8005752 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064fc:	4b23      	ldr	r3, [pc, #140]	@ (800658c <xTaskResumeAll+0x12c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006502:	429a      	cmp	r2, r3
 8006504:	d302      	bcc.n	800650c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006506:	4b22      	ldr	r3, [pc, #136]	@ (8006590 <xTaskResumeAll+0x130>)
 8006508:	2201      	movs	r2, #1
 800650a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800650c:	4b1c      	ldr	r3, [pc, #112]	@ (8006580 <xTaskResumeAll+0x120>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1cc      	bne.n	80064ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d001      	beq.n	800651e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800651a:	f000 fb29 	bl	8006b70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800651e:	4b1d      	ldr	r3, [pc, #116]	@ (8006594 <xTaskResumeAll+0x134>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d010      	beq.n	800654c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800652a:	f000 f837 	bl	800659c <xTaskIncrementTick>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d002      	beq.n	800653a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006534:	4b16      	ldr	r3, [pc, #88]	@ (8006590 <xTaskResumeAll+0x130>)
 8006536:	2201      	movs	r2, #1
 8006538:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	3b01      	subs	r3, #1
 800653e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1f1      	bne.n	800652a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006546:	4b13      	ldr	r3, [pc, #76]	@ (8006594 <xTaskResumeAll+0x134>)
 8006548:	2200      	movs	r2, #0
 800654a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800654c:	4b10      	ldr	r3, [pc, #64]	@ (8006590 <xTaskResumeAll+0x130>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d009      	beq.n	8006568 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006554:	2301      	movs	r3, #1
 8006556:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006558:	4b0f      	ldr	r3, [pc, #60]	@ (8006598 <xTaskResumeAll+0x138>)
 800655a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800655e:	601a      	str	r2, [r3, #0]
 8006560:	f3bf 8f4f 	dsb	sy
 8006564:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006568:	f000 ffd0 	bl	800750c <vPortExitCritical>

	return xAlreadyYielded;
 800656c:	68bb      	ldr	r3, [r7, #8]
}
 800656e:	4618      	mov	r0, r3
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	20000a88 	.word	0x20000a88
 800657c:	20000a60 	.word	0x20000a60
 8006580:	20000a20 	.word	0x20000a20
 8006584:	20000a68 	.word	0x20000a68
 8006588:	20000964 	.word	0x20000964
 800658c:	20000960 	.word	0x20000960
 8006590:	20000a74 	.word	0x20000a74
 8006594:	20000a70 	.word	0x20000a70
 8006598:	e000ed04 	.word	0xe000ed04

0800659c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80065a2:	2300      	movs	r3, #0
 80065a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065a6:	4b4f      	ldr	r3, [pc, #316]	@ (80066e4 <xTaskIncrementTick+0x148>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f040 808f 	bne.w	80066ce <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80065b0:	4b4d      	ldr	r3, [pc, #308]	@ (80066e8 <xTaskIncrementTick+0x14c>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	3301      	adds	r3, #1
 80065b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80065b8:	4a4b      	ldr	r2, [pc, #300]	@ (80066e8 <xTaskIncrementTick+0x14c>)
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d121      	bne.n	8006608 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80065c4:	4b49      	ldr	r3, [pc, #292]	@ (80066ec <xTaskIncrementTick+0x150>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00b      	beq.n	80065e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80065ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	603b      	str	r3, [r7, #0]
}
 80065e0:	bf00      	nop
 80065e2:	bf00      	nop
 80065e4:	e7fd      	b.n	80065e2 <xTaskIncrementTick+0x46>
 80065e6:	4b41      	ldr	r3, [pc, #260]	@ (80066ec <xTaskIncrementTick+0x150>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	60fb      	str	r3, [r7, #12]
 80065ec:	4b40      	ldr	r3, [pc, #256]	@ (80066f0 <xTaskIncrementTick+0x154>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a3e      	ldr	r2, [pc, #248]	@ (80066ec <xTaskIncrementTick+0x150>)
 80065f2:	6013      	str	r3, [r2, #0]
 80065f4:	4a3e      	ldr	r2, [pc, #248]	@ (80066f0 <xTaskIncrementTick+0x154>)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6013      	str	r3, [r2, #0]
 80065fa:	4b3e      	ldr	r3, [pc, #248]	@ (80066f4 <xTaskIncrementTick+0x158>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	3301      	adds	r3, #1
 8006600:	4a3c      	ldr	r2, [pc, #240]	@ (80066f4 <xTaskIncrementTick+0x158>)
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	f000 fab4 	bl	8006b70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006608:	4b3b      	ldr	r3, [pc, #236]	@ (80066f8 <xTaskIncrementTick+0x15c>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	429a      	cmp	r2, r3
 8006610:	d348      	bcc.n	80066a4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006612:	4b36      	ldr	r3, [pc, #216]	@ (80066ec <xTaskIncrementTick+0x150>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d104      	bne.n	8006626 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800661c:	4b36      	ldr	r3, [pc, #216]	@ (80066f8 <xTaskIncrementTick+0x15c>)
 800661e:	f04f 32ff 	mov.w	r2, #4294967295
 8006622:	601a      	str	r2, [r3, #0]
					break;
 8006624:	e03e      	b.n	80066a4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006626:	4b31      	ldr	r3, [pc, #196]	@ (80066ec <xTaskIncrementTick+0x150>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	429a      	cmp	r2, r3
 800663c:	d203      	bcs.n	8006646 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800663e:	4a2e      	ldr	r2, [pc, #184]	@ (80066f8 <xTaskIncrementTick+0x15c>)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006644:	e02e      	b.n	80066a4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	3304      	adds	r3, #4
 800664a:	4618      	mov	r0, r3
 800664c:	f7ff f8de 	bl	800580c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006654:	2b00      	cmp	r3, #0
 8006656:	d004      	beq.n	8006662 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	3318      	adds	r3, #24
 800665c:	4618      	mov	r0, r3
 800665e:	f7ff f8d5 	bl	800580c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006666:	2201      	movs	r2, #1
 8006668:	409a      	lsls	r2, r3
 800666a:	4b24      	ldr	r3, [pc, #144]	@ (80066fc <xTaskIncrementTick+0x160>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4313      	orrs	r3, r2
 8006670:	4a22      	ldr	r2, [pc, #136]	@ (80066fc <xTaskIncrementTick+0x160>)
 8006672:	6013      	str	r3, [r2, #0]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006678:	4613      	mov	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4a1f      	ldr	r2, [pc, #124]	@ (8006700 <xTaskIncrementTick+0x164>)
 8006682:	441a      	add	r2, r3
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	3304      	adds	r3, #4
 8006688:	4619      	mov	r1, r3
 800668a:	4610      	mov	r0, r2
 800668c:	f7ff f861 	bl	8005752 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006694:	4b1b      	ldr	r3, [pc, #108]	@ (8006704 <xTaskIncrementTick+0x168>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669a:	429a      	cmp	r2, r3
 800669c:	d3b9      	bcc.n	8006612 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800669e:	2301      	movs	r3, #1
 80066a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066a2:	e7b6      	b.n	8006612 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80066a4:	4b17      	ldr	r3, [pc, #92]	@ (8006704 <xTaskIncrementTick+0x168>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066aa:	4915      	ldr	r1, [pc, #84]	@ (8006700 <xTaskIncrementTick+0x164>)
 80066ac:	4613      	mov	r3, r2
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	4413      	add	r3, r2
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	440b      	add	r3, r1
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d901      	bls.n	80066c0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80066bc:	2301      	movs	r3, #1
 80066be:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80066c0:	4b11      	ldr	r3, [pc, #68]	@ (8006708 <xTaskIncrementTick+0x16c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d007      	beq.n	80066d8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80066c8:	2301      	movs	r3, #1
 80066ca:	617b      	str	r3, [r7, #20]
 80066cc:	e004      	b.n	80066d8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80066ce:	4b0f      	ldr	r3, [pc, #60]	@ (800670c <xTaskIncrementTick+0x170>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3301      	adds	r3, #1
 80066d4:	4a0d      	ldr	r2, [pc, #52]	@ (800670c <xTaskIncrementTick+0x170>)
 80066d6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80066d8:	697b      	ldr	r3, [r7, #20]
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3718      	adds	r7, #24
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	20000a88 	.word	0x20000a88
 80066e8:	20000a64 	.word	0x20000a64
 80066ec:	20000a18 	.word	0x20000a18
 80066f0:	20000a1c 	.word	0x20000a1c
 80066f4:	20000a78 	.word	0x20000a78
 80066f8:	20000a80 	.word	0x20000a80
 80066fc:	20000a68 	.word	0x20000a68
 8006700:	20000964 	.word	0x20000964
 8006704:	20000960 	.word	0x20000960
 8006708:	20000a74 	.word	0x20000a74
 800670c:	20000a70 	.word	0x20000a70

08006710 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006710:	b480      	push	{r7}
 8006712:	b087      	sub	sp, #28
 8006714:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006716:	4b2a      	ldr	r3, [pc, #168]	@ (80067c0 <vTaskSwitchContext+0xb0>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d003      	beq.n	8006726 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800671e:	4b29      	ldr	r3, [pc, #164]	@ (80067c4 <vTaskSwitchContext+0xb4>)
 8006720:	2201      	movs	r2, #1
 8006722:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006724:	e045      	b.n	80067b2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006726:	4b27      	ldr	r3, [pc, #156]	@ (80067c4 <vTaskSwitchContext+0xb4>)
 8006728:	2200      	movs	r2, #0
 800672a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800672c:	4b26      	ldr	r3, [pc, #152]	@ (80067c8 <vTaskSwitchContext+0xb8>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	fab3 f383 	clz	r3, r3
 8006738:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800673a:	7afb      	ldrb	r3, [r7, #11]
 800673c:	f1c3 031f 	rsb	r3, r3, #31
 8006740:	617b      	str	r3, [r7, #20]
 8006742:	4922      	ldr	r1, [pc, #136]	@ (80067cc <vTaskSwitchContext+0xbc>)
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	4613      	mov	r3, r2
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	4413      	add	r3, r2
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	440b      	add	r3, r1
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d10b      	bne.n	800676e <vTaskSwitchContext+0x5e>
	__asm volatile
 8006756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675a:	f383 8811 	msr	BASEPRI, r3
 800675e:	f3bf 8f6f 	isb	sy
 8006762:	f3bf 8f4f 	dsb	sy
 8006766:	607b      	str	r3, [r7, #4]
}
 8006768:	bf00      	nop
 800676a:	bf00      	nop
 800676c:	e7fd      	b.n	800676a <vTaskSwitchContext+0x5a>
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	4613      	mov	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	4413      	add	r3, r2
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	4a14      	ldr	r2, [pc, #80]	@ (80067cc <vTaskSwitchContext+0xbc>)
 800677a:	4413      	add	r3, r2
 800677c:	613b      	str	r3, [r7, #16]
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	605a      	str	r2, [r3, #4]
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	685a      	ldr	r2, [r3, #4]
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	3308      	adds	r3, #8
 8006790:	429a      	cmp	r2, r3
 8006792:	d104      	bne.n	800679e <vTaskSwitchContext+0x8e>
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	685a      	ldr	r2, [r3, #4]
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	605a      	str	r2, [r3, #4]
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	4a0a      	ldr	r2, [pc, #40]	@ (80067d0 <vTaskSwitchContext+0xc0>)
 80067a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80067a8:	4b09      	ldr	r3, [pc, #36]	@ (80067d0 <vTaskSwitchContext+0xc0>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	334c      	adds	r3, #76	@ 0x4c
 80067ae:	4a09      	ldr	r2, [pc, #36]	@ (80067d4 <vTaskSwitchContext+0xc4>)
 80067b0:	6013      	str	r3, [r2, #0]
}
 80067b2:	bf00      	nop
 80067b4:	371c      	adds	r7, #28
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	20000a88 	.word	0x20000a88
 80067c4:	20000a74 	.word	0x20000a74
 80067c8:	20000a68 	.word	0x20000a68
 80067cc:	20000964 	.word	0x20000964
 80067d0:	20000960 	.word	0x20000960
 80067d4:	20000020 	.word	0x20000020

080067d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10b      	bne.n	8006800 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80067e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ec:	f383 8811 	msr	BASEPRI, r3
 80067f0:	f3bf 8f6f 	isb	sy
 80067f4:	f3bf 8f4f 	dsb	sy
 80067f8:	60fb      	str	r3, [r7, #12]
}
 80067fa:	bf00      	nop
 80067fc:	bf00      	nop
 80067fe:	e7fd      	b.n	80067fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006800:	4b07      	ldr	r3, [pc, #28]	@ (8006820 <vTaskPlaceOnEventList+0x48>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	3318      	adds	r3, #24
 8006806:	4619      	mov	r1, r3
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f7fe ffc6 	bl	800579a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800680e:	2101      	movs	r1, #1
 8006810:	6838      	ldr	r0, [r7, #0]
 8006812:	f000 fcaf 	bl	8007174 <prvAddCurrentTaskToDelayedList>
}
 8006816:	bf00      	nop
 8006818:	3710      	adds	r7, #16
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	20000960 	.word	0x20000960

08006824 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10b      	bne.n	8006852 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800683a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800683e:	f383 8811 	msr	BASEPRI, r3
 8006842:	f3bf 8f6f 	isb	sy
 8006846:	f3bf 8f4f 	dsb	sy
 800684a:	60fb      	str	r3, [r7, #12]
}
 800684c:	bf00      	nop
 800684e:	bf00      	nop
 8006850:	e7fd      	b.n	800684e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	3318      	adds	r3, #24
 8006856:	4618      	mov	r0, r3
 8006858:	f7fe ffd8 	bl	800580c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800685c:	4b1d      	ldr	r3, [pc, #116]	@ (80068d4 <xTaskRemoveFromEventList+0xb0>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d11c      	bne.n	800689e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	3304      	adds	r3, #4
 8006868:	4618      	mov	r0, r3
 800686a:	f7fe ffcf 	bl	800580c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006872:	2201      	movs	r2, #1
 8006874:	409a      	lsls	r2, r3
 8006876:	4b18      	ldr	r3, [pc, #96]	@ (80068d8 <xTaskRemoveFromEventList+0xb4>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4313      	orrs	r3, r2
 800687c:	4a16      	ldr	r2, [pc, #88]	@ (80068d8 <xTaskRemoveFromEventList+0xb4>)
 800687e:	6013      	str	r3, [r2, #0]
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006884:	4613      	mov	r3, r2
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	4413      	add	r3, r2
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4a13      	ldr	r2, [pc, #76]	@ (80068dc <xTaskRemoveFromEventList+0xb8>)
 800688e:	441a      	add	r2, r3
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	3304      	adds	r3, #4
 8006894:	4619      	mov	r1, r3
 8006896:	4610      	mov	r0, r2
 8006898:	f7fe ff5b 	bl	8005752 <vListInsertEnd>
 800689c:	e005      	b.n	80068aa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	3318      	adds	r3, #24
 80068a2:	4619      	mov	r1, r3
 80068a4:	480e      	ldr	r0, [pc, #56]	@ (80068e0 <xTaskRemoveFromEventList+0xbc>)
 80068a6:	f7fe ff54 	bl	8005752 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ae:	4b0d      	ldr	r3, [pc, #52]	@ (80068e4 <xTaskRemoveFromEventList+0xc0>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d905      	bls.n	80068c4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80068b8:	2301      	movs	r3, #1
 80068ba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80068bc:	4b0a      	ldr	r3, [pc, #40]	@ (80068e8 <xTaskRemoveFromEventList+0xc4>)
 80068be:	2201      	movs	r2, #1
 80068c0:	601a      	str	r2, [r3, #0]
 80068c2:	e001      	b.n	80068c8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80068c4:	2300      	movs	r3, #0
 80068c6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80068c8:	697b      	ldr	r3, [r7, #20]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	20000a88 	.word	0x20000a88
 80068d8:	20000a68 	.word	0x20000a68
 80068dc:	20000964 	.word	0x20000964
 80068e0:	20000a20 	.word	0x20000a20
 80068e4:	20000960 	.word	0x20000960
 80068e8:	20000a74 	.word	0x20000a74

080068ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80068f4:	4b06      	ldr	r3, [pc, #24]	@ (8006910 <vTaskInternalSetTimeOutState+0x24>)
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80068fc:	4b05      	ldr	r3, [pc, #20]	@ (8006914 <vTaskInternalSetTimeOutState+0x28>)
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	605a      	str	r2, [r3, #4]
}
 8006904:	bf00      	nop
 8006906:	370c      	adds	r7, #12
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr
 8006910:	20000a78 	.word	0x20000a78
 8006914:	20000a64 	.word	0x20000a64

08006918 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b088      	sub	sp, #32
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d10b      	bne.n	8006940 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692c:	f383 8811 	msr	BASEPRI, r3
 8006930:	f3bf 8f6f 	isb	sy
 8006934:	f3bf 8f4f 	dsb	sy
 8006938:	613b      	str	r3, [r7, #16]
}
 800693a:	bf00      	nop
 800693c:	bf00      	nop
 800693e:	e7fd      	b.n	800693c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10b      	bne.n	800695e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800694a:	f383 8811 	msr	BASEPRI, r3
 800694e:	f3bf 8f6f 	isb	sy
 8006952:	f3bf 8f4f 	dsb	sy
 8006956:	60fb      	str	r3, [r7, #12]
}
 8006958:	bf00      	nop
 800695a:	bf00      	nop
 800695c:	e7fd      	b.n	800695a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800695e:	f000 fda3 	bl	80074a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006962:	4b1d      	ldr	r3, [pc, #116]	@ (80069d8 <xTaskCheckForTimeOut+0xc0>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	69ba      	ldr	r2, [r7, #24]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800697a:	d102      	bne.n	8006982 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800697c:	2300      	movs	r3, #0
 800697e:	61fb      	str	r3, [r7, #28]
 8006980:	e023      	b.n	80069ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	4b15      	ldr	r3, [pc, #84]	@ (80069dc <xTaskCheckForTimeOut+0xc4>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	429a      	cmp	r2, r3
 800698c:	d007      	beq.n	800699e <xTaskCheckForTimeOut+0x86>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	69ba      	ldr	r2, [r7, #24]
 8006994:	429a      	cmp	r2, r3
 8006996:	d302      	bcc.n	800699e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006998:	2301      	movs	r3, #1
 800699a:	61fb      	str	r3, [r7, #28]
 800699c:	e015      	b.n	80069ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d20b      	bcs.n	80069c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	1ad2      	subs	r2, r2, r3
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f7ff ff99 	bl	80068ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80069ba:	2300      	movs	r3, #0
 80069bc:	61fb      	str	r3, [r7, #28]
 80069be:	e004      	b.n	80069ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80069c6:	2301      	movs	r3, #1
 80069c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80069ca:	f000 fd9f 	bl	800750c <vPortExitCritical>

	return xReturn;
 80069ce:	69fb      	ldr	r3, [r7, #28]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3720      	adds	r7, #32
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	20000a64 	.word	0x20000a64
 80069dc:	20000a78 	.word	0x20000a78

080069e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80069e0:	b480      	push	{r7}
 80069e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80069e4:	4b03      	ldr	r3, [pc, #12]	@ (80069f4 <vTaskMissedYield+0x14>)
 80069e6:	2201      	movs	r2, #1
 80069e8:	601a      	str	r2, [r3, #0]
}
 80069ea:	bf00      	nop
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr
 80069f4:	20000a74 	.word	0x20000a74

080069f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006a00:	f000 f852 	bl	8006aa8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a04:	4b06      	ldr	r3, [pc, #24]	@ (8006a20 <prvIdleTask+0x28>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d9f9      	bls.n	8006a00 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006a0c:	4b05      	ldr	r3, [pc, #20]	@ (8006a24 <prvIdleTask+0x2c>)
 8006a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	f3bf 8f4f 	dsb	sy
 8006a18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006a1c:	e7f0      	b.n	8006a00 <prvIdleTask+0x8>
 8006a1e:	bf00      	nop
 8006a20:	20000964 	.word	0x20000964
 8006a24:	e000ed04 	.word	0xe000ed04

08006a28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a2e:	2300      	movs	r3, #0
 8006a30:	607b      	str	r3, [r7, #4]
 8006a32:	e00c      	b.n	8006a4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	4613      	mov	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	4a12      	ldr	r2, [pc, #72]	@ (8006a88 <prvInitialiseTaskLists+0x60>)
 8006a40:	4413      	add	r3, r2
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7fe fe58 	bl	80056f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	607b      	str	r3, [r7, #4]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b06      	cmp	r3, #6
 8006a52:	d9ef      	bls.n	8006a34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a54:	480d      	ldr	r0, [pc, #52]	@ (8006a8c <prvInitialiseTaskLists+0x64>)
 8006a56:	f7fe fe4f 	bl	80056f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a5a:	480d      	ldr	r0, [pc, #52]	@ (8006a90 <prvInitialiseTaskLists+0x68>)
 8006a5c:	f7fe fe4c 	bl	80056f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a60:	480c      	ldr	r0, [pc, #48]	@ (8006a94 <prvInitialiseTaskLists+0x6c>)
 8006a62:	f7fe fe49 	bl	80056f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a66:	480c      	ldr	r0, [pc, #48]	@ (8006a98 <prvInitialiseTaskLists+0x70>)
 8006a68:	f7fe fe46 	bl	80056f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a6c:	480b      	ldr	r0, [pc, #44]	@ (8006a9c <prvInitialiseTaskLists+0x74>)
 8006a6e:	f7fe fe43 	bl	80056f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a72:	4b0b      	ldr	r3, [pc, #44]	@ (8006aa0 <prvInitialiseTaskLists+0x78>)
 8006a74:	4a05      	ldr	r2, [pc, #20]	@ (8006a8c <prvInitialiseTaskLists+0x64>)
 8006a76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a78:	4b0a      	ldr	r3, [pc, #40]	@ (8006aa4 <prvInitialiseTaskLists+0x7c>)
 8006a7a:	4a05      	ldr	r2, [pc, #20]	@ (8006a90 <prvInitialiseTaskLists+0x68>)
 8006a7c:	601a      	str	r2, [r3, #0]
}
 8006a7e:	bf00      	nop
 8006a80:	3708      	adds	r7, #8
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	20000964 	.word	0x20000964
 8006a8c:	200009f0 	.word	0x200009f0
 8006a90:	20000a04 	.word	0x20000a04
 8006a94:	20000a20 	.word	0x20000a20
 8006a98:	20000a34 	.word	0x20000a34
 8006a9c:	20000a4c 	.word	0x20000a4c
 8006aa0:	20000a18 	.word	0x20000a18
 8006aa4:	20000a1c 	.word	0x20000a1c

08006aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006aae:	e019      	b.n	8006ae4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ab0:	f000 fcfa 	bl	80074a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ab4:	4b10      	ldr	r3, [pc, #64]	@ (8006af8 <prvCheckTasksWaitingTermination+0x50>)
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	3304      	adds	r3, #4
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7fe fea3 	bl	800580c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8006afc <prvCheckTasksWaitingTermination+0x54>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3b01      	subs	r3, #1
 8006acc:	4a0b      	ldr	r2, [pc, #44]	@ (8006afc <prvCheckTasksWaitingTermination+0x54>)
 8006ace:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8006b00 <prvCheckTasksWaitingTermination+0x58>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8006b00 <prvCheckTasksWaitingTermination+0x58>)
 8006ad8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006ada:	f000 fd17 	bl	800750c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 f810 	bl	8006b04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ae4:	4b06      	ldr	r3, [pc, #24]	@ (8006b00 <prvCheckTasksWaitingTermination+0x58>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1e1      	bne.n	8006ab0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006aec:	bf00      	nop
 8006aee:	bf00      	nop
 8006af0:	3708      	adds	r7, #8
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	20000a34 	.word	0x20000a34
 8006afc:	20000a60 	.word	0x20000a60
 8006b00:	20000a48 	.word	0x20000a48

08006b04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	334c      	adds	r3, #76	@ 0x4c
 8006b10:	4618      	mov	r0, r3
 8006b12:	f001 ff3f 	bl	8008994 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d108      	bne.n	8006b32 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b24:	4618      	mov	r0, r3
 8006b26:	f000 fe6d 	bl	8007804 <vPortFree>
				vPortFree( pxTCB );
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 fe6a 	bl	8007804 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006b30:	e019      	b.n	8006b66 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d103      	bne.n	8006b44 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f000 fe61 	bl	8007804 <vPortFree>
	}
 8006b42:	e010      	b.n	8006b66 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	d00b      	beq.n	8006b66 <prvDeleteTCB+0x62>
	__asm volatile
 8006b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	60fb      	str	r3, [r7, #12]
}
 8006b60:	bf00      	nop
 8006b62:	bf00      	nop
 8006b64:	e7fd      	b.n	8006b62 <prvDeleteTCB+0x5e>
	}
 8006b66:	bf00      	nop
 8006b68:	3710      	adds	r7, #16
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
	...

08006b70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b76:	4b0c      	ldr	r3, [pc, #48]	@ (8006ba8 <prvResetNextTaskUnblockTime+0x38>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d104      	bne.n	8006b8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006b80:	4b0a      	ldr	r3, [pc, #40]	@ (8006bac <prvResetNextTaskUnblockTime+0x3c>)
 8006b82:	f04f 32ff 	mov.w	r2, #4294967295
 8006b86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b88:	e008      	b.n	8006b9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b8a:	4b07      	ldr	r3, [pc, #28]	@ (8006ba8 <prvResetNextTaskUnblockTime+0x38>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	4a04      	ldr	r2, [pc, #16]	@ (8006bac <prvResetNextTaskUnblockTime+0x3c>)
 8006b9a:	6013      	str	r3, [r2, #0]
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	20000a18 	.word	0x20000a18
 8006bac:	20000a80 	.word	0x20000a80

08006bb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006be4 <xTaskGetSchedulerState+0x34>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d102      	bne.n	8006bc4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	607b      	str	r3, [r7, #4]
 8006bc2:	e008      	b.n	8006bd6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bc4:	4b08      	ldr	r3, [pc, #32]	@ (8006be8 <xTaskGetSchedulerState+0x38>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d102      	bne.n	8006bd2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006bcc:	2302      	movs	r3, #2
 8006bce:	607b      	str	r3, [r7, #4]
 8006bd0:	e001      	b.n	8006bd6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006bd6:	687b      	ldr	r3, [r7, #4]
	}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr
 8006be4:	20000a6c 	.word	0x20000a6c
 8006be8:	20000a88 	.word	0x20000a88

08006bec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d05e      	beq.n	8006cc0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c06:	4b31      	ldr	r3, [pc, #196]	@ (8006ccc <xTaskPriorityInherit+0xe0>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d24e      	bcs.n	8006cae <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	db06      	blt.n	8006c26 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c18:	4b2c      	ldr	r3, [pc, #176]	@ (8006ccc <xTaskPriorityInherit+0xe0>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1e:	f1c3 0207 	rsb	r2, r3, #7
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	6959      	ldr	r1, [r3, #20]
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c2e:	4613      	mov	r3, r2
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	4413      	add	r3, r2
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	4a26      	ldr	r2, [pc, #152]	@ (8006cd0 <xTaskPriorityInherit+0xe4>)
 8006c38:	4413      	add	r3, r2
 8006c3a:	4299      	cmp	r1, r3
 8006c3c:	d12f      	bne.n	8006c9e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	3304      	adds	r3, #4
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fe fde2 	bl	800580c <uxListRemove>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10a      	bne.n	8006c64 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c52:	2201      	movs	r2, #1
 8006c54:	fa02 f303 	lsl.w	r3, r2, r3
 8006c58:	43da      	mvns	r2, r3
 8006c5a:	4b1e      	ldr	r3, [pc, #120]	@ (8006cd4 <xTaskPriorityInherit+0xe8>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4013      	ands	r3, r2
 8006c60:	4a1c      	ldr	r2, [pc, #112]	@ (8006cd4 <xTaskPriorityInherit+0xe8>)
 8006c62:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006c64:	4b19      	ldr	r3, [pc, #100]	@ (8006ccc <xTaskPriorityInherit+0xe0>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c72:	2201      	movs	r2, #1
 8006c74:	409a      	lsls	r2, r3
 8006c76:	4b17      	ldr	r3, [pc, #92]	@ (8006cd4 <xTaskPriorityInherit+0xe8>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	4a15      	ldr	r2, [pc, #84]	@ (8006cd4 <xTaskPriorityInherit+0xe8>)
 8006c7e:	6013      	str	r3, [r2, #0]
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c84:	4613      	mov	r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	4413      	add	r3, r2
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	4a10      	ldr	r2, [pc, #64]	@ (8006cd0 <xTaskPriorityInherit+0xe4>)
 8006c8e:	441a      	add	r2, r3
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	3304      	adds	r3, #4
 8006c94:	4619      	mov	r1, r3
 8006c96:	4610      	mov	r0, r2
 8006c98:	f7fe fd5b 	bl	8005752 <vListInsertEnd>
 8006c9c:	e004      	b.n	8006ca8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8006ccc <xTaskPriorityInherit+0xe0>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	60fb      	str	r3, [r7, #12]
 8006cac:	e008      	b.n	8006cc0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cb2:	4b06      	ldr	r3, [pc, #24]	@ (8006ccc <xTaskPriorityInherit+0xe0>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d201      	bcs.n	8006cc0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
	}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3710      	adds	r7, #16
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	20000960 	.word	0x20000960
 8006cd0:	20000964 	.word	0x20000964
 8006cd4:	20000a68 	.word	0x20000a68

08006cd8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b086      	sub	sp, #24
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d070      	beq.n	8006dd0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006cee:	4b3b      	ldr	r3, [pc, #236]	@ (8006ddc <xTaskPriorityDisinherit+0x104>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d00b      	beq.n	8006d10 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cfc:	f383 8811 	msr	BASEPRI, r3
 8006d00:	f3bf 8f6f 	isb	sy
 8006d04:	f3bf 8f4f 	dsb	sy
 8006d08:	60fb      	str	r3, [r7, #12]
}
 8006d0a:	bf00      	nop
 8006d0c:	bf00      	nop
 8006d0e:	e7fd      	b.n	8006d0c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d10b      	bne.n	8006d30 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d1c:	f383 8811 	msr	BASEPRI, r3
 8006d20:	f3bf 8f6f 	isb	sy
 8006d24:	f3bf 8f4f 	dsb	sy
 8006d28:	60bb      	str	r3, [r7, #8]
}
 8006d2a:	bf00      	nop
 8006d2c:	bf00      	nop
 8006d2e:	e7fd      	b.n	8006d2c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d34:	1e5a      	subs	r2, r3, #1
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d044      	beq.n	8006dd0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d140      	bne.n	8006dd0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	3304      	adds	r3, #4
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7fe fd5a 	bl	800580c <uxListRemove>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d115      	bne.n	8006d8a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d62:	491f      	ldr	r1, [pc, #124]	@ (8006de0 <xTaskPriorityDisinherit+0x108>)
 8006d64:	4613      	mov	r3, r2
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	4413      	add	r3, r2
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	440b      	add	r3, r1
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10a      	bne.n	8006d8a <xTaskPriorityDisinherit+0xb2>
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d78:	2201      	movs	r2, #1
 8006d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d7e:	43da      	mvns	r2, r3
 8006d80:	4b18      	ldr	r3, [pc, #96]	@ (8006de4 <xTaskPriorityDisinherit+0x10c>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4013      	ands	r3, r2
 8006d86:	4a17      	ldr	r2, [pc, #92]	@ (8006de4 <xTaskPriorityDisinherit+0x10c>)
 8006d88:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d96:	f1c3 0207 	rsb	r2, r3, #7
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da2:	2201      	movs	r2, #1
 8006da4:	409a      	lsls	r2, r3
 8006da6:	4b0f      	ldr	r3, [pc, #60]	@ (8006de4 <xTaskPriorityDisinherit+0x10c>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	4a0d      	ldr	r2, [pc, #52]	@ (8006de4 <xTaskPriorityDisinherit+0x10c>)
 8006dae:	6013      	str	r3, [r2, #0]
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006db4:	4613      	mov	r3, r2
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	4413      	add	r3, r2
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	4a08      	ldr	r2, [pc, #32]	@ (8006de0 <xTaskPriorityDisinherit+0x108>)
 8006dbe:	441a      	add	r2, r3
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	3304      	adds	r3, #4
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	4610      	mov	r0, r2
 8006dc8:	f7fe fcc3 	bl	8005752 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006dd0:	697b      	ldr	r3, [r7, #20]
	}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	20000960 	.word	0x20000960
 8006de0:	20000964 	.word	0x20000964
 8006de4:	20000a68 	.word	0x20000a68

08006de8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b088      	sub	sp, #32
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006df6:	2301      	movs	r3, #1
 8006df8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d079      	beq.n	8006ef4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d10b      	bne.n	8006e20 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0c:	f383 8811 	msr	BASEPRI, r3
 8006e10:	f3bf 8f6f 	isb	sy
 8006e14:	f3bf 8f4f 	dsb	sy
 8006e18:	60fb      	str	r3, [r7, #12]
}
 8006e1a:	bf00      	nop
 8006e1c:	bf00      	nop
 8006e1e:	e7fd      	b.n	8006e1c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d902      	bls.n	8006e30 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	61fb      	str	r3, [r7, #28]
 8006e2e:	e002      	b.n	8006e36 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e34:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3a:	69fa      	ldr	r2, [r7, #28]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d059      	beq.n	8006ef4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e44:	697a      	ldr	r2, [r7, #20]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d154      	bne.n	8006ef4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006e4a:	4b2c      	ldr	r3, [pc, #176]	@ (8006efc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69ba      	ldr	r2, [r7, #24]
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d10b      	bne.n	8006e6c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e58:	f383 8811 	msr	BASEPRI, r3
 8006e5c:	f3bf 8f6f 	isb	sy
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	60bb      	str	r3, [r7, #8]
}
 8006e66:	bf00      	nop
 8006e68:	bf00      	nop
 8006e6a:	e7fd      	b.n	8006e68 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e70:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	69fa      	ldr	r2, [r7, #28]
 8006e76:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	db04      	blt.n	8006e8a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	f1c3 0207 	rsb	r2, r3, #7
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	6959      	ldr	r1, [r3, #20]
 8006e8e:	693a      	ldr	r2, [r7, #16]
 8006e90:	4613      	mov	r3, r2
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	4413      	add	r3, r2
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	4a19      	ldr	r2, [pc, #100]	@ (8006f00 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006e9a:	4413      	add	r3, r2
 8006e9c:	4299      	cmp	r1, r3
 8006e9e:	d129      	bne.n	8006ef4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	3304      	adds	r3, #4
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f7fe fcb1 	bl	800580c <uxListRemove>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d10a      	bne.n	8006ec6 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eba:	43da      	mvns	r2, r3
 8006ebc:	4b11      	ldr	r3, [pc, #68]	@ (8006f04 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	4a10      	ldr	r2, [pc, #64]	@ (8006f04 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006ec4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eca:	2201      	movs	r2, #1
 8006ecc:	409a      	lsls	r2, r3
 8006ece:	4b0d      	ldr	r3, [pc, #52]	@ (8006f04 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8006f04 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006ed6:	6013      	str	r3, [r2, #0]
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006edc:	4613      	mov	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	4413      	add	r3, r2
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4a06      	ldr	r2, [pc, #24]	@ (8006f00 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006ee6:	441a      	add	r2, r3
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	3304      	adds	r3, #4
 8006eec:	4619      	mov	r1, r3
 8006eee:	4610      	mov	r0, r2
 8006ef0:	f7fe fc2f 	bl	8005752 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006ef4:	bf00      	nop
 8006ef6:	3720      	adds	r7, #32
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}
 8006efc:	20000960 	.word	0x20000960
 8006f00:	20000964 	.word	0x20000964
 8006f04:	20000a68 	.word	0x20000a68

08006f08 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006f08:	b480      	push	{r7}
 8006f0a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006f0c:	4b07      	ldr	r3, [pc, #28]	@ (8006f2c <pvTaskIncrementMutexHeldCount+0x24>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d004      	beq.n	8006f1e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006f14:	4b05      	ldr	r3, [pc, #20]	@ (8006f2c <pvTaskIncrementMutexHeldCount+0x24>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f1a:	3201      	adds	r2, #1
 8006f1c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8006f1e:	4b03      	ldr	r3, [pc, #12]	@ (8006f2c <pvTaskIncrementMutexHeldCount+0x24>)
 8006f20:	681b      	ldr	r3, [r3, #0]
	}
 8006f22:	4618      	mov	r0, r3
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr
 8006f2c:	20000960 	.word	0x20000960

08006f30 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b086      	sub	sp, #24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
 8006f3c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8006f3e:	f000 fab3 	bl	80074a8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006f42:	4b29      	ldr	r3, [pc, #164]	@ (8006fe8 <xTaskNotifyWait+0xb8>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d01c      	beq.n	8006f8a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006f50:	4b25      	ldr	r3, [pc, #148]	@ (8006fe8 <xTaskNotifyWait+0xb8>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	43d2      	mvns	r2, r2
 8006f5c:	400a      	ands	r2, r1
 8006f5e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006f62:	4b21      	ldr	r3, [pc, #132]	@ (8006fe8 <xTaskNotifyWait+0xb8>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00b      	beq.n	8006f8a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f72:	2101      	movs	r1, #1
 8006f74:	6838      	ldr	r0, [r7, #0]
 8006f76:	f000 f8fd 	bl	8007174 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8006fec <xTaskNotifyWait+0xbc>)
 8006f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f80:	601a      	str	r2, [r3, #0]
 8006f82:	f3bf 8f4f 	dsb	sy
 8006f86:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006f8a:	f000 fabf 	bl	800750c <vPortExitCritical>

		taskENTER_CRITICAL();
 8006f8e:	f000 fa8b 	bl	80074a8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d005      	beq.n	8006fa4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006f98:	4b13      	ldr	r3, [pc, #76]	@ (8006fe8 <xTaskNotifyWait+0xb8>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006fa4:	4b10      	ldr	r3, [pc, #64]	@ (8006fe8 <xTaskNotifyWait+0xb8>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	d002      	beq.n	8006fb8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	617b      	str	r3, [r7, #20]
 8006fb6:	e00a      	b.n	8006fce <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe8 <xTaskNotifyWait+0xb8>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	43d2      	mvns	r2, r2
 8006fc4:	400a      	ands	r2, r1
 8006fc6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				xReturn = pdTRUE;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006fce:	4b06      	ldr	r3, [pc, #24]	@ (8006fe8 <xTaskNotifyWait+0xb8>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 8006fd8:	f000 fa98 	bl	800750c <vPortExitCritical>

		return xReturn;
 8006fdc:	697b      	ldr	r3, [r7, #20]
	}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3718      	adds	r7, #24
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
 8006fe6:	bf00      	nop
 8006fe8:	20000960 	.word	0x20000960
 8006fec:	e000ed04 	.word	0xe000ed04

08006ff0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b08a      	sub	sp, #40	@ 0x28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	603b      	str	r3, [r7, #0]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007000:	2301      	movs	r3, #1
 8007002:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10b      	bne.n	8007022 <xTaskGenericNotify+0x32>
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	61bb      	str	r3, [r7, #24]
}
 800701c:	bf00      	nop
 800701e:	bf00      	nop
 8007020:	e7fd      	b.n	800701e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007026:	f000 fa3f 	bl	80074a8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d004      	beq.n	800703a <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007030:	6a3b      	ldr	r3, [r7, #32]
 8007032:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800703a:	6a3b      	ldr	r3, [r7, #32]
 800703c:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007040:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007042:	6a3b      	ldr	r3, [r7, #32]
 8007044:	2202      	movs	r2, #2
 8007046:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 800704a:	79fb      	ldrb	r3, [r7, #7]
 800704c:	2b04      	cmp	r3, #4
 800704e:	d82e      	bhi.n	80070ae <xTaskGenericNotify+0xbe>
 8007050:	a201      	add	r2, pc, #4	@ (adr r2, 8007058 <xTaskGenericNotify+0x68>)
 8007052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007056:	bf00      	nop
 8007058:	080070d3 	.word	0x080070d3
 800705c:	0800706d 	.word	0x0800706d
 8007060:	0800707f 	.word	0x0800707f
 8007064:	0800708f 	.word	0x0800708f
 8007068:	08007099 	.word	0x08007099
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800706c:	6a3b      	ldr	r3, [r7, #32]
 800706e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	431a      	orrs	r2, r3
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800707c:	e02c      	b.n	80070d8 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007084:	1c5a      	adds	r2, r3, #1
 8007086:	6a3b      	ldr	r3, [r7, #32]
 8007088:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800708c:	e024      	b.n	80070d8 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800708e:	6a3b      	ldr	r3, [r7, #32]
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8007096:	e01f      	b.n	80070d8 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007098:	7ffb      	ldrb	r3, [r7, #31]
 800709a:	2b02      	cmp	r3, #2
 800709c:	d004      	beq.n	80070a8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800709e:	6a3b      	ldr	r3, [r7, #32]
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80070a6:	e017      	b.n	80070d8 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80070a8:	2300      	movs	r3, #0
 80070aa:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80070ac:	e014      	b.n	80070d8 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80070ae:	6a3b      	ldr	r3, [r7, #32]
 80070b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80070b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b8:	d00d      	beq.n	80070d6 <xTaskGenericNotify+0xe6>
	__asm volatile
 80070ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070be:	f383 8811 	msr	BASEPRI, r3
 80070c2:	f3bf 8f6f 	isb	sy
 80070c6:	f3bf 8f4f 	dsb	sy
 80070ca:	617b      	str	r3, [r7, #20]
}
 80070cc:	bf00      	nop
 80070ce:	bf00      	nop
 80070d0:	e7fd      	b.n	80070ce <xTaskGenericNotify+0xde>
					break;
 80070d2:	bf00      	nop
 80070d4:	e000      	b.n	80070d8 <xTaskGenericNotify+0xe8>

					break;
 80070d6:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80070d8:	7ffb      	ldrb	r3, [r7, #31]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d13a      	bne.n	8007154 <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070de:	6a3b      	ldr	r3, [r7, #32]
 80070e0:	3304      	adds	r3, #4
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fe fb92 	bl	800580c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80070e8:	6a3b      	ldr	r3, [r7, #32]
 80070ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ec:	2201      	movs	r2, #1
 80070ee:	409a      	lsls	r2, r3
 80070f0:	4b1c      	ldr	r3, [pc, #112]	@ (8007164 <xTaskGenericNotify+0x174>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	4a1b      	ldr	r2, [pc, #108]	@ (8007164 <xTaskGenericNotify+0x174>)
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	6a3b      	ldr	r3, [r7, #32]
 80070fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070fe:	4613      	mov	r3, r2
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	4413      	add	r3, r2
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	4a18      	ldr	r2, [pc, #96]	@ (8007168 <xTaskGenericNotify+0x178>)
 8007108:	441a      	add	r2, r3
 800710a:	6a3b      	ldr	r3, [r7, #32]
 800710c:	3304      	adds	r3, #4
 800710e:	4619      	mov	r1, r3
 8007110:	4610      	mov	r0, r2
 8007112:	f7fe fb1e 	bl	8005752 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007116:	6a3b      	ldr	r3, [r7, #32]
 8007118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00b      	beq.n	8007136 <xTaskGenericNotify+0x146>
	__asm volatile
 800711e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007122:	f383 8811 	msr	BASEPRI, r3
 8007126:	f3bf 8f6f 	isb	sy
 800712a:	f3bf 8f4f 	dsb	sy
 800712e:	613b      	str	r3, [r7, #16]
}
 8007130:	bf00      	nop
 8007132:	bf00      	nop
 8007134:	e7fd      	b.n	8007132 <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007136:	6a3b      	ldr	r3, [r7, #32]
 8007138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800713a:	4b0c      	ldr	r3, [pc, #48]	@ (800716c <xTaskGenericNotify+0x17c>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007140:	429a      	cmp	r2, r3
 8007142:	d907      	bls.n	8007154 <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8007144:	4b0a      	ldr	r3, [pc, #40]	@ (8007170 <xTaskGenericNotify+0x180>)
 8007146:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800714a:	601a      	str	r2, [r3, #0]
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007154:	f000 f9da 	bl	800750c <vPortExitCritical>

		return xReturn;
 8007158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800715a:	4618      	mov	r0, r3
 800715c:	3728      	adds	r7, #40	@ 0x28
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}
 8007162:	bf00      	nop
 8007164:	20000a68 	.word	0x20000a68
 8007168:	20000964 	.word	0x20000964
 800716c:	20000960 	.word	0x20000960
 8007170:	e000ed04 	.word	0xe000ed04

08007174 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800717e:	4b29      	ldr	r3, [pc, #164]	@ (8007224 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007184:	4b28      	ldr	r3, [pc, #160]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3304      	adds	r3, #4
 800718a:	4618      	mov	r0, r3
 800718c:	f7fe fb3e 	bl	800580c <uxListRemove>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d10b      	bne.n	80071ae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007196:	4b24      	ldr	r3, [pc, #144]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800719c:	2201      	movs	r2, #1
 800719e:	fa02 f303 	lsl.w	r3, r2, r3
 80071a2:	43da      	mvns	r2, r3
 80071a4:	4b21      	ldr	r3, [pc, #132]	@ (800722c <prvAddCurrentTaskToDelayedList+0xb8>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4013      	ands	r3, r2
 80071aa:	4a20      	ldr	r2, [pc, #128]	@ (800722c <prvAddCurrentTaskToDelayedList+0xb8>)
 80071ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b4:	d10a      	bne.n	80071cc <prvAddCurrentTaskToDelayedList+0x58>
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d007      	beq.n	80071cc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80071bc:	4b1a      	ldr	r3, [pc, #104]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	3304      	adds	r3, #4
 80071c2:	4619      	mov	r1, r3
 80071c4:	481a      	ldr	r0, [pc, #104]	@ (8007230 <prvAddCurrentTaskToDelayedList+0xbc>)
 80071c6:	f7fe fac4 	bl	8005752 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80071ca:	e026      	b.n	800721a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4413      	add	r3, r2
 80071d2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80071d4:	4b14      	ldr	r3, [pc, #80]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80071dc:	68ba      	ldr	r2, [r7, #8]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d209      	bcs.n	80071f8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80071e4:	4b13      	ldr	r3, [pc, #76]	@ (8007234 <prvAddCurrentTaskToDelayedList+0xc0>)
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	3304      	adds	r3, #4
 80071ee:	4619      	mov	r1, r3
 80071f0:	4610      	mov	r0, r2
 80071f2:	f7fe fad2 	bl	800579a <vListInsert>
}
 80071f6:	e010      	b.n	800721a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80071f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007238 <prvAddCurrentTaskToDelayedList+0xc4>)
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007228 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	3304      	adds	r3, #4
 8007202:	4619      	mov	r1, r3
 8007204:	4610      	mov	r0, r2
 8007206:	f7fe fac8 	bl	800579a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800720a:	4b0c      	ldr	r3, [pc, #48]	@ (800723c <prvAddCurrentTaskToDelayedList+0xc8>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68ba      	ldr	r2, [r7, #8]
 8007210:	429a      	cmp	r2, r3
 8007212:	d202      	bcs.n	800721a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007214:	4a09      	ldr	r2, [pc, #36]	@ (800723c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	6013      	str	r3, [r2, #0]
}
 800721a:	bf00      	nop
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20000a64 	.word	0x20000a64
 8007228:	20000960 	.word	0x20000960
 800722c:	20000a68 	.word	0x20000a68
 8007230:	20000a4c 	.word	0x20000a4c
 8007234:	20000a1c 	.word	0x20000a1c
 8007238:	20000a18 	.word	0x20000a18
 800723c:	20000a80 	.word	0x20000a80

08007240 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	3b04      	subs	r3, #4
 8007250:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007258:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3b04      	subs	r3, #4
 800725e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	f023 0201 	bic.w	r2, r3, #1
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	3b04      	subs	r3, #4
 800726e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007270:	4a0c      	ldr	r2, [pc, #48]	@ (80072a4 <pxPortInitialiseStack+0x64>)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	3b14      	subs	r3, #20
 800727a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800727c:	687a      	ldr	r2, [r7, #4]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	3b04      	subs	r3, #4
 8007286:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f06f 0202 	mvn.w	r2, #2
 800728e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	3b20      	subs	r3, #32
 8007294:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007296:	68fb      	ldr	r3, [r7, #12]
}
 8007298:	4618      	mov	r0, r3
 800729a:	3714      	adds	r7, #20
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr
 80072a4:	080072a9 	.word	0x080072a9

080072a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80072ae:	2300      	movs	r3, #0
 80072b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80072b2:	4b13      	ldr	r3, [pc, #76]	@ (8007300 <prvTaskExitError+0x58>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ba:	d00b      	beq.n	80072d4 <prvTaskExitError+0x2c>
	__asm volatile
 80072bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c0:	f383 8811 	msr	BASEPRI, r3
 80072c4:	f3bf 8f6f 	isb	sy
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	60fb      	str	r3, [r7, #12]
}
 80072ce:	bf00      	nop
 80072d0:	bf00      	nop
 80072d2:	e7fd      	b.n	80072d0 <prvTaskExitError+0x28>
	__asm volatile
 80072d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d8:	f383 8811 	msr	BASEPRI, r3
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f3bf 8f4f 	dsb	sy
 80072e4:	60bb      	str	r3, [r7, #8]
}
 80072e6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80072e8:	bf00      	nop
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d0fc      	beq.n	80072ea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	20000010 	.word	0x20000010
	...

08007310 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007310:	4b07      	ldr	r3, [pc, #28]	@ (8007330 <pxCurrentTCBConst2>)
 8007312:	6819      	ldr	r1, [r3, #0]
 8007314:	6808      	ldr	r0, [r1, #0]
 8007316:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800731a:	f380 8809 	msr	PSP, r0
 800731e:	f3bf 8f6f 	isb	sy
 8007322:	f04f 0000 	mov.w	r0, #0
 8007326:	f380 8811 	msr	BASEPRI, r0
 800732a:	4770      	bx	lr
 800732c:	f3af 8000 	nop.w

08007330 <pxCurrentTCBConst2>:
 8007330:	20000960 	.word	0x20000960
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007334:	bf00      	nop
 8007336:	bf00      	nop

08007338 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007338:	4808      	ldr	r0, [pc, #32]	@ (800735c <prvPortStartFirstTask+0x24>)
 800733a:	6800      	ldr	r0, [r0, #0]
 800733c:	6800      	ldr	r0, [r0, #0]
 800733e:	f380 8808 	msr	MSP, r0
 8007342:	f04f 0000 	mov.w	r0, #0
 8007346:	f380 8814 	msr	CONTROL, r0
 800734a:	b662      	cpsie	i
 800734c:	b661      	cpsie	f
 800734e:	f3bf 8f4f 	dsb	sy
 8007352:	f3bf 8f6f 	isb	sy
 8007356:	df00      	svc	0
 8007358:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800735a:	bf00      	nop
 800735c:	e000ed08 	.word	0xe000ed08

08007360 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b086      	sub	sp, #24
 8007364:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007366:	4b47      	ldr	r3, [pc, #284]	@ (8007484 <xPortStartScheduler+0x124>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a47      	ldr	r2, [pc, #284]	@ (8007488 <xPortStartScheduler+0x128>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d10b      	bne.n	8007388 <xPortStartScheduler+0x28>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	60fb      	str	r3, [r7, #12]
}
 8007382:	bf00      	nop
 8007384:	bf00      	nop
 8007386:	e7fd      	b.n	8007384 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007388:	4b3e      	ldr	r3, [pc, #248]	@ (8007484 <xPortStartScheduler+0x124>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a3f      	ldr	r2, [pc, #252]	@ (800748c <xPortStartScheduler+0x12c>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d10b      	bne.n	80073aa <xPortStartScheduler+0x4a>
	__asm volatile
 8007392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007396:	f383 8811 	msr	BASEPRI, r3
 800739a:	f3bf 8f6f 	isb	sy
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	613b      	str	r3, [r7, #16]
}
 80073a4:	bf00      	nop
 80073a6:	bf00      	nop
 80073a8:	e7fd      	b.n	80073a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80073aa:	4b39      	ldr	r3, [pc, #228]	@ (8007490 <xPortStartScheduler+0x130>)
 80073ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	22ff      	movs	r2, #255	@ 0xff
 80073ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80073c4:	78fb      	ldrb	r3, [r7, #3]
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	4b31      	ldr	r3, [pc, #196]	@ (8007494 <xPortStartScheduler+0x134>)
 80073d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80073d2:	4b31      	ldr	r3, [pc, #196]	@ (8007498 <xPortStartScheduler+0x138>)
 80073d4:	2207      	movs	r2, #7
 80073d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073d8:	e009      	b.n	80073ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80073da:	4b2f      	ldr	r3, [pc, #188]	@ (8007498 <xPortStartScheduler+0x138>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3b01      	subs	r3, #1
 80073e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007498 <xPortStartScheduler+0x138>)
 80073e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80073e4:	78fb      	ldrb	r3, [r7, #3]
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	005b      	lsls	r3, r3, #1
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073ee:	78fb      	ldrb	r3, [r7, #3]
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073f6:	2b80      	cmp	r3, #128	@ 0x80
 80073f8:	d0ef      	beq.n	80073da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80073fa:	4b27      	ldr	r3, [pc, #156]	@ (8007498 <xPortStartScheduler+0x138>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f1c3 0307 	rsb	r3, r3, #7
 8007402:	2b04      	cmp	r3, #4
 8007404:	d00b      	beq.n	800741e <xPortStartScheduler+0xbe>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	60bb      	str	r3, [r7, #8]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800741e:	4b1e      	ldr	r3, [pc, #120]	@ (8007498 <xPortStartScheduler+0x138>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	021b      	lsls	r3, r3, #8
 8007424:	4a1c      	ldr	r2, [pc, #112]	@ (8007498 <xPortStartScheduler+0x138>)
 8007426:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007428:	4b1b      	ldr	r3, [pc, #108]	@ (8007498 <xPortStartScheduler+0x138>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007430:	4a19      	ldr	r2, [pc, #100]	@ (8007498 <xPortStartScheduler+0x138>)
 8007432:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	b2da      	uxtb	r2, r3
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800743c:	4b17      	ldr	r3, [pc, #92]	@ (800749c <xPortStartScheduler+0x13c>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a16      	ldr	r2, [pc, #88]	@ (800749c <xPortStartScheduler+0x13c>)
 8007442:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007446:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007448:	4b14      	ldr	r3, [pc, #80]	@ (800749c <xPortStartScheduler+0x13c>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a13      	ldr	r2, [pc, #76]	@ (800749c <xPortStartScheduler+0x13c>)
 800744e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007452:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007454:	f000 f8da 	bl	800760c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007458:	4b11      	ldr	r3, [pc, #68]	@ (80074a0 <xPortStartScheduler+0x140>)
 800745a:	2200      	movs	r2, #0
 800745c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800745e:	f000 f8f9 	bl	8007654 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007462:	4b10      	ldr	r3, [pc, #64]	@ (80074a4 <xPortStartScheduler+0x144>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a0f      	ldr	r2, [pc, #60]	@ (80074a4 <xPortStartScheduler+0x144>)
 8007468:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800746c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800746e:	f7ff ff63 	bl	8007338 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007472:	f7ff f94d 	bl	8006710 <vTaskSwitchContext>
	prvTaskExitError();
 8007476:	f7ff ff17 	bl	80072a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800747a:	2300      	movs	r3, #0
}
 800747c:	4618      	mov	r0, r3
 800747e:	3718      	adds	r7, #24
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}
 8007484:	e000ed00 	.word	0xe000ed00
 8007488:	410fc271 	.word	0x410fc271
 800748c:	410fc270 	.word	0x410fc270
 8007490:	e000e400 	.word	0xe000e400
 8007494:	20000a8c 	.word	0x20000a8c
 8007498:	20000a90 	.word	0x20000a90
 800749c:	e000ed20 	.word	0xe000ed20
 80074a0:	20000010 	.word	0x20000010
 80074a4:	e000ef34 	.word	0xe000ef34

080074a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
	__asm volatile
 80074ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b2:	f383 8811 	msr	BASEPRI, r3
 80074b6:	f3bf 8f6f 	isb	sy
 80074ba:	f3bf 8f4f 	dsb	sy
 80074be:	607b      	str	r3, [r7, #4]
}
 80074c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80074c2:	4b10      	ldr	r3, [pc, #64]	@ (8007504 <vPortEnterCritical+0x5c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	3301      	adds	r3, #1
 80074c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007504 <vPortEnterCritical+0x5c>)
 80074ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80074cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007504 <vPortEnterCritical+0x5c>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d110      	bne.n	80074f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80074d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007508 <vPortEnterCritical+0x60>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00b      	beq.n	80074f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80074de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e2:	f383 8811 	msr	BASEPRI, r3
 80074e6:	f3bf 8f6f 	isb	sy
 80074ea:	f3bf 8f4f 	dsb	sy
 80074ee:	603b      	str	r3, [r7, #0]
}
 80074f0:	bf00      	nop
 80074f2:	bf00      	nop
 80074f4:	e7fd      	b.n	80074f2 <vPortEnterCritical+0x4a>
	}
}
 80074f6:	bf00      	nop
 80074f8:	370c      	adds	r7, #12
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	20000010 	.word	0x20000010
 8007508:	e000ed04 	.word	0xe000ed04

0800750c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007512:	4b12      	ldr	r3, [pc, #72]	@ (800755c <vPortExitCritical+0x50>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d10b      	bne.n	8007532 <vPortExitCritical+0x26>
	__asm volatile
 800751a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751e:	f383 8811 	msr	BASEPRI, r3
 8007522:	f3bf 8f6f 	isb	sy
 8007526:	f3bf 8f4f 	dsb	sy
 800752a:	607b      	str	r3, [r7, #4]
}
 800752c:	bf00      	nop
 800752e:	bf00      	nop
 8007530:	e7fd      	b.n	800752e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007532:	4b0a      	ldr	r3, [pc, #40]	@ (800755c <vPortExitCritical+0x50>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	3b01      	subs	r3, #1
 8007538:	4a08      	ldr	r2, [pc, #32]	@ (800755c <vPortExitCritical+0x50>)
 800753a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800753c:	4b07      	ldr	r3, [pc, #28]	@ (800755c <vPortExitCritical+0x50>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d105      	bne.n	8007550 <vPortExitCritical+0x44>
 8007544:	2300      	movs	r3, #0
 8007546:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800754e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr
 800755c:	20000010 	.word	0x20000010

08007560 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007560:	f3ef 8009 	mrs	r0, PSP
 8007564:	f3bf 8f6f 	isb	sy
 8007568:	4b15      	ldr	r3, [pc, #84]	@ (80075c0 <pxCurrentTCBConst>)
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	f01e 0f10 	tst.w	lr, #16
 8007570:	bf08      	it	eq
 8007572:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007576:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800757a:	6010      	str	r0, [r2, #0]
 800757c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007580:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007584:	f380 8811 	msr	BASEPRI, r0
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	f3bf 8f6f 	isb	sy
 8007590:	f7ff f8be 	bl	8006710 <vTaskSwitchContext>
 8007594:	f04f 0000 	mov.w	r0, #0
 8007598:	f380 8811 	msr	BASEPRI, r0
 800759c:	bc09      	pop	{r0, r3}
 800759e:	6819      	ldr	r1, [r3, #0]
 80075a0:	6808      	ldr	r0, [r1, #0]
 80075a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a6:	f01e 0f10 	tst.w	lr, #16
 80075aa:	bf08      	it	eq
 80075ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80075b0:	f380 8809 	msr	PSP, r0
 80075b4:	f3bf 8f6f 	isb	sy
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	f3af 8000 	nop.w

080075c0 <pxCurrentTCBConst>:
 80075c0:	20000960 	.word	0x20000960
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80075c4:	bf00      	nop
 80075c6:	bf00      	nop

080075c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b082      	sub	sp, #8
 80075cc:	af00      	add	r7, sp, #0
	__asm volatile
 80075ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	607b      	str	r3, [r7, #4]
}
 80075e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80075e2:	f7fe ffdb 	bl	800659c <xTaskIncrementTick>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d003      	beq.n	80075f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80075ec:	4b06      	ldr	r3, [pc, #24]	@ (8007608 <SysTick_Handler+0x40>)
 80075ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075f2:	601a      	str	r2, [r3, #0]
 80075f4:	2300      	movs	r3, #0
 80075f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	f383 8811 	msr	BASEPRI, r3
}
 80075fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007600:	bf00      	nop
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	e000ed04 	.word	0xe000ed04

0800760c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800760c:	b480      	push	{r7}
 800760e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007610:	4b0b      	ldr	r3, [pc, #44]	@ (8007640 <vPortSetupTimerInterrupt+0x34>)
 8007612:	2200      	movs	r2, #0
 8007614:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007616:	4b0b      	ldr	r3, [pc, #44]	@ (8007644 <vPortSetupTimerInterrupt+0x38>)
 8007618:	2200      	movs	r2, #0
 800761a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800761c:	4b0a      	ldr	r3, [pc, #40]	@ (8007648 <vPortSetupTimerInterrupt+0x3c>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a0a      	ldr	r2, [pc, #40]	@ (800764c <vPortSetupTimerInterrupt+0x40>)
 8007622:	fba2 2303 	umull	r2, r3, r2, r3
 8007626:	099b      	lsrs	r3, r3, #6
 8007628:	4a09      	ldr	r2, [pc, #36]	@ (8007650 <vPortSetupTimerInterrupt+0x44>)
 800762a:	3b01      	subs	r3, #1
 800762c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800762e:	4b04      	ldr	r3, [pc, #16]	@ (8007640 <vPortSetupTimerInterrupt+0x34>)
 8007630:	2207      	movs	r2, #7
 8007632:	601a      	str	r2, [r3, #0]
}
 8007634:	bf00      	nop
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	e000e010 	.word	0xe000e010
 8007644:	e000e018 	.word	0xe000e018
 8007648:	20000004 	.word	0x20000004
 800764c:	10624dd3 	.word	0x10624dd3
 8007650:	e000e014 	.word	0xe000e014

08007654 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007654:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007664 <vPortEnableVFP+0x10>
 8007658:	6801      	ldr	r1, [r0, #0]
 800765a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800765e:	6001      	str	r1, [r0, #0]
 8007660:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007662:	bf00      	nop
 8007664:	e000ed88 	.word	0xe000ed88

08007668 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b08a      	sub	sp, #40	@ 0x28
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007670:	2300      	movs	r3, #0
 8007672:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007674:	f7fe fee6 	bl	8006444 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007678:	4b5c      	ldr	r3, [pc, #368]	@ (80077ec <pvPortMalloc+0x184>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d101      	bne.n	8007684 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007680:	f000 f924 	bl	80078cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007684:	4b5a      	ldr	r3, [pc, #360]	@ (80077f0 <pvPortMalloc+0x188>)
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4013      	ands	r3, r2
 800768c:	2b00      	cmp	r3, #0
 800768e:	f040 8095 	bne.w	80077bc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d01e      	beq.n	80076d6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007698:	2208      	movs	r2, #8
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4413      	add	r3, r2
 800769e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f003 0307 	and.w	r3, r3, #7
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d015      	beq.n	80076d6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f023 0307 	bic.w	r3, r3, #7
 80076b0:	3308      	adds	r3, #8
 80076b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f003 0307 	and.w	r3, r3, #7
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00b      	beq.n	80076d6 <pvPortMalloc+0x6e>
	__asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	617b      	str	r3, [r7, #20]
}
 80076d0:	bf00      	nop
 80076d2:	bf00      	nop
 80076d4:	e7fd      	b.n	80076d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d06f      	beq.n	80077bc <pvPortMalloc+0x154>
 80076dc:	4b45      	ldr	r3, [pc, #276]	@ (80077f4 <pvPortMalloc+0x18c>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d86a      	bhi.n	80077bc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80076e6:	4b44      	ldr	r3, [pc, #272]	@ (80077f8 <pvPortMalloc+0x190>)
 80076e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80076ea:	4b43      	ldr	r3, [pc, #268]	@ (80077f8 <pvPortMalloc+0x190>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80076f0:	e004      	b.n	80076fc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80076f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80076f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80076fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	429a      	cmp	r2, r3
 8007704:	d903      	bls.n	800770e <pvPortMalloc+0xa6>
 8007706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1f1      	bne.n	80076f2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800770e:	4b37      	ldr	r3, [pc, #220]	@ (80077ec <pvPortMalloc+0x184>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007714:	429a      	cmp	r2, r3
 8007716:	d051      	beq.n	80077bc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007718:	6a3b      	ldr	r3, [r7, #32]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2208      	movs	r2, #8
 800771e:	4413      	add	r3, r2
 8007720:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800772a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772c:	685a      	ldr	r2, [r3, #4]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	1ad2      	subs	r2, r2, r3
 8007732:	2308      	movs	r3, #8
 8007734:	005b      	lsls	r3, r3, #1
 8007736:	429a      	cmp	r2, r3
 8007738:	d920      	bls.n	800777c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800773a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4413      	add	r3, r2
 8007740:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	f003 0307 	and.w	r3, r3, #7
 8007748:	2b00      	cmp	r3, #0
 800774a:	d00b      	beq.n	8007764 <pvPortMalloc+0xfc>
	__asm volatile
 800774c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007750:	f383 8811 	msr	BASEPRI, r3
 8007754:	f3bf 8f6f 	isb	sy
 8007758:	f3bf 8f4f 	dsb	sy
 800775c:	613b      	str	r3, [r7, #16]
}
 800775e:	bf00      	nop
 8007760:	bf00      	nop
 8007762:	e7fd      	b.n	8007760 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	1ad2      	subs	r2, r2, r3
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007776:	69b8      	ldr	r0, [r7, #24]
 8007778:	f000 f90a 	bl	8007990 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800777c:	4b1d      	ldr	r3, [pc, #116]	@ (80077f4 <pvPortMalloc+0x18c>)
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	4a1b      	ldr	r2, [pc, #108]	@ (80077f4 <pvPortMalloc+0x18c>)
 8007788:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800778a:	4b1a      	ldr	r3, [pc, #104]	@ (80077f4 <pvPortMalloc+0x18c>)
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	4b1b      	ldr	r3, [pc, #108]	@ (80077fc <pvPortMalloc+0x194>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	429a      	cmp	r2, r3
 8007794:	d203      	bcs.n	800779e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007796:	4b17      	ldr	r3, [pc, #92]	@ (80077f4 <pvPortMalloc+0x18c>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a18      	ldr	r2, [pc, #96]	@ (80077fc <pvPortMalloc+0x194>)
 800779c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800779e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a0:	685a      	ldr	r2, [r3, #4]
 80077a2:	4b13      	ldr	r3, [pc, #76]	@ (80077f0 <pvPortMalloc+0x188>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	431a      	orrs	r2, r3
 80077a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80077ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ae:	2200      	movs	r2, #0
 80077b0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80077b2:	4b13      	ldr	r3, [pc, #76]	@ (8007800 <pvPortMalloc+0x198>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	3301      	adds	r3, #1
 80077b8:	4a11      	ldr	r2, [pc, #68]	@ (8007800 <pvPortMalloc+0x198>)
 80077ba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80077bc:	f7fe fe50 	bl	8006460 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	f003 0307 	and.w	r3, r3, #7
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d00b      	beq.n	80077e2 <pvPortMalloc+0x17a>
	__asm volatile
 80077ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	60fb      	str	r3, [r7, #12]
}
 80077dc:	bf00      	nop
 80077de:	bf00      	nop
 80077e0:	e7fd      	b.n	80077de <pvPortMalloc+0x176>
	return pvReturn;
 80077e2:	69fb      	ldr	r3, [r7, #28]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3728      	adds	r7, #40	@ 0x28
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	2000469c 	.word	0x2000469c
 80077f0:	200046b0 	.word	0x200046b0
 80077f4:	200046a0 	.word	0x200046a0
 80077f8:	20004694 	.word	0x20004694
 80077fc:	200046a4 	.word	0x200046a4
 8007800:	200046a8 	.word	0x200046a8

08007804 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d04f      	beq.n	80078b6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007816:	2308      	movs	r3, #8
 8007818:	425b      	negs	r3, r3
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	4413      	add	r3, r2
 800781e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	685a      	ldr	r2, [r3, #4]
 8007828:	4b25      	ldr	r3, [pc, #148]	@ (80078c0 <vPortFree+0xbc>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4013      	ands	r3, r2
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10b      	bne.n	800784a <vPortFree+0x46>
	__asm volatile
 8007832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007836:	f383 8811 	msr	BASEPRI, r3
 800783a:	f3bf 8f6f 	isb	sy
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	60fb      	str	r3, [r7, #12]
}
 8007844:	bf00      	nop
 8007846:	bf00      	nop
 8007848:	e7fd      	b.n	8007846 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00b      	beq.n	800786a <vPortFree+0x66>
	__asm volatile
 8007852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007856:	f383 8811 	msr	BASEPRI, r3
 800785a:	f3bf 8f6f 	isb	sy
 800785e:	f3bf 8f4f 	dsb	sy
 8007862:	60bb      	str	r3, [r7, #8]
}
 8007864:	bf00      	nop
 8007866:	bf00      	nop
 8007868:	e7fd      	b.n	8007866 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	4b14      	ldr	r3, [pc, #80]	@ (80078c0 <vPortFree+0xbc>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4013      	ands	r3, r2
 8007874:	2b00      	cmp	r3, #0
 8007876:	d01e      	beq.n	80078b6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d11a      	bne.n	80078b6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	685a      	ldr	r2, [r3, #4]
 8007884:	4b0e      	ldr	r3, [pc, #56]	@ (80078c0 <vPortFree+0xbc>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	43db      	mvns	r3, r3
 800788a:	401a      	ands	r2, r3
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007890:	f7fe fdd8 	bl	8006444 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	685a      	ldr	r2, [r3, #4]
 8007898:	4b0a      	ldr	r3, [pc, #40]	@ (80078c4 <vPortFree+0xc0>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4413      	add	r3, r2
 800789e:	4a09      	ldr	r2, [pc, #36]	@ (80078c4 <vPortFree+0xc0>)
 80078a0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80078a2:	6938      	ldr	r0, [r7, #16]
 80078a4:	f000 f874 	bl	8007990 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80078a8:	4b07      	ldr	r3, [pc, #28]	@ (80078c8 <vPortFree+0xc4>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	3301      	adds	r3, #1
 80078ae:	4a06      	ldr	r2, [pc, #24]	@ (80078c8 <vPortFree+0xc4>)
 80078b0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80078b2:	f7fe fdd5 	bl	8006460 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80078b6:	bf00      	nop
 80078b8:	3718      	adds	r7, #24
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	200046b0 	.word	0x200046b0
 80078c4:	200046a0 	.word	0x200046a0
 80078c8:	200046ac 	.word	0x200046ac

080078cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80078cc:	b480      	push	{r7}
 80078ce:	b085      	sub	sp, #20
 80078d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80078d2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80078d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80078d8:	4b27      	ldr	r3, [pc, #156]	@ (8007978 <prvHeapInit+0xac>)
 80078da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f003 0307 	and.w	r3, r3, #7
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00c      	beq.n	8007900 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	3307      	adds	r3, #7
 80078ea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f023 0307 	bic.w	r3, r3, #7
 80078f2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80078f4:	68ba      	ldr	r2, [r7, #8]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	1ad3      	subs	r3, r2, r3
 80078fa:	4a1f      	ldr	r2, [pc, #124]	@ (8007978 <prvHeapInit+0xac>)
 80078fc:	4413      	add	r3, r2
 80078fe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007904:	4a1d      	ldr	r2, [pc, #116]	@ (800797c <prvHeapInit+0xb0>)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800790a:	4b1c      	ldr	r3, [pc, #112]	@ (800797c <prvHeapInit+0xb0>)
 800790c:	2200      	movs	r2, #0
 800790e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	68ba      	ldr	r2, [r7, #8]
 8007914:	4413      	add	r3, r2
 8007916:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007918:	2208      	movs	r2, #8
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	1a9b      	subs	r3, r3, r2
 800791e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f023 0307 	bic.w	r3, r3, #7
 8007926:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	4a15      	ldr	r2, [pc, #84]	@ (8007980 <prvHeapInit+0xb4>)
 800792c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800792e:	4b14      	ldr	r3, [pc, #80]	@ (8007980 <prvHeapInit+0xb4>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2200      	movs	r2, #0
 8007934:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007936:	4b12      	ldr	r3, [pc, #72]	@ (8007980 <prvHeapInit+0xb4>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2200      	movs	r2, #0
 800793c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	1ad2      	subs	r2, r2, r3
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800794c:	4b0c      	ldr	r3, [pc, #48]	@ (8007980 <prvHeapInit+0xb4>)
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	4a0a      	ldr	r2, [pc, #40]	@ (8007984 <prvHeapInit+0xb8>)
 800795a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	4a09      	ldr	r2, [pc, #36]	@ (8007988 <prvHeapInit+0xbc>)
 8007962:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007964:	4b09      	ldr	r3, [pc, #36]	@ (800798c <prvHeapInit+0xc0>)
 8007966:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800796a:	601a      	str	r2, [r3, #0]
}
 800796c:	bf00      	nop
 800796e:	3714      	adds	r7, #20
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	20000a94 	.word	0x20000a94
 800797c:	20004694 	.word	0x20004694
 8007980:	2000469c 	.word	0x2000469c
 8007984:	200046a4 	.word	0x200046a4
 8007988:	200046a0 	.word	0x200046a0
 800798c:	200046b0 	.word	0x200046b0

08007990 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007998:	4b28      	ldr	r3, [pc, #160]	@ (8007a3c <prvInsertBlockIntoFreeList+0xac>)
 800799a:	60fb      	str	r3, [r7, #12]
 800799c:	e002      	b.n	80079a4 <prvInsertBlockIntoFreeList+0x14>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	60fb      	str	r3, [r7, #12]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d8f7      	bhi.n	800799e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	4413      	add	r3, r2
 80079ba:	687a      	ldr	r2, [r7, #4]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d108      	bne.n	80079d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	685a      	ldr	r2, [r3, #4]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	441a      	add	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	68ba      	ldr	r2, [r7, #8]
 80079dc:	441a      	add	r2, r3
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d118      	bne.n	8007a18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	4b15      	ldr	r3, [pc, #84]	@ (8007a40 <prvInsertBlockIntoFreeList+0xb0>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d00d      	beq.n	8007a0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	685a      	ldr	r2, [r3, #4]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	441a      	add	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	601a      	str	r2, [r3, #0]
 8007a0c:	e008      	b.n	8007a20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a40 <prvInsertBlockIntoFreeList+0xb0>)
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	601a      	str	r2, [r3, #0]
 8007a16:	e003      	b.n	8007a20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d002      	beq.n	8007a2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a2e:	bf00      	nop
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	20004694 	.word	0x20004694
 8007a40:	2000469c 	.word	0x2000469c

08007a44 <__cvt>:
 8007a44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a48:	ec57 6b10 	vmov	r6, r7, d0
 8007a4c:	2f00      	cmp	r7, #0
 8007a4e:	460c      	mov	r4, r1
 8007a50:	4619      	mov	r1, r3
 8007a52:	463b      	mov	r3, r7
 8007a54:	bfbb      	ittet	lt
 8007a56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007a5a:	461f      	movlt	r7, r3
 8007a5c:	2300      	movge	r3, #0
 8007a5e:	232d      	movlt	r3, #45	@ 0x2d
 8007a60:	700b      	strb	r3, [r1, #0]
 8007a62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007a68:	4691      	mov	r9, r2
 8007a6a:	f023 0820 	bic.w	r8, r3, #32
 8007a6e:	bfbc      	itt	lt
 8007a70:	4632      	movlt	r2, r6
 8007a72:	4616      	movlt	r6, r2
 8007a74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a78:	d005      	beq.n	8007a86 <__cvt+0x42>
 8007a7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007a7e:	d100      	bne.n	8007a82 <__cvt+0x3e>
 8007a80:	3401      	adds	r4, #1
 8007a82:	2102      	movs	r1, #2
 8007a84:	e000      	b.n	8007a88 <__cvt+0x44>
 8007a86:	2103      	movs	r1, #3
 8007a88:	ab03      	add	r3, sp, #12
 8007a8a:	9301      	str	r3, [sp, #4]
 8007a8c:	ab02      	add	r3, sp, #8
 8007a8e:	9300      	str	r3, [sp, #0]
 8007a90:	ec47 6b10 	vmov	d0, r6, r7
 8007a94:	4653      	mov	r3, sl
 8007a96:	4622      	mov	r2, r4
 8007a98:	f001 f8da 	bl	8008c50 <_dtoa_r>
 8007a9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007aa0:	4605      	mov	r5, r0
 8007aa2:	d119      	bne.n	8007ad8 <__cvt+0x94>
 8007aa4:	f019 0f01 	tst.w	r9, #1
 8007aa8:	d00e      	beq.n	8007ac8 <__cvt+0x84>
 8007aaa:	eb00 0904 	add.w	r9, r0, r4
 8007aae:	2200      	movs	r2, #0
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	4639      	mov	r1, r7
 8007ab6:	f7f9 f807 	bl	8000ac8 <__aeabi_dcmpeq>
 8007aba:	b108      	cbz	r0, 8007ac0 <__cvt+0x7c>
 8007abc:	f8cd 900c 	str.w	r9, [sp, #12]
 8007ac0:	2230      	movs	r2, #48	@ 0x30
 8007ac2:	9b03      	ldr	r3, [sp, #12]
 8007ac4:	454b      	cmp	r3, r9
 8007ac6:	d31e      	bcc.n	8007b06 <__cvt+0xc2>
 8007ac8:	9b03      	ldr	r3, [sp, #12]
 8007aca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007acc:	1b5b      	subs	r3, r3, r5
 8007ace:	4628      	mov	r0, r5
 8007ad0:	6013      	str	r3, [r2, #0]
 8007ad2:	b004      	add	sp, #16
 8007ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007adc:	eb00 0904 	add.w	r9, r0, r4
 8007ae0:	d1e5      	bne.n	8007aae <__cvt+0x6a>
 8007ae2:	7803      	ldrb	r3, [r0, #0]
 8007ae4:	2b30      	cmp	r3, #48	@ 0x30
 8007ae6:	d10a      	bne.n	8007afe <__cvt+0xba>
 8007ae8:	2200      	movs	r2, #0
 8007aea:	2300      	movs	r3, #0
 8007aec:	4630      	mov	r0, r6
 8007aee:	4639      	mov	r1, r7
 8007af0:	f7f8 ffea 	bl	8000ac8 <__aeabi_dcmpeq>
 8007af4:	b918      	cbnz	r0, 8007afe <__cvt+0xba>
 8007af6:	f1c4 0401 	rsb	r4, r4, #1
 8007afa:	f8ca 4000 	str.w	r4, [sl]
 8007afe:	f8da 3000 	ldr.w	r3, [sl]
 8007b02:	4499      	add	r9, r3
 8007b04:	e7d3      	b.n	8007aae <__cvt+0x6a>
 8007b06:	1c59      	adds	r1, r3, #1
 8007b08:	9103      	str	r1, [sp, #12]
 8007b0a:	701a      	strb	r2, [r3, #0]
 8007b0c:	e7d9      	b.n	8007ac2 <__cvt+0x7e>

08007b0e <__exponent>:
 8007b0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b10:	2900      	cmp	r1, #0
 8007b12:	bfba      	itte	lt
 8007b14:	4249      	neglt	r1, r1
 8007b16:	232d      	movlt	r3, #45	@ 0x2d
 8007b18:	232b      	movge	r3, #43	@ 0x2b
 8007b1a:	2909      	cmp	r1, #9
 8007b1c:	7002      	strb	r2, [r0, #0]
 8007b1e:	7043      	strb	r3, [r0, #1]
 8007b20:	dd29      	ble.n	8007b76 <__exponent+0x68>
 8007b22:	f10d 0307 	add.w	r3, sp, #7
 8007b26:	461d      	mov	r5, r3
 8007b28:	270a      	movs	r7, #10
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007b30:	fb07 1416 	mls	r4, r7, r6, r1
 8007b34:	3430      	adds	r4, #48	@ 0x30
 8007b36:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	2c63      	cmp	r4, #99	@ 0x63
 8007b3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b42:	4631      	mov	r1, r6
 8007b44:	dcf1      	bgt.n	8007b2a <__exponent+0x1c>
 8007b46:	3130      	adds	r1, #48	@ 0x30
 8007b48:	1e94      	subs	r4, r2, #2
 8007b4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007b4e:	1c41      	adds	r1, r0, #1
 8007b50:	4623      	mov	r3, r4
 8007b52:	42ab      	cmp	r3, r5
 8007b54:	d30a      	bcc.n	8007b6c <__exponent+0x5e>
 8007b56:	f10d 0309 	add.w	r3, sp, #9
 8007b5a:	1a9b      	subs	r3, r3, r2
 8007b5c:	42ac      	cmp	r4, r5
 8007b5e:	bf88      	it	hi
 8007b60:	2300      	movhi	r3, #0
 8007b62:	3302      	adds	r3, #2
 8007b64:	4403      	add	r3, r0
 8007b66:	1a18      	subs	r0, r3, r0
 8007b68:	b003      	add	sp, #12
 8007b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b6c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007b70:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007b74:	e7ed      	b.n	8007b52 <__exponent+0x44>
 8007b76:	2330      	movs	r3, #48	@ 0x30
 8007b78:	3130      	adds	r1, #48	@ 0x30
 8007b7a:	7083      	strb	r3, [r0, #2]
 8007b7c:	70c1      	strb	r1, [r0, #3]
 8007b7e:	1d03      	adds	r3, r0, #4
 8007b80:	e7f1      	b.n	8007b66 <__exponent+0x58>
	...

08007b84 <_printf_float>:
 8007b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b88:	b08d      	sub	sp, #52	@ 0x34
 8007b8a:	460c      	mov	r4, r1
 8007b8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007b90:	4616      	mov	r6, r2
 8007b92:	461f      	mov	r7, r3
 8007b94:	4605      	mov	r5, r0
 8007b96:	f000 fee9 	bl	800896c <_localeconv_r>
 8007b9a:	6803      	ldr	r3, [r0, #0]
 8007b9c:	9304      	str	r3, [sp, #16]
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7f8 fb66 	bl	8000270 <strlen>
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ba8:	f8d8 3000 	ldr.w	r3, [r8]
 8007bac:	9005      	str	r0, [sp, #20]
 8007bae:	3307      	adds	r3, #7
 8007bb0:	f023 0307 	bic.w	r3, r3, #7
 8007bb4:	f103 0208 	add.w	r2, r3, #8
 8007bb8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007bbc:	f8d4 b000 	ldr.w	fp, [r4]
 8007bc0:	f8c8 2000 	str.w	r2, [r8]
 8007bc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bc8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007bcc:	9307      	str	r3, [sp, #28]
 8007bce:	f8cd 8018 	str.w	r8, [sp, #24]
 8007bd2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007bd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bda:	4b9c      	ldr	r3, [pc, #624]	@ (8007e4c <_printf_float+0x2c8>)
 8007bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8007be0:	f7f8 ffa4 	bl	8000b2c <__aeabi_dcmpun>
 8007be4:	bb70      	cbnz	r0, 8007c44 <_printf_float+0xc0>
 8007be6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bea:	4b98      	ldr	r3, [pc, #608]	@ (8007e4c <_printf_float+0x2c8>)
 8007bec:	f04f 32ff 	mov.w	r2, #4294967295
 8007bf0:	f7f8 ff7e 	bl	8000af0 <__aeabi_dcmple>
 8007bf4:	bb30      	cbnz	r0, 8007c44 <_printf_float+0xc0>
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	4640      	mov	r0, r8
 8007bfc:	4649      	mov	r1, r9
 8007bfe:	f7f8 ff6d 	bl	8000adc <__aeabi_dcmplt>
 8007c02:	b110      	cbz	r0, 8007c0a <_printf_float+0x86>
 8007c04:	232d      	movs	r3, #45	@ 0x2d
 8007c06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c0a:	4a91      	ldr	r2, [pc, #580]	@ (8007e50 <_printf_float+0x2cc>)
 8007c0c:	4b91      	ldr	r3, [pc, #580]	@ (8007e54 <_printf_float+0x2d0>)
 8007c0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007c12:	bf8c      	ite	hi
 8007c14:	4690      	movhi	r8, r2
 8007c16:	4698      	movls	r8, r3
 8007c18:	2303      	movs	r3, #3
 8007c1a:	6123      	str	r3, [r4, #16]
 8007c1c:	f02b 0304 	bic.w	r3, fp, #4
 8007c20:	6023      	str	r3, [r4, #0]
 8007c22:	f04f 0900 	mov.w	r9, #0
 8007c26:	9700      	str	r7, [sp, #0]
 8007c28:	4633      	mov	r3, r6
 8007c2a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007c2c:	4621      	mov	r1, r4
 8007c2e:	4628      	mov	r0, r5
 8007c30:	f000 f9d2 	bl	8007fd8 <_printf_common>
 8007c34:	3001      	adds	r0, #1
 8007c36:	f040 808d 	bne.w	8007d54 <_printf_float+0x1d0>
 8007c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c3e:	b00d      	add	sp, #52	@ 0x34
 8007c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c44:	4642      	mov	r2, r8
 8007c46:	464b      	mov	r3, r9
 8007c48:	4640      	mov	r0, r8
 8007c4a:	4649      	mov	r1, r9
 8007c4c:	f7f8 ff6e 	bl	8000b2c <__aeabi_dcmpun>
 8007c50:	b140      	cbz	r0, 8007c64 <_printf_float+0xe0>
 8007c52:	464b      	mov	r3, r9
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	bfbc      	itt	lt
 8007c58:	232d      	movlt	r3, #45	@ 0x2d
 8007c5a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007c5e:	4a7e      	ldr	r2, [pc, #504]	@ (8007e58 <_printf_float+0x2d4>)
 8007c60:	4b7e      	ldr	r3, [pc, #504]	@ (8007e5c <_printf_float+0x2d8>)
 8007c62:	e7d4      	b.n	8007c0e <_printf_float+0x8a>
 8007c64:	6863      	ldr	r3, [r4, #4]
 8007c66:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007c6a:	9206      	str	r2, [sp, #24]
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	d13b      	bne.n	8007ce8 <_printf_float+0x164>
 8007c70:	2306      	movs	r3, #6
 8007c72:	6063      	str	r3, [r4, #4]
 8007c74:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007c78:	2300      	movs	r3, #0
 8007c7a:	6022      	str	r2, [r4, #0]
 8007c7c:	9303      	str	r3, [sp, #12]
 8007c7e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007c80:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007c84:	ab09      	add	r3, sp, #36	@ 0x24
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	6861      	ldr	r1, [r4, #4]
 8007c8a:	ec49 8b10 	vmov	d0, r8, r9
 8007c8e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007c92:	4628      	mov	r0, r5
 8007c94:	f7ff fed6 	bl	8007a44 <__cvt>
 8007c98:	9b06      	ldr	r3, [sp, #24]
 8007c9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c9c:	2b47      	cmp	r3, #71	@ 0x47
 8007c9e:	4680      	mov	r8, r0
 8007ca0:	d129      	bne.n	8007cf6 <_printf_float+0x172>
 8007ca2:	1cc8      	adds	r0, r1, #3
 8007ca4:	db02      	blt.n	8007cac <_printf_float+0x128>
 8007ca6:	6863      	ldr	r3, [r4, #4]
 8007ca8:	4299      	cmp	r1, r3
 8007caa:	dd41      	ble.n	8007d30 <_printf_float+0x1ac>
 8007cac:	f1aa 0a02 	sub.w	sl, sl, #2
 8007cb0:	fa5f fa8a 	uxtb.w	sl, sl
 8007cb4:	3901      	subs	r1, #1
 8007cb6:	4652      	mov	r2, sl
 8007cb8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007cbc:	9109      	str	r1, [sp, #36]	@ 0x24
 8007cbe:	f7ff ff26 	bl	8007b0e <__exponent>
 8007cc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cc4:	1813      	adds	r3, r2, r0
 8007cc6:	2a01      	cmp	r2, #1
 8007cc8:	4681      	mov	r9, r0
 8007cca:	6123      	str	r3, [r4, #16]
 8007ccc:	dc02      	bgt.n	8007cd4 <_printf_float+0x150>
 8007cce:	6822      	ldr	r2, [r4, #0]
 8007cd0:	07d2      	lsls	r2, r2, #31
 8007cd2:	d501      	bpl.n	8007cd8 <_printf_float+0x154>
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	6123      	str	r3, [r4, #16]
 8007cd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d0a2      	beq.n	8007c26 <_printf_float+0xa2>
 8007ce0:	232d      	movs	r3, #45	@ 0x2d
 8007ce2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ce6:	e79e      	b.n	8007c26 <_printf_float+0xa2>
 8007ce8:	9a06      	ldr	r2, [sp, #24]
 8007cea:	2a47      	cmp	r2, #71	@ 0x47
 8007cec:	d1c2      	bne.n	8007c74 <_printf_float+0xf0>
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1c0      	bne.n	8007c74 <_printf_float+0xf0>
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e7bd      	b.n	8007c72 <_printf_float+0xee>
 8007cf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007cfa:	d9db      	bls.n	8007cb4 <_printf_float+0x130>
 8007cfc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007d00:	d118      	bne.n	8007d34 <_printf_float+0x1b0>
 8007d02:	2900      	cmp	r1, #0
 8007d04:	6863      	ldr	r3, [r4, #4]
 8007d06:	dd0b      	ble.n	8007d20 <_printf_float+0x19c>
 8007d08:	6121      	str	r1, [r4, #16]
 8007d0a:	b913      	cbnz	r3, 8007d12 <_printf_float+0x18e>
 8007d0c:	6822      	ldr	r2, [r4, #0]
 8007d0e:	07d0      	lsls	r0, r2, #31
 8007d10:	d502      	bpl.n	8007d18 <_printf_float+0x194>
 8007d12:	3301      	adds	r3, #1
 8007d14:	440b      	add	r3, r1
 8007d16:	6123      	str	r3, [r4, #16]
 8007d18:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007d1a:	f04f 0900 	mov.w	r9, #0
 8007d1e:	e7db      	b.n	8007cd8 <_printf_float+0x154>
 8007d20:	b913      	cbnz	r3, 8007d28 <_printf_float+0x1a4>
 8007d22:	6822      	ldr	r2, [r4, #0]
 8007d24:	07d2      	lsls	r2, r2, #31
 8007d26:	d501      	bpl.n	8007d2c <_printf_float+0x1a8>
 8007d28:	3302      	adds	r3, #2
 8007d2a:	e7f4      	b.n	8007d16 <_printf_float+0x192>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e7f2      	b.n	8007d16 <_printf_float+0x192>
 8007d30:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d36:	4299      	cmp	r1, r3
 8007d38:	db05      	blt.n	8007d46 <_printf_float+0x1c2>
 8007d3a:	6823      	ldr	r3, [r4, #0]
 8007d3c:	6121      	str	r1, [r4, #16]
 8007d3e:	07d8      	lsls	r0, r3, #31
 8007d40:	d5ea      	bpl.n	8007d18 <_printf_float+0x194>
 8007d42:	1c4b      	adds	r3, r1, #1
 8007d44:	e7e7      	b.n	8007d16 <_printf_float+0x192>
 8007d46:	2900      	cmp	r1, #0
 8007d48:	bfd4      	ite	le
 8007d4a:	f1c1 0202 	rsble	r2, r1, #2
 8007d4e:	2201      	movgt	r2, #1
 8007d50:	4413      	add	r3, r2
 8007d52:	e7e0      	b.n	8007d16 <_printf_float+0x192>
 8007d54:	6823      	ldr	r3, [r4, #0]
 8007d56:	055a      	lsls	r2, r3, #21
 8007d58:	d407      	bmi.n	8007d6a <_printf_float+0x1e6>
 8007d5a:	6923      	ldr	r3, [r4, #16]
 8007d5c:	4642      	mov	r2, r8
 8007d5e:	4631      	mov	r1, r6
 8007d60:	4628      	mov	r0, r5
 8007d62:	47b8      	blx	r7
 8007d64:	3001      	adds	r0, #1
 8007d66:	d12b      	bne.n	8007dc0 <_printf_float+0x23c>
 8007d68:	e767      	b.n	8007c3a <_printf_float+0xb6>
 8007d6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007d6e:	f240 80dd 	bls.w	8007f2c <_printf_float+0x3a8>
 8007d72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d76:	2200      	movs	r2, #0
 8007d78:	2300      	movs	r3, #0
 8007d7a:	f7f8 fea5 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	d033      	beq.n	8007dea <_printf_float+0x266>
 8007d82:	4a37      	ldr	r2, [pc, #220]	@ (8007e60 <_printf_float+0x2dc>)
 8007d84:	2301      	movs	r3, #1
 8007d86:	4631      	mov	r1, r6
 8007d88:	4628      	mov	r0, r5
 8007d8a:	47b8      	blx	r7
 8007d8c:	3001      	adds	r0, #1
 8007d8e:	f43f af54 	beq.w	8007c3a <_printf_float+0xb6>
 8007d92:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007d96:	4543      	cmp	r3, r8
 8007d98:	db02      	blt.n	8007da0 <_printf_float+0x21c>
 8007d9a:	6823      	ldr	r3, [r4, #0]
 8007d9c:	07d8      	lsls	r0, r3, #31
 8007d9e:	d50f      	bpl.n	8007dc0 <_printf_float+0x23c>
 8007da0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007da4:	4631      	mov	r1, r6
 8007da6:	4628      	mov	r0, r5
 8007da8:	47b8      	blx	r7
 8007daa:	3001      	adds	r0, #1
 8007dac:	f43f af45 	beq.w	8007c3a <_printf_float+0xb6>
 8007db0:	f04f 0900 	mov.w	r9, #0
 8007db4:	f108 38ff 	add.w	r8, r8, #4294967295
 8007db8:	f104 0a1a 	add.w	sl, r4, #26
 8007dbc:	45c8      	cmp	r8, r9
 8007dbe:	dc09      	bgt.n	8007dd4 <_printf_float+0x250>
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	079b      	lsls	r3, r3, #30
 8007dc4:	f100 8103 	bmi.w	8007fce <_printf_float+0x44a>
 8007dc8:	68e0      	ldr	r0, [r4, #12]
 8007dca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dcc:	4298      	cmp	r0, r3
 8007dce:	bfb8      	it	lt
 8007dd0:	4618      	movlt	r0, r3
 8007dd2:	e734      	b.n	8007c3e <_printf_float+0xba>
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	4652      	mov	r2, sl
 8007dd8:	4631      	mov	r1, r6
 8007dda:	4628      	mov	r0, r5
 8007ddc:	47b8      	blx	r7
 8007dde:	3001      	adds	r0, #1
 8007de0:	f43f af2b 	beq.w	8007c3a <_printf_float+0xb6>
 8007de4:	f109 0901 	add.w	r9, r9, #1
 8007de8:	e7e8      	b.n	8007dbc <_printf_float+0x238>
 8007dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	dc39      	bgt.n	8007e64 <_printf_float+0x2e0>
 8007df0:	4a1b      	ldr	r2, [pc, #108]	@ (8007e60 <_printf_float+0x2dc>)
 8007df2:	2301      	movs	r3, #1
 8007df4:	4631      	mov	r1, r6
 8007df6:	4628      	mov	r0, r5
 8007df8:	47b8      	blx	r7
 8007dfa:	3001      	adds	r0, #1
 8007dfc:	f43f af1d 	beq.w	8007c3a <_printf_float+0xb6>
 8007e00:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007e04:	ea59 0303 	orrs.w	r3, r9, r3
 8007e08:	d102      	bne.n	8007e10 <_printf_float+0x28c>
 8007e0a:	6823      	ldr	r3, [r4, #0]
 8007e0c:	07d9      	lsls	r1, r3, #31
 8007e0e:	d5d7      	bpl.n	8007dc0 <_printf_float+0x23c>
 8007e10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e14:	4631      	mov	r1, r6
 8007e16:	4628      	mov	r0, r5
 8007e18:	47b8      	blx	r7
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	f43f af0d 	beq.w	8007c3a <_printf_float+0xb6>
 8007e20:	f04f 0a00 	mov.w	sl, #0
 8007e24:	f104 0b1a 	add.w	fp, r4, #26
 8007e28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e2a:	425b      	negs	r3, r3
 8007e2c:	4553      	cmp	r3, sl
 8007e2e:	dc01      	bgt.n	8007e34 <_printf_float+0x2b0>
 8007e30:	464b      	mov	r3, r9
 8007e32:	e793      	b.n	8007d5c <_printf_float+0x1d8>
 8007e34:	2301      	movs	r3, #1
 8007e36:	465a      	mov	r2, fp
 8007e38:	4631      	mov	r1, r6
 8007e3a:	4628      	mov	r0, r5
 8007e3c:	47b8      	blx	r7
 8007e3e:	3001      	adds	r0, #1
 8007e40:	f43f aefb 	beq.w	8007c3a <_printf_float+0xb6>
 8007e44:	f10a 0a01 	add.w	sl, sl, #1
 8007e48:	e7ee      	b.n	8007e28 <_printf_float+0x2a4>
 8007e4a:	bf00      	nop
 8007e4c:	7fefffff 	.word	0x7fefffff
 8007e50:	0800c300 	.word	0x0800c300
 8007e54:	0800c2fc 	.word	0x0800c2fc
 8007e58:	0800c308 	.word	0x0800c308
 8007e5c:	0800c304 	.word	0x0800c304
 8007e60:	0800c30c 	.word	0x0800c30c
 8007e64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e6a:	4553      	cmp	r3, sl
 8007e6c:	bfa8      	it	ge
 8007e6e:	4653      	movge	r3, sl
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	4699      	mov	r9, r3
 8007e74:	dc36      	bgt.n	8007ee4 <_printf_float+0x360>
 8007e76:	f04f 0b00 	mov.w	fp, #0
 8007e7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e7e:	f104 021a 	add.w	r2, r4, #26
 8007e82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e84:	9306      	str	r3, [sp, #24]
 8007e86:	eba3 0309 	sub.w	r3, r3, r9
 8007e8a:	455b      	cmp	r3, fp
 8007e8c:	dc31      	bgt.n	8007ef2 <_printf_float+0x36e>
 8007e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e90:	459a      	cmp	sl, r3
 8007e92:	dc3a      	bgt.n	8007f0a <_printf_float+0x386>
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	07da      	lsls	r2, r3, #31
 8007e98:	d437      	bmi.n	8007f0a <_printf_float+0x386>
 8007e9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e9c:	ebaa 0903 	sub.w	r9, sl, r3
 8007ea0:	9b06      	ldr	r3, [sp, #24]
 8007ea2:	ebaa 0303 	sub.w	r3, sl, r3
 8007ea6:	4599      	cmp	r9, r3
 8007ea8:	bfa8      	it	ge
 8007eaa:	4699      	movge	r9, r3
 8007eac:	f1b9 0f00 	cmp.w	r9, #0
 8007eb0:	dc33      	bgt.n	8007f1a <_printf_float+0x396>
 8007eb2:	f04f 0800 	mov.w	r8, #0
 8007eb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007eba:	f104 0b1a 	add.w	fp, r4, #26
 8007ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ec0:	ebaa 0303 	sub.w	r3, sl, r3
 8007ec4:	eba3 0309 	sub.w	r3, r3, r9
 8007ec8:	4543      	cmp	r3, r8
 8007eca:	f77f af79 	ble.w	8007dc0 <_printf_float+0x23c>
 8007ece:	2301      	movs	r3, #1
 8007ed0:	465a      	mov	r2, fp
 8007ed2:	4631      	mov	r1, r6
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	47b8      	blx	r7
 8007ed8:	3001      	adds	r0, #1
 8007eda:	f43f aeae 	beq.w	8007c3a <_printf_float+0xb6>
 8007ede:	f108 0801 	add.w	r8, r8, #1
 8007ee2:	e7ec      	b.n	8007ebe <_printf_float+0x33a>
 8007ee4:	4642      	mov	r2, r8
 8007ee6:	4631      	mov	r1, r6
 8007ee8:	4628      	mov	r0, r5
 8007eea:	47b8      	blx	r7
 8007eec:	3001      	adds	r0, #1
 8007eee:	d1c2      	bne.n	8007e76 <_printf_float+0x2f2>
 8007ef0:	e6a3      	b.n	8007c3a <_printf_float+0xb6>
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	4631      	mov	r1, r6
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	9206      	str	r2, [sp, #24]
 8007efa:	47b8      	blx	r7
 8007efc:	3001      	adds	r0, #1
 8007efe:	f43f ae9c 	beq.w	8007c3a <_printf_float+0xb6>
 8007f02:	9a06      	ldr	r2, [sp, #24]
 8007f04:	f10b 0b01 	add.w	fp, fp, #1
 8007f08:	e7bb      	b.n	8007e82 <_printf_float+0x2fe>
 8007f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f0e:	4631      	mov	r1, r6
 8007f10:	4628      	mov	r0, r5
 8007f12:	47b8      	blx	r7
 8007f14:	3001      	adds	r0, #1
 8007f16:	d1c0      	bne.n	8007e9a <_printf_float+0x316>
 8007f18:	e68f      	b.n	8007c3a <_printf_float+0xb6>
 8007f1a:	9a06      	ldr	r2, [sp, #24]
 8007f1c:	464b      	mov	r3, r9
 8007f1e:	4442      	add	r2, r8
 8007f20:	4631      	mov	r1, r6
 8007f22:	4628      	mov	r0, r5
 8007f24:	47b8      	blx	r7
 8007f26:	3001      	adds	r0, #1
 8007f28:	d1c3      	bne.n	8007eb2 <_printf_float+0x32e>
 8007f2a:	e686      	b.n	8007c3a <_printf_float+0xb6>
 8007f2c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f30:	f1ba 0f01 	cmp.w	sl, #1
 8007f34:	dc01      	bgt.n	8007f3a <_printf_float+0x3b6>
 8007f36:	07db      	lsls	r3, r3, #31
 8007f38:	d536      	bpl.n	8007fa8 <_printf_float+0x424>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	4642      	mov	r2, r8
 8007f3e:	4631      	mov	r1, r6
 8007f40:	4628      	mov	r0, r5
 8007f42:	47b8      	blx	r7
 8007f44:	3001      	adds	r0, #1
 8007f46:	f43f ae78 	beq.w	8007c3a <_printf_float+0xb6>
 8007f4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f4e:	4631      	mov	r1, r6
 8007f50:	4628      	mov	r0, r5
 8007f52:	47b8      	blx	r7
 8007f54:	3001      	adds	r0, #1
 8007f56:	f43f ae70 	beq.w	8007c3a <_printf_float+0xb6>
 8007f5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f5e:	2200      	movs	r2, #0
 8007f60:	2300      	movs	r3, #0
 8007f62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f66:	f7f8 fdaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f6a:	b9c0      	cbnz	r0, 8007f9e <_printf_float+0x41a>
 8007f6c:	4653      	mov	r3, sl
 8007f6e:	f108 0201 	add.w	r2, r8, #1
 8007f72:	4631      	mov	r1, r6
 8007f74:	4628      	mov	r0, r5
 8007f76:	47b8      	blx	r7
 8007f78:	3001      	adds	r0, #1
 8007f7a:	d10c      	bne.n	8007f96 <_printf_float+0x412>
 8007f7c:	e65d      	b.n	8007c3a <_printf_float+0xb6>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	465a      	mov	r2, fp
 8007f82:	4631      	mov	r1, r6
 8007f84:	4628      	mov	r0, r5
 8007f86:	47b8      	blx	r7
 8007f88:	3001      	adds	r0, #1
 8007f8a:	f43f ae56 	beq.w	8007c3a <_printf_float+0xb6>
 8007f8e:	f108 0801 	add.w	r8, r8, #1
 8007f92:	45d0      	cmp	r8, sl
 8007f94:	dbf3      	blt.n	8007f7e <_printf_float+0x3fa>
 8007f96:	464b      	mov	r3, r9
 8007f98:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007f9c:	e6df      	b.n	8007d5e <_printf_float+0x1da>
 8007f9e:	f04f 0800 	mov.w	r8, #0
 8007fa2:	f104 0b1a 	add.w	fp, r4, #26
 8007fa6:	e7f4      	b.n	8007f92 <_printf_float+0x40e>
 8007fa8:	2301      	movs	r3, #1
 8007faa:	4642      	mov	r2, r8
 8007fac:	e7e1      	b.n	8007f72 <_printf_float+0x3ee>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	464a      	mov	r2, r9
 8007fb2:	4631      	mov	r1, r6
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	47b8      	blx	r7
 8007fb8:	3001      	adds	r0, #1
 8007fba:	f43f ae3e 	beq.w	8007c3a <_printf_float+0xb6>
 8007fbe:	f108 0801 	add.w	r8, r8, #1
 8007fc2:	68e3      	ldr	r3, [r4, #12]
 8007fc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fc6:	1a5b      	subs	r3, r3, r1
 8007fc8:	4543      	cmp	r3, r8
 8007fca:	dcf0      	bgt.n	8007fae <_printf_float+0x42a>
 8007fcc:	e6fc      	b.n	8007dc8 <_printf_float+0x244>
 8007fce:	f04f 0800 	mov.w	r8, #0
 8007fd2:	f104 0919 	add.w	r9, r4, #25
 8007fd6:	e7f4      	b.n	8007fc2 <_printf_float+0x43e>

08007fd8 <_printf_common>:
 8007fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fdc:	4616      	mov	r6, r2
 8007fde:	4698      	mov	r8, r3
 8007fe0:	688a      	ldr	r2, [r1, #8]
 8007fe2:	690b      	ldr	r3, [r1, #16]
 8007fe4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	bfb8      	it	lt
 8007fec:	4613      	movlt	r3, r2
 8007fee:	6033      	str	r3, [r6, #0]
 8007ff0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ff4:	4607      	mov	r7, r0
 8007ff6:	460c      	mov	r4, r1
 8007ff8:	b10a      	cbz	r2, 8007ffe <_printf_common+0x26>
 8007ffa:	3301      	adds	r3, #1
 8007ffc:	6033      	str	r3, [r6, #0]
 8007ffe:	6823      	ldr	r3, [r4, #0]
 8008000:	0699      	lsls	r1, r3, #26
 8008002:	bf42      	ittt	mi
 8008004:	6833      	ldrmi	r3, [r6, #0]
 8008006:	3302      	addmi	r3, #2
 8008008:	6033      	strmi	r3, [r6, #0]
 800800a:	6825      	ldr	r5, [r4, #0]
 800800c:	f015 0506 	ands.w	r5, r5, #6
 8008010:	d106      	bne.n	8008020 <_printf_common+0x48>
 8008012:	f104 0a19 	add.w	sl, r4, #25
 8008016:	68e3      	ldr	r3, [r4, #12]
 8008018:	6832      	ldr	r2, [r6, #0]
 800801a:	1a9b      	subs	r3, r3, r2
 800801c:	42ab      	cmp	r3, r5
 800801e:	dc26      	bgt.n	800806e <_printf_common+0x96>
 8008020:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008024:	6822      	ldr	r2, [r4, #0]
 8008026:	3b00      	subs	r3, #0
 8008028:	bf18      	it	ne
 800802a:	2301      	movne	r3, #1
 800802c:	0692      	lsls	r2, r2, #26
 800802e:	d42b      	bmi.n	8008088 <_printf_common+0xb0>
 8008030:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008034:	4641      	mov	r1, r8
 8008036:	4638      	mov	r0, r7
 8008038:	47c8      	blx	r9
 800803a:	3001      	adds	r0, #1
 800803c:	d01e      	beq.n	800807c <_printf_common+0xa4>
 800803e:	6823      	ldr	r3, [r4, #0]
 8008040:	6922      	ldr	r2, [r4, #16]
 8008042:	f003 0306 	and.w	r3, r3, #6
 8008046:	2b04      	cmp	r3, #4
 8008048:	bf02      	ittt	eq
 800804a:	68e5      	ldreq	r5, [r4, #12]
 800804c:	6833      	ldreq	r3, [r6, #0]
 800804e:	1aed      	subeq	r5, r5, r3
 8008050:	68a3      	ldr	r3, [r4, #8]
 8008052:	bf0c      	ite	eq
 8008054:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008058:	2500      	movne	r5, #0
 800805a:	4293      	cmp	r3, r2
 800805c:	bfc4      	itt	gt
 800805e:	1a9b      	subgt	r3, r3, r2
 8008060:	18ed      	addgt	r5, r5, r3
 8008062:	2600      	movs	r6, #0
 8008064:	341a      	adds	r4, #26
 8008066:	42b5      	cmp	r5, r6
 8008068:	d11a      	bne.n	80080a0 <_printf_common+0xc8>
 800806a:	2000      	movs	r0, #0
 800806c:	e008      	b.n	8008080 <_printf_common+0xa8>
 800806e:	2301      	movs	r3, #1
 8008070:	4652      	mov	r2, sl
 8008072:	4641      	mov	r1, r8
 8008074:	4638      	mov	r0, r7
 8008076:	47c8      	blx	r9
 8008078:	3001      	adds	r0, #1
 800807a:	d103      	bne.n	8008084 <_printf_common+0xac>
 800807c:	f04f 30ff 	mov.w	r0, #4294967295
 8008080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008084:	3501      	adds	r5, #1
 8008086:	e7c6      	b.n	8008016 <_printf_common+0x3e>
 8008088:	18e1      	adds	r1, r4, r3
 800808a:	1c5a      	adds	r2, r3, #1
 800808c:	2030      	movs	r0, #48	@ 0x30
 800808e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008092:	4422      	add	r2, r4
 8008094:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008098:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800809c:	3302      	adds	r3, #2
 800809e:	e7c7      	b.n	8008030 <_printf_common+0x58>
 80080a0:	2301      	movs	r3, #1
 80080a2:	4622      	mov	r2, r4
 80080a4:	4641      	mov	r1, r8
 80080a6:	4638      	mov	r0, r7
 80080a8:	47c8      	blx	r9
 80080aa:	3001      	adds	r0, #1
 80080ac:	d0e6      	beq.n	800807c <_printf_common+0xa4>
 80080ae:	3601      	adds	r6, #1
 80080b0:	e7d9      	b.n	8008066 <_printf_common+0x8e>
	...

080080b4 <_printf_i>:
 80080b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080b8:	7e0f      	ldrb	r7, [r1, #24]
 80080ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080bc:	2f78      	cmp	r7, #120	@ 0x78
 80080be:	4691      	mov	r9, r2
 80080c0:	4680      	mov	r8, r0
 80080c2:	460c      	mov	r4, r1
 80080c4:	469a      	mov	sl, r3
 80080c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080ca:	d807      	bhi.n	80080dc <_printf_i+0x28>
 80080cc:	2f62      	cmp	r7, #98	@ 0x62
 80080ce:	d80a      	bhi.n	80080e6 <_printf_i+0x32>
 80080d0:	2f00      	cmp	r7, #0
 80080d2:	f000 80d1 	beq.w	8008278 <_printf_i+0x1c4>
 80080d6:	2f58      	cmp	r7, #88	@ 0x58
 80080d8:	f000 80b8 	beq.w	800824c <_printf_i+0x198>
 80080dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80080e4:	e03a      	b.n	800815c <_printf_i+0xa8>
 80080e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80080ea:	2b15      	cmp	r3, #21
 80080ec:	d8f6      	bhi.n	80080dc <_printf_i+0x28>
 80080ee:	a101      	add	r1, pc, #4	@ (adr r1, 80080f4 <_printf_i+0x40>)
 80080f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080f4:	0800814d 	.word	0x0800814d
 80080f8:	08008161 	.word	0x08008161
 80080fc:	080080dd 	.word	0x080080dd
 8008100:	080080dd 	.word	0x080080dd
 8008104:	080080dd 	.word	0x080080dd
 8008108:	080080dd 	.word	0x080080dd
 800810c:	08008161 	.word	0x08008161
 8008110:	080080dd 	.word	0x080080dd
 8008114:	080080dd 	.word	0x080080dd
 8008118:	080080dd 	.word	0x080080dd
 800811c:	080080dd 	.word	0x080080dd
 8008120:	0800825f 	.word	0x0800825f
 8008124:	0800818b 	.word	0x0800818b
 8008128:	08008219 	.word	0x08008219
 800812c:	080080dd 	.word	0x080080dd
 8008130:	080080dd 	.word	0x080080dd
 8008134:	08008281 	.word	0x08008281
 8008138:	080080dd 	.word	0x080080dd
 800813c:	0800818b 	.word	0x0800818b
 8008140:	080080dd 	.word	0x080080dd
 8008144:	080080dd 	.word	0x080080dd
 8008148:	08008221 	.word	0x08008221
 800814c:	6833      	ldr	r3, [r6, #0]
 800814e:	1d1a      	adds	r2, r3, #4
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	6032      	str	r2, [r6, #0]
 8008154:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008158:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800815c:	2301      	movs	r3, #1
 800815e:	e09c      	b.n	800829a <_printf_i+0x1e6>
 8008160:	6833      	ldr	r3, [r6, #0]
 8008162:	6820      	ldr	r0, [r4, #0]
 8008164:	1d19      	adds	r1, r3, #4
 8008166:	6031      	str	r1, [r6, #0]
 8008168:	0606      	lsls	r6, r0, #24
 800816a:	d501      	bpl.n	8008170 <_printf_i+0xbc>
 800816c:	681d      	ldr	r5, [r3, #0]
 800816e:	e003      	b.n	8008178 <_printf_i+0xc4>
 8008170:	0645      	lsls	r5, r0, #25
 8008172:	d5fb      	bpl.n	800816c <_printf_i+0xb8>
 8008174:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008178:	2d00      	cmp	r5, #0
 800817a:	da03      	bge.n	8008184 <_printf_i+0xd0>
 800817c:	232d      	movs	r3, #45	@ 0x2d
 800817e:	426d      	negs	r5, r5
 8008180:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008184:	4858      	ldr	r0, [pc, #352]	@ (80082e8 <_printf_i+0x234>)
 8008186:	230a      	movs	r3, #10
 8008188:	e011      	b.n	80081ae <_printf_i+0xfa>
 800818a:	6821      	ldr	r1, [r4, #0]
 800818c:	6833      	ldr	r3, [r6, #0]
 800818e:	0608      	lsls	r0, r1, #24
 8008190:	f853 5b04 	ldr.w	r5, [r3], #4
 8008194:	d402      	bmi.n	800819c <_printf_i+0xe8>
 8008196:	0649      	lsls	r1, r1, #25
 8008198:	bf48      	it	mi
 800819a:	b2ad      	uxthmi	r5, r5
 800819c:	2f6f      	cmp	r7, #111	@ 0x6f
 800819e:	4852      	ldr	r0, [pc, #328]	@ (80082e8 <_printf_i+0x234>)
 80081a0:	6033      	str	r3, [r6, #0]
 80081a2:	bf14      	ite	ne
 80081a4:	230a      	movne	r3, #10
 80081a6:	2308      	moveq	r3, #8
 80081a8:	2100      	movs	r1, #0
 80081aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081ae:	6866      	ldr	r6, [r4, #4]
 80081b0:	60a6      	str	r6, [r4, #8]
 80081b2:	2e00      	cmp	r6, #0
 80081b4:	db05      	blt.n	80081c2 <_printf_i+0x10e>
 80081b6:	6821      	ldr	r1, [r4, #0]
 80081b8:	432e      	orrs	r6, r5
 80081ba:	f021 0104 	bic.w	r1, r1, #4
 80081be:	6021      	str	r1, [r4, #0]
 80081c0:	d04b      	beq.n	800825a <_printf_i+0x1a6>
 80081c2:	4616      	mov	r6, r2
 80081c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80081c8:	fb03 5711 	mls	r7, r3, r1, r5
 80081cc:	5dc7      	ldrb	r7, [r0, r7]
 80081ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081d2:	462f      	mov	r7, r5
 80081d4:	42bb      	cmp	r3, r7
 80081d6:	460d      	mov	r5, r1
 80081d8:	d9f4      	bls.n	80081c4 <_printf_i+0x110>
 80081da:	2b08      	cmp	r3, #8
 80081dc:	d10b      	bne.n	80081f6 <_printf_i+0x142>
 80081de:	6823      	ldr	r3, [r4, #0]
 80081e0:	07df      	lsls	r7, r3, #31
 80081e2:	d508      	bpl.n	80081f6 <_printf_i+0x142>
 80081e4:	6923      	ldr	r3, [r4, #16]
 80081e6:	6861      	ldr	r1, [r4, #4]
 80081e8:	4299      	cmp	r1, r3
 80081ea:	bfde      	ittt	le
 80081ec:	2330      	movle	r3, #48	@ 0x30
 80081ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80081f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80081f6:	1b92      	subs	r2, r2, r6
 80081f8:	6122      	str	r2, [r4, #16]
 80081fa:	f8cd a000 	str.w	sl, [sp]
 80081fe:	464b      	mov	r3, r9
 8008200:	aa03      	add	r2, sp, #12
 8008202:	4621      	mov	r1, r4
 8008204:	4640      	mov	r0, r8
 8008206:	f7ff fee7 	bl	8007fd8 <_printf_common>
 800820a:	3001      	adds	r0, #1
 800820c:	d14a      	bne.n	80082a4 <_printf_i+0x1f0>
 800820e:	f04f 30ff 	mov.w	r0, #4294967295
 8008212:	b004      	add	sp, #16
 8008214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008218:	6823      	ldr	r3, [r4, #0]
 800821a:	f043 0320 	orr.w	r3, r3, #32
 800821e:	6023      	str	r3, [r4, #0]
 8008220:	4832      	ldr	r0, [pc, #200]	@ (80082ec <_printf_i+0x238>)
 8008222:	2778      	movs	r7, #120	@ 0x78
 8008224:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008228:	6823      	ldr	r3, [r4, #0]
 800822a:	6831      	ldr	r1, [r6, #0]
 800822c:	061f      	lsls	r7, r3, #24
 800822e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008232:	d402      	bmi.n	800823a <_printf_i+0x186>
 8008234:	065f      	lsls	r7, r3, #25
 8008236:	bf48      	it	mi
 8008238:	b2ad      	uxthmi	r5, r5
 800823a:	6031      	str	r1, [r6, #0]
 800823c:	07d9      	lsls	r1, r3, #31
 800823e:	bf44      	itt	mi
 8008240:	f043 0320 	orrmi.w	r3, r3, #32
 8008244:	6023      	strmi	r3, [r4, #0]
 8008246:	b11d      	cbz	r5, 8008250 <_printf_i+0x19c>
 8008248:	2310      	movs	r3, #16
 800824a:	e7ad      	b.n	80081a8 <_printf_i+0xf4>
 800824c:	4826      	ldr	r0, [pc, #152]	@ (80082e8 <_printf_i+0x234>)
 800824e:	e7e9      	b.n	8008224 <_printf_i+0x170>
 8008250:	6823      	ldr	r3, [r4, #0]
 8008252:	f023 0320 	bic.w	r3, r3, #32
 8008256:	6023      	str	r3, [r4, #0]
 8008258:	e7f6      	b.n	8008248 <_printf_i+0x194>
 800825a:	4616      	mov	r6, r2
 800825c:	e7bd      	b.n	80081da <_printf_i+0x126>
 800825e:	6833      	ldr	r3, [r6, #0]
 8008260:	6825      	ldr	r5, [r4, #0]
 8008262:	6961      	ldr	r1, [r4, #20]
 8008264:	1d18      	adds	r0, r3, #4
 8008266:	6030      	str	r0, [r6, #0]
 8008268:	062e      	lsls	r6, r5, #24
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	d501      	bpl.n	8008272 <_printf_i+0x1be>
 800826e:	6019      	str	r1, [r3, #0]
 8008270:	e002      	b.n	8008278 <_printf_i+0x1c4>
 8008272:	0668      	lsls	r0, r5, #25
 8008274:	d5fb      	bpl.n	800826e <_printf_i+0x1ba>
 8008276:	8019      	strh	r1, [r3, #0]
 8008278:	2300      	movs	r3, #0
 800827a:	6123      	str	r3, [r4, #16]
 800827c:	4616      	mov	r6, r2
 800827e:	e7bc      	b.n	80081fa <_printf_i+0x146>
 8008280:	6833      	ldr	r3, [r6, #0]
 8008282:	1d1a      	adds	r2, r3, #4
 8008284:	6032      	str	r2, [r6, #0]
 8008286:	681e      	ldr	r6, [r3, #0]
 8008288:	6862      	ldr	r2, [r4, #4]
 800828a:	2100      	movs	r1, #0
 800828c:	4630      	mov	r0, r6
 800828e:	f7f7 ff9f 	bl	80001d0 <memchr>
 8008292:	b108      	cbz	r0, 8008298 <_printf_i+0x1e4>
 8008294:	1b80      	subs	r0, r0, r6
 8008296:	6060      	str	r0, [r4, #4]
 8008298:	6863      	ldr	r3, [r4, #4]
 800829a:	6123      	str	r3, [r4, #16]
 800829c:	2300      	movs	r3, #0
 800829e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082a2:	e7aa      	b.n	80081fa <_printf_i+0x146>
 80082a4:	6923      	ldr	r3, [r4, #16]
 80082a6:	4632      	mov	r2, r6
 80082a8:	4649      	mov	r1, r9
 80082aa:	4640      	mov	r0, r8
 80082ac:	47d0      	blx	sl
 80082ae:	3001      	adds	r0, #1
 80082b0:	d0ad      	beq.n	800820e <_printf_i+0x15a>
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	079b      	lsls	r3, r3, #30
 80082b6:	d413      	bmi.n	80082e0 <_printf_i+0x22c>
 80082b8:	68e0      	ldr	r0, [r4, #12]
 80082ba:	9b03      	ldr	r3, [sp, #12]
 80082bc:	4298      	cmp	r0, r3
 80082be:	bfb8      	it	lt
 80082c0:	4618      	movlt	r0, r3
 80082c2:	e7a6      	b.n	8008212 <_printf_i+0x15e>
 80082c4:	2301      	movs	r3, #1
 80082c6:	4632      	mov	r2, r6
 80082c8:	4649      	mov	r1, r9
 80082ca:	4640      	mov	r0, r8
 80082cc:	47d0      	blx	sl
 80082ce:	3001      	adds	r0, #1
 80082d0:	d09d      	beq.n	800820e <_printf_i+0x15a>
 80082d2:	3501      	adds	r5, #1
 80082d4:	68e3      	ldr	r3, [r4, #12]
 80082d6:	9903      	ldr	r1, [sp, #12]
 80082d8:	1a5b      	subs	r3, r3, r1
 80082da:	42ab      	cmp	r3, r5
 80082dc:	dcf2      	bgt.n	80082c4 <_printf_i+0x210>
 80082de:	e7eb      	b.n	80082b8 <_printf_i+0x204>
 80082e0:	2500      	movs	r5, #0
 80082e2:	f104 0619 	add.w	r6, r4, #25
 80082e6:	e7f5      	b.n	80082d4 <_printf_i+0x220>
 80082e8:	0800c30e 	.word	0x0800c30e
 80082ec:	0800c31f 	.word	0x0800c31f

080082f0 <_scanf_float>:
 80082f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	b087      	sub	sp, #28
 80082f6:	4691      	mov	r9, r2
 80082f8:	9303      	str	r3, [sp, #12]
 80082fa:	688b      	ldr	r3, [r1, #8]
 80082fc:	1e5a      	subs	r2, r3, #1
 80082fe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008302:	bf81      	itttt	hi
 8008304:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008308:	eb03 0b05 	addhi.w	fp, r3, r5
 800830c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008310:	608b      	strhi	r3, [r1, #8]
 8008312:	680b      	ldr	r3, [r1, #0]
 8008314:	460a      	mov	r2, r1
 8008316:	f04f 0500 	mov.w	r5, #0
 800831a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800831e:	f842 3b1c 	str.w	r3, [r2], #28
 8008322:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008326:	4680      	mov	r8, r0
 8008328:	460c      	mov	r4, r1
 800832a:	bf98      	it	ls
 800832c:	f04f 0b00 	movls.w	fp, #0
 8008330:	9201      	str	r2, [sp, #4]
 8008332:	4616      	mov	r6, r2
 8008334:	46aa      	mov	sl, r5
 8008336:	462f      	mov	r7, r5
 8008338:	9502      	str	r5, [sp, #8]
 800833a:	68a2      	ldr	r2, [r4, #8]
 800833c:	b15a      	cbz	r2, 8008356 <_scanf_float+0x66>
 800833e:	f8d9 3000 	ldr.w	r3, [r9]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	2b4e      	cmp	r3, #78	@ 0x4e
 8008346:	d863      	bhi.n	8008410 <_scanf_float+0x120>
 8008348:	2b40      	cmp	r3, #64	@ 0x40
 800834a:	d83b      	bhi.n	80083c4 <_scanf_float+0xd4>
 800834c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008350:	b2c8      	uxtb	r0, r1
 8008352:	280e      	cmp	r0, #14
 8008354:	d939      	bls.n	80083ca <_scanf_float+0xda>
 8008356:	b11f      	cbz	r7, 8008360 <_scanf_float+0x70>
 8008358:	6823      	ldr	r3, [r4, #0]
 800835a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800835e:	6023      	str	r3, [r4, #0]
 8008360:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008364:	f1ba 0f01 	cmp.w	sl, #1
 8008368:	f200 8114 	bhi.w	8008594 <_scanf_float+0x2a4>
 800836c:	9b01      	ldr	r3, [sp, #4]
 800836e:	429e      	cmp	r6, r3
 8008370:	f200 8105 	bhi.w	800857e <_scanf_float+0x28e>
 8008374:	2001      	movs	r0, #1
 8008376:	b007      	add	sp, #28
 8008378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800837c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008380:	2a0d      	cmp	r2, #13
 8008382:	d8e8      	bhi.n	8008356 <_scanf_float+0x66>
 8008384:	a101      	add	r1, pc, #4	@ (adr r1, 800838c <_scanf_float+0x9c>)
 8008386:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800838a:	bf00      	nop
 800838c:	080084d5 	.word	0x080084d5
 8008390:	08008357 	.word	0x08008357
 8008394:	08008357 	.word	0x08008357
 8008398:	08008357 	.word	0x08008357
 800839c:	08008531 	.word	0x08008531
 80083a0:	0800850b 	.word	0x0800850b
 80083a4:	08008357 	.word	0x08008357
 80083a8:	08008357 	.word	0x08008357
 80083ac:	080084e3 	.word	0x080084e3
 80083b0:	08008357 	.word	0x08008357
 80083b4:	08008357 	.word	0x08008357
 80083b8:	08008357 	.word	0x08008357
 80083bc:	08008357 	.word	0x08008357
 80083c0:	0800849f 	.word	0x0800849f
 80083c4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80083c8:	e7da      	b.n	8008380 <_scanf_float+0x90>
 80083ca:	290e      	cmp	r1, #14
 80083cc:	d8c3      	bhi.n	8008356 <_scanf_float+0x66>
 80083ce:	a001      	add	r0, pc, #4	@ (adr r0, 80083d4 <_scanf_float+0xe4>)
 80083d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80083d4:	0800848f 	.word	0x0800848f
 80083d8:	08008357 	.word	0x08008357
 80083dc:	0800848f 	.word	0x0800848f
 80083e0:	0800851f 	.word	0x0800851f
 80083e4:	08008357 	.word	0x08008357
 80083e8:	08008431 	.word	0x08008431
 80083ec:	08008475 	.word	0x08008475
 80083f0:	08008475 	.word	0x08008475
 80083f4:	08008475 	.word	0x08008475
 80083f8:	08008475 	.word	0x08008475
 80083fc:	08008475 	.word	0x08008475
 8008400:	08008475 	.word	0x08008475
 8008404:	08008475 	.word	0x08008475
 8008408:	08008475 	.word	0x08008475
 800840c:	08008475 	.word	0x08008475
 8008410:	2b6e      	cmp	r3, #110	@ 0x6e
 8008412:	d809      	bhi.n	8008428 <_scanf_float+0x138>
 8008414:	2b60      	cmp	r3, #96	@ 0x60
 8008416:	d8b1      	bhi.n	800837c <_scanf_float+0x8c>
 8008418:	2b54      	cmp	r3, #84	@ 0x54
 800841a:	d07b      	beq.n	8008514 <_scanf_float+0x224>
 800841c:	2b59      	cmp	r3, #89	@ 0x59
 800841e:	d19a      	bne.n	8008356 <_scanf_float+0x66>
 8008420:	2d07      	cmp	r5, #7
 8008422:	d198      	bne.n	8008356 <_scanf_float+0x66>
 8008424:	2508      	movs	r5, #8
 8008426:	e02f      	b.n	8008488 <_scanf_float+0x198>
 8008428:	2b74      	cmp	r3, #116	@ 0x74
 800842a:	d073      	beq.n	8008514 <_scanf_float+0x224>
 800842c:	2b79      	cmp	r3, #121	@ 0x79
 800842e:	e7f6      	b.n	800841e <_scanf_float+0x12e>
 8008430:	6821      	ldr	r1, [r4, #0]
 8008432:	05c8      	lsls	r0, r1, #23
 8008434:	d51e      	bpl.n	8008474 <_scanf_float+0x184>
 8008436:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800843a:	6021      	str	r1, [r4, #0]
 800843c:	3701      	adds	r7, #1
 800843e:	f1bb 0f00 	cmp.w	fp, #0
 8008442:	d003      	beq.n	800844c <_scanf_float+0x15c>
 8008444:	3201      	adds	r2, #1
 8008446:	f10b 3bff 	add.w	fp, fp, #4294967295
 800844a:	60a2      	str	r2, [r4, #8]
 800844c:	68a3      	ldr	r3, [r4, #8]
 800844e:	3b01      	subs	r3, #1
 8008450:	60a3      	str	r3, [r4, #8]
 8008452:	6923      	ldr	r3, [r4, #16]
 8008454:	3301      	adds	r3, #1
 8008456:	6123      	str	r3, [r4, #16]
 8008458:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800845c:	3b01      	subs	r3, #1
 800845e:	2b00      	cmp	r3, #0
 8008460:	f8c9 3004 	str.w	r3, [r9, #4]
 8008464:	f340 8082 	ble.w	800856c <_scanf_float+0x27c>
 8008468:	f8d9 3000 	ldr.w	r3, [r9]
 800846c:	3301      	adds	r3, #1
 800846e:	f8c9 3000 	str.w	r3, [r9]
 8008472:	e762      	b.n	800833a <_scanf_float+0x4a>
 8008474:	eb1a 0105 	adds.w	r1, sl, r5
 8008478:	f47f af6d 	bne.w	8008356 <_scanf_float+0x66>
 800847c:	6822      	ldr	r2, [r4, #0]
 800847e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008482:	6022      	str	r2, [r4, #0]
 8008484:	460d      	mov	r5, r1
 8008486:	468a      	mov	sl, r1
 8008488:	f806 3b01 	strb.w	r3, [r6], #1
 800848c:	e7de      	b.n	800844c <_scanf_float+0x15c>
 800848e:	6822      	ldr	r2, [r4, #0]
 8008490:	0610      	lsls	r0, r2, #24
 8008492:	f57f af60 	bpl.w	8008356 <_scanf_float+0x66>
 8008496:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800849a:	6022      	str	r2, [r4, #0]
 800849c:	e7f4      	b.n	8008488 <_scanf_float+0x198>
 800849e:	f1ba 0f00 	cmp.w	sl, #0
 80084a2:	d10c      	bne.n	80084be <_scanf_float+0x1ce>
 80084a4:	b977      	cbnz	r7, 80084c4 <_scanf_float+0x1d4>
 80084a6:	6822      	ldr	r2, [r4, #0]
 80084a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80084ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80084b0:	d108      	bne.n	80084c4 <_scanf_float+0x1d4>
 80084b2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80084b6:	6022      	str	r2, [r4, #0]
 80084b8:	f04f 0a01 	mov.w	sl, #1
 80084bc:	e7e4      	b.n	8008488 <_scanf_float+0x198>
 80084be:	f1ba 0f02 	cmp.w	sl, #2
 80084c2:	d050      	beq.n	8008566 <_scanf_float+0x276>
 80084c4:	2d01      	cmp	r5, #1
 80084c6:	d002      	beq.n	80084ce <_scanf_float+0x1de>
 80084c8:	2d04      	cmp	r5, #4
 80084ca:	f47f af44 	bne.w	8008356 <_scanf_float+0x66>
 80084ce:	3501      	adds	r5, #1
 80084d0:	b2ed      	uxtb	r5, r5
 80084d2:	e7d9      	b.n	8008488 <_scanf_float+0x198>
 80084d4:	f1ba 0f01 	cmp.w	sl, #1
 80084d8:	f47f af3d 	bne.w	8008356 <_scanf_float+0x66>
 80084dc:	f04f 0a02 	mov.w	sl, #2
 80084e0:	e7d2      	b.n	8008488 <_scanf_float+0x198>
 80084e2:	b975      	cbnz	r5, 8008502 <_scanf_float+0x212>
 80084e4:	2f00      	cmp	r7, #0
 80084e6:	f47f af37 	bne.w	8008358 <_scanf_float+0x68>
 80084ea:	6822      	ldr	r2, [r4, #0]
 80084ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80084f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80084f4:	f040 8103 	bne.w	80086fe <_scanf_float+0x40e>
 80084f8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80084fc:	6022      	str	r2, [r4, #0]
 80084fe:	2501      	movs	r5, #1
 8008500:	e7c2      	b.n	8008488 <_scanf_float+0x198>
 8008502:	2d03      	cmp	r5, #3
 8008504:	d0e3      	beq.n	80084ce <_scanf_float+0x1de>
 8008506:	2d05      	cmp	r5, #5
 8008508:	e7df      	b.n	80084ca <_scanf_float+0x1da>
 800850a:	2d02      	cmp	r5, #2
 800850c:	f47f af23 	bne.w	8008356 <_scanf_float+0x66>
 8008510:	2503      	movs	r5, #3
 8008512:	e7b9      	b.n	8008488 <_scanf_float+0x198>
 8008514:	2d06      	cmp	r5, #6
 8008516:	f47f af1e 	bne.w	8008356 <_scanf_float+0x66>
 800851a:	2507      	movs	r5, #7
 800851c:	e7b4      	b.n	8008488 <_scanf_float+0x198>
 800851e:	6822      	ldr	r2, [r4, #0]
 8008520:	0591      	lsls	r1, r2, #22
 8008522:	f57f af18 	bpl.w	8008356 <_scanf_float+0x66>
 8008526:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800852a:	6022      	str	r2, [r4, #0]
 800852c:	9702      	str	r7, [sp, #8]
 800852e:	e7ab      	b.n	8008488 <_scanf_float+0x198>
 8008530:	6822      	ldr	r2, [r4, #0]
 8008532:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008536:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800853a:	d005      	beq.n	8008548 <_scanf_float+0x258>
 800853c:	0550      	lsls	r0, r2, #21
 800853e:	f57f af0a 	bpl.w	8008356 <_scanf_float+0x66>
 8008542:	2f00      	cmp	r7, #0
 8008544:	f000 80db 	beq.w	80086fe <_scanf_float+0x40e>
 8008548:	0591      	lsls	r1, r2, #22
 800854a:	bf58      	it	pl
 800854c:	9902      	ldrpl	r1, [sp, #8]
 800854e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008552:	bf58      	it	pl
 8008554:	1a79      	subpl	r1, r7, r1
 8008556:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800855a:	bf58      	it	pl
 800855c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008560:	6022      	str	r2, [r4, #0]
 8008562:	2700      	movs	r7, #0
 8008564:	e790      	b.n	8008488 <_scanf_float+0x198>
 8008566:	f04f 0a03 	mov.w	sl, #3
 800856a:	e78d      	b.n	8008488 <_scanf_float+0x198>
 800856c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008570:	4649      	mov	r1, r9
 8008572:	4640      	mov	r0, r8
 8008574:	4798      	blx	r3
 8008576:	2800      	cmp	r0, #0
 8008578:	f43f aedf 	beq.w	800833a <_scanf_float+0x4a>
 800857c:	e6eb      	b.n	8008356 <_scanf_float+0x66>
 800857e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008582:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008586:	464a      	mov	r2, r9
 8008588:	4640      	mov	r0, r8
 800858a:	4798      	blx	r3
 800858c:	6923      	ldr	r3, [r4, #16]
 800858e:	3b01      	subs	r3, #1
 8008590:	6123      	str	r3, [r4, #16]
 8008592:	e6eb      	b.n	800836c <_scanf_float+0x7c>
 8008594:	1e6b      	subs	r3, r5, #1
 8008596:	2b06      	cmp	r3, #6
 8008598:	d824      	bhi.n	80085e4 <_scanf_float+0x2f4>
 800859a:	2d02      	cmp	r5, #2
 800859c:	d836      	bhi.n	800860c <_scanf_float+0x31c>
 800859e:	9b01      	ldr	r3, [sp, #4]
 80085a0:	429e      	cmp	r6, r3
 80085a2:	f67f aee7 	bls.w	8008374 <_scanf_float+0x84>
 80085a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085ae:	464a      	mov	r2, r9
 80085b0:	4640      	mov	r0, r8
 80085b2:	4798      	blx	r3
 80085b4:	6923      	ldr	r3, [r4, #16]
 80085b6:	3b01      	subs	r3, #1
 80085b8:	6123      	str	r3, [r4, #16]
 80085ba:	e7f0      	b.n	800859e <_scanf_float+0x2ae>
 80085bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085c0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80085c4:	464a      	mov	r2, r9
 80085c6:	4640      	mov	r0, r8
 80085c8:	4798      	blx	r3
 80085ca:	6923      	ldr	r3, [r4, #16]
 80085cc:	3b01      	subs	r3, #1
 80085ce:	6123      	str	r3, [r4, #16]
 80085d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085d4:	fa5f fa8a 	uxtb.w	sl, sl
 80085d8:	f1ba 0f02 	cmp.w	sl, #2
 80085dc:	d1ee      	bne.n	80085bc <_scanf_float+0x2cc>
 80085de:	3d03      	subs	r5, #3
 80085e0:	b2ed      	uxtb	r5, r5
 80085e2:	1b76      	subs	r6, r6, r5
 80085e4:	6823      	ldr	r3, [r4, #0]
 80085e6:	05da      	lsls	r2, r3, #23
 80085e8:	d530      	bpl.n	800864c <_scanf_float+0x35c>
 80085ea:	055b      	lsls	r3, r3, #21
 80085ec:	d511      	bpl.n	8008612 <_scanf_float+0x322>
 80085ee:	9b01      	ldr	r3, [sp, #4]
 80085f0:	429e      	cmp	r6, r3
 80085f2:	f67f aebf 	bls.w	8008374 <_scanf_float+0x84>
 80085f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085fe:	464a      	mov	r2, r9
 8008600:	4640      	mov	r0, r8
 8008602:	4798      	blx	r3
 8008604:	6923      	ldr	r3, [r4, #16]
 8008606:	3b01      	subs	r3, #1
 8008608:	6123      	str	r3, [r4, #16]
 800860a:	e7f0      	b.n	80085ee <_scanf_float+0x2fe>
 800860c:	46aa      	mov	sl, r5
 800860e:	46b3      	mov	fp, r6
 8008610:	e7de      	b.n	80085d0 <_scanf_float+0x2e0>
 8008612:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008616:	6923      	ldr	r3, [r4, #16]
 8008618:	2965      	cmp	r1, #101	@ 0x65
 800861a:	f103 33ff 	add.w	r3, r3, #4294967295
 800861e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008622:	6123      	str	r3, [r4, #16]
 8008624:	d00c      	beq.n	8008640 <_scanf_float+0x350>
 8008626:	2945      	cmp	r1, #69	@ 0x45
 8008628:	d00a      	beq.n	8008640 <_scanf_float+0x350>
 800862a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800862e:	464a      	mov	r2, r9
 8008630:	4640      	mov	r0, r8
 8008632:	4798      	blx	r3
 8008634:	6923      	ldr	r3, [r4, #16]
 8008636:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800863a:	3b01      	subs	r3, #1
 800863c:	1eb5      	subs	r5, r6, #2
 800863e:	6123      	str	r3, [r4, #16]
 8008640:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008644:	464a      	mov	r2, r9
 8008646:	4640      	mov	r0, r8
 8008648:	4798      	blx	r3
 800864a:	462e      	mov	r6, r5
 800864c:	6822      	ldr	r2, [r4, #0]
 800864e:	f012 0210 	ands.w	r2, r2, #16
 8008652:	d001      	beq.n	8008658 <_scanf_float+0x368>
 8008654:	2000      	movs	r0, #0
 8008656:	e68e      	b.n	8008376 <_scanf_float+0x86>
 8008658:	7032      	strb	r2, [r6, #0]
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008660:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008664:	d125      	bne.n	80086b2 <_scanf_float+0x3c2>
 8008666:	9b02      	ldr	r3, [sp, #8]
 8008668:	429f      	cmp	r7, r3
 800866a:	d00a      	beq.n	8008682 <_scanf_float+0x392>
 800866c:	1bda      	subs	r2, r3, r7
 800866e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008672:	429e      	cmp	r6, r3
 8008674:	bf28      	it	cs
 8008676:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800867a:	4922      	ldr	r1, [pc, #136]	@ (8008704 <_scanf_float+0x414>)
 800867c:	4630      	mov	r0, r6
 800867e:	f000 f907 	bl	8008890 <siprintf>
 8008682:	9901      	ldr	r1, [sp, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	4640      	mov	r0, r8
 8008688:	f002 fc5e 	bl	800af48 <_strtod_r>
 800868c:	9b03      	ldr	r3, [sp, #12]
 800868e:	6821      	ldr	r1, [r4, #0]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f011 0f02 	tst.w	r1, #2
 8008696:	ec57 6b10 	vmov	r6, r7, d0
 800869a:	f103 0204 	add.w	r2, r3, #4
 800869e:	d015      	beq.n	80086cc <_scanf_float+0x3dc>
 80086a0:	9903      	ldr	r1, [sp, #12]
 80086a2:	600a      	str	r2, [r1, #0]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	e9c3 6700 	strd	r6, r7, [r3]
 80086aa:	68e3      	ldr	r3, [r4, #12]
 80086ac:	3301      	adds	r3, #1
 80086ae:	60e3      	str	r3, [r4, #12]
 80086b0:	e7d0      	b.n	8008654 <_scanf_float+0x364>
 80086b2:	9b04      	ldr	r3, [sp, #16]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d0e4      	beq.n	8008682 <_scanf_float+0x392>
 80086b8:	9905      	ldr	r1, [sp, #20]
 80086ba:	230a      	movs	r3, #10
 80086bc:	3101      	adds	r1, #1
 80086be:	4640      	mov	r0, r8
 80086c0:	f002 fcc2 	bl	800b048 <_strtol_r>
 80086c4:	9b04      	ldr	r3, [sp, #16]
 80086c6:	9e05      	ldr	r6, [sp, #20]
 80086c8:	1ac2      	subs	r2, r0, r3
 80086ca:	e7d0      	b.n	800866e <_scanf_float+0x37e>
 80086cc:	f011 0f04 	tst.w	r1, #4
 80086d0:	9903      	ldr	r1, [sp, #12]
 80086d2:	600a      	str	r2, [r1, #0]
 80086d4:	d1e6      	bne.n	80086a4 <_scanf_float+0x3b4>
 80086d6:	681d      	ldr	r5, [r3, #0]
 80086d8:	4632      	mov	r2, r6
 80086da:	463b      	mov	r3, r7
 80086dc:	4630      	mov	r0, r6
 80086de:	4639      	mov	r1, r7
 80086e0:	f7f8 fa24 	bl	8000b2c <__aeabi_dcmpun>
 80086e4:	b128      	cbz	r0, 80086f2 <_scanf_float+0x402>
 80086e6:	4808      	ldr	r0, [pc, #32]	@ (8008708 <_scanf_float+0x418>)
 80086e8:	f000 fa24 	bl	8008b34 <nanf>
 80086ec:	ed85 0a00 	vstr	s0, [r5]
 80086f0:	e7db      	b.n	80086aa <_scanf_float+0x3ba>
 80086f2:	4630      	mov	r0, r6
 80086f4:	4639      	mov	r1, r7
 80086f6:	f7f8 fa77 	bl	8000be8 <__aeabi_d2f>
 80086fa:	6028      	str	r0, [r5, #0]
 80086fc:	e7d5      	b.n	80086aa <_scanf_float+0x3ba>
 80086fe:	2700      	movs	r7, #0
 8008700:	e62e      	b.n	8008360 <_scanf_float+0x70>
 8008702:	bf00      	nop
 8008704:	0800c330 	.word	0x0800c330
 8008708:	0800c471 	.word	0x0800c471

0800870c <std>:
 800870c:	2300      	movs	r3, #0
 800870e:	b510      	push	{r4, lr}
 8008710:	4604      	mov	r4, r0
 8008712:	e9c0 3300 	strd	r3, r3, [r0]
 8008716:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800871a:	6083      	str	r3, [r0, #8]
 800871c:	8181      	strh	r1, [r0, #12]
 800871e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008720:	81c2      	strh	r2, [r0, #14]
 8008722:	6183      	str	r3, [r0, #24]
 8008724:	4619      	mov	r1, r3
 8008726:	2208      	movs	r2, #8
 8008728:	305c      	adds	r0, #92	@ 0x5c
 800872a:	f000 f916 	bl	800895a <memset>
 800872e:	4b0d      	ldr	r3, [pc, #52]	@ (8008764 <std+0x58>)
 8008730:	6263      	str	r3, [r4, #36]	@ 0x24
 8008732:	4b0d      	ldr	r3, [pc, #52]	@ (8008768 <std+0x5c>)
 8008734:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008736:	4b0d      	ldr	r3, [pc, #52]	@ (800876c <std+0x60>)
 8008738:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800873a:	4b0d      	ldr	r3, [pc, #52]	@ (8008770 <std+0x64>)
 800873c:	6323      	str	r3, [r4, #48]	@ 0x30
 800873e:	4b0d      	ldr	r3, [pc, #52]	@ (8008774 <std+0x68>)
 8008740:	6224      	str	r4, [r4, #32]
 8008742:	429c      	cmp	r4, r3
 8008744:	d006      	beq.n	8008754 <std+0x48>
 8008746:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800874a:	4294      	cmp	r4, r2
 800874c:	d002      	beq.n	8008754 <std+0x48>
 800874e:	33d0      	adds	r3, #208	@ 0xd0
 8008750:	429c      	cmp	r4, r3
 8008752:	d105      	bne.n	8008760 <std+0x54>
 8008754:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800875c:	f000 b9d8 	b.w	8008b10 <__retarget_lock_init_recursive>
 8008760:	bd10      	pop	{r4, pc}
 8008762:	bf00      	nop
 8008764:	080088d5 	.word	0x080088d5
 8008768:	080088f7 	.word	0x080088f7
 800876c:	0800892f 	.word	0x0800892f
 8008770:	08008953 	.word	0x08008953
 8008774:	200046b4 	.word	0x200046b4

08008778 <stdio_exit_handler>:
 8008778:	4a02      	ldr	r2, [pc, #8]	@ (8008784 <stdio_exit_handler+0xc>)
 800877a:	4903      	ldr	r1, [pc, #12]	@ (8008788 <stdio_exit_handler+0x10>)
 800877c:	4803      	ldr	r0, [pc, #12]	@ (800878c <stdio_exit_handler+0x14>)
 800877e:	f000 b869 	b.w	8008854 <_fwalk_sglue>
 8008782:	bf00      	nop
 8008784:	20000014 	.word	0x20000014
 8008788:	0800b405 	.word	0x0800b405
 800878c:	20000024 	.word	0x20000024

08008790 <cleanup_stdio>:
 8008790:	6841      	ldr	r1, [r0, #4]
 8008792:	4b0c      	ldr	r3, [pc, #48]	@ (80087c4 <cleanup_stdio+0x34>)
 8008794:	4299      	cmp	r1, r3
 8008796:	b510      	push	{r4, lr}
 8008798:	4604      	mov	r4, r0
 800879a:	d001      	beq.n	80087a0 <cleanup_stdio+0x10>
 800879c:	f002 fe32 	bl	800b404 <_fflush_r>
 80087a0:	68a1      	ldr	r1, [r4, #8]
 80087a2:	4b09      	ldr	r3, [pc, #36]	@ (80087c8 <cleanup_stdio+0x38>)
 80087a4:	4299      	cmp	r1, r3
 80087a6:	d002      	beq.n	80087ae <cleanup_stdio+0x1e>
 80087a8:	4620      	mov	r0, r4
 80087aa:	f002 fe2b 	bl	800b404 <_fflush_r>
 80087ae:	68e1      	ldr	r1, [r4, #12]
 80087b0:	4b06      	ldr	r3, [pc, #24]	@ (80087cc <cleanup_stdio+0x3c>)
 80087b2:	4299      	cmp	r1, r3
 80087b4:	d004      	beq.n	80087c0 <cleanup_stdio+0x30>
 80087b6:	4620      	mov	r0, r4
 80087b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087bc:	f002 be22 	b.w	800b404 <_fflush_r>
 80087c0:	bd10      	pop	{r4, pc}
 80087c2:	bf00      	nop
 80087c4:	200046b4 	.word	0x200046b4
 80087c8:	2000471c 	.word	0x2000471c
 80087cc:	20004784 	.word	0x20004784

080087d0 <global_stdio_init.part.0>:
 80087d0:	b510      	push	{r4, lr}
 80087d2:	4b0b      	ldr	r3, [pc, #44]	@ (8008800 <global_stdio_init.part.0+0x30>)
 80087d4:	4c0b      	ldr	r4, [pc, #44]	@ (8008804 <global_stdio_init.part.0+0x34>)
 80087d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008808 <global_stdio_init.part.0+0x38>)
 80087d8:	601a      	str	r2, [r3, #0]
 80087da:	4620      	mov	r0, r4
 80087dc:	2200      	movs	r2, #0
 80087de:	2104      	movs	r1, #4
 80087e0:	f7ff ff94 	bl	800870c <std>
 80087e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80087e8:	2201      	movs	r2, #1
 80087ea:	2109      	movs	r1, #9
 80087ec:	f7ff ff8e 	bl	800870c <std>
 80087f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80087f4:	2202      	movs	r2, #2
 80087f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087fa:	2112      	movs	r1, #18
 80087fc:	f7ff bf86 	b.w	800870c <std>
 8008800:	200047ec 	.word	0x200047ec
 8008804:	200046b4 	.word	0x200046b4
 8008808:	08008779 	.word	0x08008779

0800880c <__sfp_lock_acquire>:
 800880c:	4801      	ldr	r0, [pc, #4]	@ (8008814 <__sfp_lock_acquire+0x8>)
 800880e:	f000 b980 	b.w	8008b12 <__retarget_lock_acquire_recursive>
 8008812:	bf00      	nop
 8008814:	200047f5 	.word	0x200047f5

08008818 <__sfp_lock_release>:
 8008818:	4801      	ldr	r0, [pc, #4]	@ (8008820 <__sfp_lock_release+0x8>)
 800881a:	f000 b97b 	b.w	8008b14 <__retarget_lock_release_recursive>
 800881e:	bf00      	nop
 8008820:	200047f5 	.word	0x200047f5

08008824 <__sinit>:
 8008824:	b510      	push	{r4, lr}
 8008826:	4604      	mov	r4, r0
 8008828:	f7ff fff0 	bl	800880c <__sfp_lock_acquire>
 800882c:	6a23      	ldr	r3, [r4, #32]
 800882e:	b11b      	cbz	r3, 8008838 <__sinit+0x14>
 8008830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008834:	f7ff bff0 	b.w	8008818 <__sfp_lock_release>
 8008838:	4b04      	ldr	r3, [pc, #16]	@ (800884c <__sinit+0x28>)
 800883a:	6223      	str	r3, [r4, #32]
 800883c:	4b04      	ldr	r3, [pc, #16]	@ (8008850 <__sinit+0x2c>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d1f5      	bne.n	8008830 <__sinit+0xc>
 8008844:	f7ff ffc4 	bl	80087d0 <global_stdio_init.part.0>
 8008848:	e7f2      	b.n	8008830 <__sinit+0xc>
 800884a:	bf00      	nop
 800884c:	08008791 	.word	0x08008791
 8008850:	200047ec 	.word	0x200047ec

08008854 <_fwalk_sglue>:
 8008854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008858:	4607      	mov	r7, r0
 800885a:	4688      	mov	r8, r1
 800885c:	4614      	mov	r4, r2
 800885e:	2600      	movs	r6, #0
 8008860:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008864:	f1b9 0901 	subs.w	r9, r9, #1
 8008868:	d505      	bpl.n	8008876 <_fwalk_sglue+0x22>
 800886a:	6824      	ldr	r4, [r4, #0]
 800886c:	2c00      	cmp	r4, #0
 800886e:	d1f7      	bne.n	8008860 <_fwalk_sglue+0xc>
 8008870:	4630      	mov	r0, r6
 8008872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008876:	89ab      	ldrh	r3, [r5, #12]
 8008878:	2b01      	cmp	r3, #1
 800887a:	d907      	bls.n	800888c <_fwalk_sglue+0x38>
 800887c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008880:	3301      	adds	r3, #1
 8008882:	d003      	beq.n	800888c <_fwalk_sglue+0x38>
 8008884:	4629      	mov	r1, r5
 8008886:	4638      	mov	r0, r7
 8008888:	47c0      	blx	r8
 800888a:	4306      	orrs	r6, r0
 800888c:	3568      	adds	r5, #104	@ 0x68
 800888e:	e7e9      	b.n	8008864 <_fwalk_sglue+0x10>

08008890 <siprintf>:
 8008890:	b40e      	push	{r1, r2, r3}
 8008892:	b510      	push	{r4, lr}
 8008894:	b09d      	sub	sp, #116	@ 0x74
 8008896:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008898:	9002      	str	r0, [sp, #8]
 800889a:	9006      	str	r0, [sp, #24]
 800889c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80088a0:	480a      	ldr	r0, [pc, #40]	@ (80088cc <siprintf+0x3c>)
 80088a2:	9107      	str	r1, [sp, #28]
 80088a4:	9104      	str	r1, [sp, #16]
 80088a6:	490a      	ldr	r1, [pc, #40]	@ (80088d0 <siprintf+0x40>)
 80088a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ac:	9105      	str	r1, [sp, #20]
 80088ae:	2400      	movs	r4, #0
 80088b0:	a902      	add	r1, sp, #8
 80088b2:	6800      	ldr	r0, [r0, #0]
 80088b4:	9301      	str	r3, [sp, #4]
 80088b6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80088b8:	f002 fc24 	bl	800b104 <_svfiprintf_r>
 80088bc:	9b02      	ldr	r3, [sp, #8]
 80088be:	701c      	strb	r4, [r3, #0]
 80088c0:	b01d      	add	sp, #116	@ 0x74
 80088c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088c6:	b003      	add	sp, #12
 80088c8:	4770      	bx	lr
 80088ca:	bf00      	nop
 80088cc:	20000020 	.word	0x20000020
 80088d0:	ffff0208 	.word	0xffff0208

080088d4 <__sread>:
 80088d4:	b510      	push	{r4, lr}
 80088d6:	460c      	mov	r4, r1
 80088d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088dc:	f000 f8ca 	bl	8008a74 <_read_r>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	bfab      	itete	ge
 80088e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80088e6:	89a3      	ldrhlt	r3, [r4, #12]
 80088e8:	181b      	addge	r3, r3, r0
 80088ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80088ee:	bfac      	ite	ge
 80088f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80088f2:	81a3      	strhlt	r3, [r4, #12]
 80088f4:	bd10      	pop	{r4, pc}

080088f6 <__swrite>:
 80088f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088fa:	461f      	mov	r7, r3
 80088fc:	898b      	ldrh	r3, [r1, #12]
 80088fe:	05db      	lsls	r3, r3, #23
 8008900:	4605      	mov	r5, r0
 8008902:	460c      	mov	r4, r1
 8008904:	4616      	mov	r6, r2
 8008906:	d505      	bpl.n	8008914 <__swrite+0x1e>
 8008908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800890c:	2302      	movs	r3, #2
 800890e:	2200      	movs	r2, #0
 8008910:	f000 f89e 	bl	8008a50 <_lseek_r>
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800891a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800891e:	81a3      	strh	r3, [r4, #12]
 8008920:	4632      	mov	r2, r6
 8008922:	463b      	mov	r3, r7
 8008924:	4628      	mov	r0, r5
 8008926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800892a:	f000 b8b5 	b.w	8008a98 <_write_r>

0800892e <__sseek>:
 800892e:	b510      	push	{r4, lr}
 8008930:	460c      	mov	r4, r1
 8008932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008936:	f000 f88b 	bl	8008a50 <_lseek_r>
 800893a:	1c43      	adds	r3, r0, #1
 800893c:	89a3      	ldrh	r3, [r4, #12]
 800893e:	bf15      	itete	ne
 8008940:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008942:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008946:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800894a:	81a3      	strheq	r3, [r4, #12]
 800894c:	bf18      	it	ne
 800894e:	81a3      	strhne	r3, [r4, #12]
 8008950:	bd10      	pop	{r4, pc}

08008952 <__sclose>:
 8008952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008956:	f000 b80d 	b.w	8008974 <_close_r>

0800895a <memset>:
 800895a:	4402      	add	r2, r0
 800895c:	4603      	mov	r3, r0
 800895e:	4293      	cmp	r3, r2
 8008960:	d100      	bne.n	8008964 <memset+0xa>
 8008962:	4770      	bx	lr
 8008964:	f803 1b01 	strb.w	r1, [r3], #1
 8008968:	e7f9      	b.n	800895e <memset+0x4>
	...

0800896c <_localeconv_r>:
 800896c:	4800      	ldr	r0, [pc, #0]	@ (8008970 <_localeconv_r+0x4>)
 800896e:	4770      	bx	lr
 8008970:	20000160 	.word	0x20000160

08008974 <_close_r>:
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	4d06      	ldr	r5, [pc, #24]	@ (8008990 <_close_r+0x1c>)
 8008978:	2300      	movs	r3, #0
 800897a:	4604      	mov	r4, r0
 800897c:	4608      	mov	r0, r1
 800897e:	602b      	str	r3, [r5, #0]
 8008980:	f7f9 fa6c 	bl	8001e5c <_close>
 8008984:	1c43      	adds	r3, r0, #1
 8008986:	d102      	bne.n	800898e <_close_r+0x1a>
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	b103      	cbz	r3, 800898e <_close_r+0x1a>
 800898c:	6023      	str	r3, [r4, #0]
 800898e:	bd38      	pop	{r3, r4, r5, pc}
 8008990:	200047f0 	.word	0x200047f0

08008994 <_reclaim_reent>:
 8008994:	4b2d      	ldr	r3, [pc, #180]	@ (8008a4c <_reclaim_reent+0xb8>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4283      	cmp	r3, r0
 800899a:	b570      	push	{r4, r5, r6, lr}
 800899c:	4604      	mov	r4, r0
 800899e:	d053      	beq.n	8008a48 <_reclaim_reent+0xb4>
 80089a0:	69c3      	ldr	r3, [r0, #28]
 80089a2:	b31b      	cbz	r3, 80089ec <_reclaim_reent+0x58>
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	b163      	cbz	r3, 80089c2 <_reclaim_reent+0x2e>
 80089a8:	2500      	movs	r5, #0
 80089aa:	69e3      	ldr	r3, [r4, #28]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	5959      	ldr	r1, [r3, r5]
 80089b0:	b9b1      	cbnz	r1, 80089e0 <_reclaim_reent+0x4c>
 80089b2:	3504      	adds	r5, #4
 80089b4:	2d80      	cmp	r5, #128	@ 0x80
 80089b6:	d1f8      	bne.n	80089aa <_reclaim_reent+0x16>
 80089b8:	69e3      	ldr	r3, [r4, #28]
 80089ba:	4620      	mov	r0, r4
 80089bc:	68d9      	ldr	r1, [r3, #12]
 80089be:	f000 ff17 	bl	80097f0 <_free_r>
 80089c2:	69e3      	ldr	r3, [r4, #28]
 80089c4:	6819      	ldr	r1, [r3, #0]
 80089c6:	b111      	cbz	r1, 80089ce <_reclaim_reent+0x3a>
 80089c8:	4620      	mov	r0, r4
 80089ca:	f000 ff11 	bl	80097f0 <_free_r>
 80089ce:	69e3      	ldr	r3, [r4, #28]
 80089d0:	689d      	ldr	r5, [r3, #8]
 80089d2:	b15d      	cbz	r5, 80089ec <_reclaim_reent+0x58>
 80089d4:	4629      	mov	r1, r5
 80089d6:	4620      	mov	r0, r4
 80089d8:	682d      	ldr	r5, [r5, #0]
 80089da:	f000 ff09 	bl	80097f0 <_free_r>
 80089de:	e7f8      	b.n	80089d2 <_reclaim_reent+0x3e>
 80089e0:	680e      	ldr	r6, [r1, #0]
 80089e2:	4620      	mov	r0, r4
 80089e4:	f000 ff04 	bl	80097f0 <_free_r>
 80089e8:	4631      	mov	r1, r6
 80089ea:	e7e1      	b.n	80089b0 <_reclaim_reent+0x1c>
 80089ec:	6961      	ldr	r1, [r4, #20]
 80089ee:	b111      	cbz	r1, 80089f6 <_reclaim_reent+0x62>
 80089f0:	4620      	mov	r0, r4
 80089f2:	f000 fefd 	bl	80097f0 <_free_r>
 80089f6:	69e1      	ldr	r1, [r4, #28]
 80089f8:	b111      	cbz	r1, 8008a00 <_reclaim_reent+0x6c>
 80089fa:	4620      	mov	r0, r4
 80089fc:	f000 fef8 	bl	80097f0 <_free_r>
 8008a00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008a02:	b111      	cbz	r1, 8008a0a <_reclaim_reent+0x76>
 8008a04:	4620      	mov	r0, r4
 8008a06:	f000 fef3 	bl	80097f0 <_free_r>
 8008a0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a0c:	b111      	cbz	r1, 8008a14 <_reclaim_reent+0x80>
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f000 feee 	bl	80097f0 <_free_r>
 8008a14:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008a16:	b111      	cbz	r1, 8008a1e <_reclaim_reent+0x8a>
 8008a18:	4620      	mov	r0, r4
 8008a1a:	f000 fee9 	bl	80097f0 <_free_r>
 8008a1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008a20:	b111      	cbz	r1, 8008a28 <_reclaim_reent+0x94>
 8008a22:	4620      	mov	r0, r4
 8008a24:	f000 fee4 	bl	80097f0 <_free_r>
 8008a28:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008a2a:	b111      	cbz	r1, 8008a32 <_reclaim_reent+0x9e>
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	f000 fedf 	bl	80097f0 <_free_r>
 8008a32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008a34:	b111      	cbz	r1, 8008a3c <_reclaim_reent+0xa8>
 8008a36:	4620      	mov	r0, r4
 8008a38:	f000 feda 	bl	80097f0 <_free_r>
 8008a3c:	6a23      	ldr	r3, [r4, #32]
 8008a3e:	b11b      	cbz	r3, 8008a48 <_reclaim_reent+0xb4>
 8008a40:	4620      	mov	r0, r4
 8008a42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008a46:	4718      	bx	r3
 8008a48:	bd70      	pop	{r4, r5, r6, pc}
 8008a4a:	bf00      	nop
 8008a4c:	20000020 	.word	0x20000020

08008a50 <_lseek_r>:
 8008a50:	b538      	push	{r3, r4, r5, lr}
 8008a52:	4d07      	ldr	r5, [pc, #28]	@ (8008a70 <_lseek_r+0x20>)
 8008a54:	4604      	mov	r4, r0
 8008a56:	4608      	mov	r0, r1
 8008a58:	4611      	mov	r1, r2
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	602a      	str	r2, [r5, #0]
 8008a5e:	461a      	mov	r2, r3
 8008a60:	f7f9 fa23 	bl	8001eaa <_lseek>
 8008a64:	1c43      	adds	r3, r0, #1
 8008a66:	d102      	bne.n	8008a6e <_lseek_r+0x1e>
 8008a68:	682b      	ldr	r3, [r5, #0]
 8008a6a:	b103      	cbz	r3, 8008a6e <_lseek_r+0x1e>
 8008a6c:	6023      	str	r3, [r4, #0]
 8008a6e:	bd38      	pop	{r3, r4, r5, pc}
 8008a70:	200047f0 	.word	0x200047f0

08008a74 <_read_r>:
 8008a74:	b538      	push	{r3, r4, r5, lr}
 8008a76:	4d07      	ldr	r5, [pc, #28]	@ (8008a94 <_read_r+0x20>)
 8008a78:	4604      	mov	r4, r0
 8008a7a:	4608      	mov	r0, r1
 8008a7c:	4611      	mov	r1, r2
 8008a7e:	2200      	movs	r2, #0
 8008a80:	602a      	str	r2, [r5, #0]
 8008a82:	461a      	mov	r2, r3
 8008a84:	f7f9 f9b1 	bl	8001dea <_read>
 8008a88:	1c43      	adds	r3, r0, #1
 8008a8a:	d102      	bne.n	8008a92 <_read_r+0x1e>
 8008a8c:	682b      	ldr	r3, [r5, #0]
 8008a8e:	b103      	cbz	r3, 8008a92 <_read_r+0x1e>
 8008a90:	6023      	str	r3, [r4, #0]
 8008a92:	bd38      	pop	{r3, r4, r5, pc}
 8008a94:	200047f0 	.word	0x200047f0

08008a98 <_write_r>:
 8008a98:	b538      	push	{r3, r4, r5, lr}
 8008a9a:	4d07      	ldr	r5, [pc, #28]	@ (8008ab8 <_write_r+0x20>)
 8008a9c:	4604      	mov	r4, r0
 8008a9e:	4608      	mov	r0, r1
 8008aa0:	4611      	mov	r1, r2
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	602a      	str	r2, [r5, #0]
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	f7f9 f9bc 	bl	8001e24 <_write>
 8008aac:	1c43      	adds	r3, r0, #1
 8008aae:	d102      	bne.n	8008ab6 <_write_r+0x1e>
 8008ab0:	682b      	ldr	r3, [r5, #0]
 8008ab2:	b103      	cbz	r3, 8008ab6 <_write_r+0x1e>
 8008ab4:	6023      	str	r3, [r4, #0]
 8008ab6:	bd38      	pop	{r3, r4, r5, pc}
 8008ab8:	200047f0 	.word	0x200047f0

08008abc <__errno>:
 8008abc:	4b01      	ldr	r3, [pc, #4]	@ (8008ac4 <__errno+0x8>)
 8008abe:	6818      	ldr	r0, [r3, #0]
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop
 8008ac4:	20000020 	.word	0x20000020

08008ac8 <__libc_init_array>:
 8008ac8:	b570      	push	{r4, r5, r6, lr}
 8008aca:	4d0d      	ldr	r5, [pc, #52]	@ (8008b00 <__libc_init_array+0x38>)
 8008acc:	4c0d      	ldr	r4, [pc, #52]	@ (8008b04 <__libc_init_array+0x3c>)
 8008ace:	1b64      	subs	r4, r4, r5
 8008ad0:	10a4      	asrs	r4, r4, #2
 8008ad2:	2600      	movs	r6, #0
 8008ad4:	42a6      	cmp	r6, r4
 8008ad6:	d109      	bne.n	8008aec <__libc_init_array+0x24>
 8008ad8:	4d0b      	ldr	r5, [pc, #44]	@ (8008b08 <__libc_init_array+0x40>)
 8008ada:	4c0c      	ldr	r4, [pc, #48]	@ (8008b0c <__libc_init_array+0x44>)
 8008adc:	f003 fb76 	bl	800c1cc <_init>
 8008ae0:	1b64      	subs	r4, r4, r5
 8008ae2:	10a4      	asrs	r4, r4, #2
 8008ae4:	2600      	movs	r6, #0
 8008ae6:	42a6      	cmp	r6, r4
 8008ae8:	d105      	bne.n	8008af6 <__libc_init_array+0x2e>
 8008aea:	bd70      	pop	{r4, r5, r6, pc}
 8008aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8008af0:	4798      	blx	r3
 8008af2:	3601      	adds	r6, #1
 8008af4:	e7ee      	b.n	8008ad4 <__libc_init_array+0xc>
 8008af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008afa:	4798      	blx	r3
 8008afc:	3601      	adds	r6, #1
 8008afe:	e7f2      	b.n	8008ae6 <__libc_init_array+0x1e>
 8008b00:	0800c72c 	.word	0x0800c72c
 8008b04:	0800c72c 	.word	0x0800c72c
 8008b08:	0800c72c 	.word	0x0800c72c
 8008b0c:	0800c730 	.word	0x0800c730

08008b10 <__retarget_lock_init_recursive>:
 8008b10:	4770      	bx	lr

08008b12 <__retarget_lock_acquire_recursive>:
 8008b12:	4770      	bx	lr

08008b14 <__retarget_lock_release_recursive>:
 8008b14:	4770      	bx	lr

08008b16 <memcpy>:
 8008b16:	440a      	add	r2, r1
 8008b18:	4291      	cmp	r1, r2
 8008b1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b1e:	d100      	bne.n	8008b22 <memcpy+0xc>
 8008b20:	4770      	bx	lr
 8008b22:	b510      	push	{r4, lr}
 8008b24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b2c:	4291      	cmp	r1, r2
 8008b2e:	d1f9      	bne.n	8008b24 <memcpy+0xe>
 8008b30:	bd10      	pop	{r4, pc}
	...

08008b34 <nanf>:
 8008b34:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008b3c <nanf+0x8>
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	7fc00000 	.word	0x7fc00000

08008b40 <quorem>:
 8008b40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b44:	6903      	ldr	r3, [r0, #16]
 8008b46:	690c      	ldr	r4, [r1, #16]
 8008b48:	42a3      	cmp	r3, r4
 8008b4a:	4607      	mov	r7, r0
 8008b4c:	db7e      	blt.n	8008c4c <quorem+0x10c>
 8008b4e:	3c01      	subs	r4, #1
 8008b50:	f101 0814 	add.w	r8, r1, #20
 8008b54:	00a3      	lsls	r3, r4, #2
 8008b56:	f100 0514 	add.w	r5, r0, #20
 8008b5a:	9300      	str	r3, [sp, #0]
 8008b5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b60:	9301      	str	r3, [sp, #4]
 8008b62:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b72:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b76:	d32e      	bcc.n	8008bd6 <quorem+0x96>
 8008b78:	f04f 0a00 	mov.w	sl, #0
 8008b7c:	46c4      	mov	ip, r8
 8008b7e:	46ae      	mov	lr, r5
 8008b80:	46d3      	mov	fp, sl
 8008b82:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b86:	b298      	uxth	r0, r3
 8008b88:	fb06 a000 	mla	r0, r6, r0, sl
 8008b8c:	0c02      	lsrs	r2, r0, #16
 8008b8e:	0c1b      	lsrs	r3, r3, #16
 8008b90:	fb06 2303 	mla	r3, r6, r3, r2
 8008b94:	f8de 2000 	ldr.w	r2, [lr]
 8008b98:	b280      	uxth	r0, r0
 8008b9a:	b292      	uxth	r2, r2
 8008b9c:	1a12      	subs	r2, r2, r0
 8008b9e:	445a      	add	r2, fp
 8008ba0:	f8de 0000 	ldr.w	r0, [lr]
 8008ba4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008bae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008bb2:	b292      	uxth	r2, r2
 8008bb4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008bb8:	45e1      	cmp	r9, ip
 8008bba:	f84e 2b04 	str.w	r2, [lr], #4
 8008bbe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008bc2:	d2de      	bcs.n	8008b82 <quorem+0x42>
 8008bc4:	9b00      	ldr	r3, [sp, #0]
 8008bc6:	58eb      	ldr	r3, [r5, r3]
 8008bc8:	b92b      	cbnz	r3, 8008bd6 <quorem+0x96>
 8008bca:	9b01      	ldr	r3, [sp, #4]
 8008bcc:	3b04      	subs	r3, #4
 8008bce:	429d      	cmp	r5, r3
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	d32f      	bcc.n	8008c34 <quorem+0xf4>
 8008bd4:	613c      	str	r4, [r7, #16]
 8008bd6:	4638      	mov	r0, r7
 8008bd8:	f001 f9c6 	bl	8009f68 <__mcmp>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	db25      	blt.n	8008c2c <quorem+0xec>
 8008be0:	4629      	mov	r1, r5
 8008be2:	2000      	movs	r0, #0
 8008be4:	f858 2b04 	ldr.w	r2, [r8], #4
 8008be8:	f8d1 c000 	ldr.w	ip, [r1]
 8008bec:	fa1f fe82 	uxth.w	lr, r2
 8008bf0:	fa1f f38c 	uxth.w	r3, ip
 8008bf4:	eba3 030e 	sub.w	r3, r3, lr
 8008bf8:	4403      	add	r3, r0
 8008bfa:	0c12      	lsrs	r2, r2, #16
 8008bfc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008c00:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c0a:	45c1      	cmp	r9, r8
 8008c0c:	f841 3b04 	str.w	r3, [r1], #4
 8008c10:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008c14:	d2e6      	bcs.n	8008be4 <quorem+0xa4>
 8008c16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c1e:	b922      	cbnz	r2, 8008c2a <quorem+0xea>
 8008c20:	3b04      	subs	r3, #4
 8008c22:	429d      	cmp	r5, r3
 8008c24:	461a      	mov	r2, r3
 8008c26:	d30b      	bcc.n	8008c40 <quorem+0x100>
 8008c28:	613c      	str	r4, [r7, #16]
 8008c2a:	3601      	adds	r6, #1
 8008c2c:	4630      	mov	r0, r6
 8008c2e:	b003      	add	sp, #12
 8008c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c34:	6812      	ldr	r2, [r2, #0]
 8008c36:	3b04      	subs	r3, #4
 8008c38:	2a00      	cmp	r2, #0
 8008c3a:	d1cb      	bne.n	8008bd4 <quorem+0x94>
 8008c3c:	3c01      	subs	r4, #1
 8008c3e:	e7c6      	b.n	8008bce <quorem+0x8e>
 8008c40:	6812      	ldr	r2, [r2, #0]
 8008c42:	3b04      	subs	r3, #4
 8008c44:	2a00      	cmp	r2, #0
 8008c46:	d1ef      	bne.n	8008c28 <quorem+0xe8>
 8008c48:	3c01      	subs	r4, #1
 8008c4a:	e7ea      	b.n	8008c22 <quorem+0xe2>
 8008c4c:	2000      	movs	r0, #0
 8008c4e:	e7ee      	b.n	8008c2e <quorem+0xee>

08008c50 <_dtoa_r>:
 8008c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c54:	69c7      	ldr	r7, [r0, #28]
 8008c56:	b097      	sub	sp, #92	@ 0x5c
 8008c58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008c5c:	ec55 4b10 	vmov	r4, r5, d0
 8008c60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008c62:	9107      	str	r1, [sp, #28]
 8008c64:	4681      	mov	r9, r0
 8008c66:	920c      	str	r2, [sp, #48]	@ 0x30
 8008c68:	9311      	str	r3, [sp, #68]	@ 0x44
 8008c6a:	b97f      	cbnz	r7, 8008c8c <_dtoa_r+0x3c>
 8008c6c:	2010      	movs	r0, #16
 8008c6e:	f000 fe09 	bl	8009884 <malloc>
 8008c72:	4602      	mov	r2, r0
 8008c74:	f8c9 001c 	str.w	r0, [r9, #28]
 8008c78:	b920      	cbnz	r0, 8008c84 <_dtoa_r+0x34>
 8008c7a:	4ba9      	ldr	r3, [pc, #676]	@ (8008f20 <_dtoa_r+0x2d0>)
 8008c7c:	21ef      	movs	r1, #239	@ 0xef
 8008c7e:	48a9      	ldr	r0, [pc, #676]	@ (8008f24 <_dtoa_r+0x2d4>)
 8008c80:	f002 fc2e 	bl	800b4e0 <__assert_func>
 8008c84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008c88:	6007      	str	r7, [r0, #0]
 8008c8a:	60c7      	str	r7, [r0, #12]
 8008c8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c90:	6819      	ldr	r1, [r3, #0]
 8008c92:	b159      	cbz	r1, 8008cac <_dtoa_r+0x5c>
 8008c94:	685a      	ldr	r2, [r3, #4]
 8008c96:	604a      	str	r2, [r1, #4]
 8008c98:	2301      	movs	r3, #1
 8008c9a:	4093      	lsls	r3, r2
 8008c9c:	608b      	str	r3, [r1, #8]
 8008c9e:	4648      	mov	r0, r9
 8008ca0:	f000 fee6 	bl	8009a70 <_Bfree>
 8008ca4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	601a      	str	r2, [r3, #0]
 8008cac:	1e2b      	subs	r3, r5, #0
 8008cae:	bfb9      	ittee	lt
 8008cb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008cb4:	9305      	strlt	r3, [sp, #20]
 8008cb6:	2300      	movge	r3, #0
 8008cb8:	6033      	strge	r3, [r6, #0]
 8008cba:	9f05      	ldr	r7, [sp, #20]
 8008cbc:	4b9a      	ldr	r3, [pc, #616]	@ (8008f28 <_dtoa_r+0x2d8>)
 8008cbe:	bfbc      	itt	lt
 8008cc0:	2201      	movlt	r2, #1
 8008cc2:	6032      	strlt	r2, [r6, #0]
 8008cc4:	43bb      	bics	r3, r7
 8008cc6:	d112      	bne.n	8008cee <_dtoa_r+0x9e>
 8008cc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008cca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008cce:	6013      	str	r3, [r2, #0]
 8008cd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008cd4:	4323      	orrs	r3, r4
 8008cd6:	f000 855a 	beq.w	800978e <_dtoa_r+0xb3e>
 8008cda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008cdc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008f3c <_dtoa_r+0x2ec>
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f000 855c 	beq.w	800979e <_dtoa_r+0xb4e>
 8008ce6:	f10a 0303 	add.w	r3, sl, #3
 8008cea:	f000 bd56 	b.w	800979a <_dtoa_r+0xb4a>
 8008cee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	ec51 0b17 	vmov	r0, r1, d7
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008cfe:	f7f7 fee3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d02:	4680      	mov	r8, r0
 8008d04:	b158      	cbz	r0, 8008d1e <_dtoa_r+0xce>
 8008d06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008d08:	2301      	movs	r3, #1
 8008d0a:	6013      	str	r3, [r2, #0]
 8008d0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d0e:	b113      	cbz	r3, 8008d16 <_dtoa_r+0xc6>
 8008d10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008d12:	4b86      	ldr	r3, [pc, #536]	@ (8008f2c <_dtoa_r+0x2dc>)
 8008d14:	6013      	str	r3, [r2, #0]
 8008d16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008f40 <_dtoa_r+0x2f0>
 8008d1a:	f000 bd40 	b.w	800979e <_dtoa_r+0xb4e>
 8008d1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008d22:	aa14      	add	r2, sp, #80	@ 0x50
 8008d24:	a915      	add	r1, sp, #84	@ 0x54
 8008d26:	4648      	mov	r0, r9
 8008d28:	f001 fa3e 	bl	800a1a8 <__d2b>
 8008d2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008d30:	9002      	str	r0, [sp, #8]
 8008d32:	2e00      	cmp	r6, #0
 8008d34:	d078      	beq.n	8008e28 <_dtoa_r+0x1d8>
 8008d36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008d44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008d48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008d4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008d50:	4619      	mov	r1, r3
 8008d52:	2200      	movs	r2, #0
 8008d54:	4b76      	ldr	r3, [pc, #472]	@ (8008f30 <_dtoa_r+0x2e0>)
 8008d56:	f7f7 fa97 	bl	8000288 <__aeabi_dsub>
 8008d5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008f08 <_dtoa_r+0x2b8>)
 8008d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d60:	f7f7 fc4a 	bl	80005f8 <__aeabi_dmul>
 8008d64:	a36a      	add	r3, pc, #424	@ (adr r3, 8008f10 <_dtoa_r+0x2c0>)
 8008d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6a:	f7f7 fa8f 	bl	800028c <__adddf3>
 8008d6e:	4604      	mov	r4, r0
 8008d70:	4630      	mov	r0, r6
 8008d72:	460d      	mov	r5, r1
 8008d74:	f7f7 fbd6 	bl	8000524 <__aeabi_i2d>
 8008d78:	a367      	add	r3, pc, #412	@ (adr r3, 8008f18 <_dtoa_r+0x2c8>)
 8008d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7e:	f7f7 fc3b 	bl	80005f8 <__aeabi_dmul>
 8008d82:	4602      	mov	r2, r0
 8008d84:	460b      	mov	r3, r1
 8008d86:	4620      	mov	r0, r4
 8008d88:	4629      	mov	r1, r5
 8008d8a:	f7f7 fa7f 	bl	800028c <__adddf3>
 8008d8e:	4604      	mov	r4, r0
 8008d90:	460d      	mov	r5, r1
 8008d92:	f7f7 fee1 	bl	8000b58 <__aeabi_d2iz>
 8008d96:	2200      	movs	r2, #0
 8008d98:	4607      	mov	r7, r0
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	4620      	mov	r0, r4
 8008d9e:	4629      	mov	r1, r5
 8008da0:	f7f7 fe9c 	bl	8000adc <__aeabi_dcmplt>
 8008da4:	b140      	cbz	r0, 8008db8 <_dtoa_r+0x168>
 8008da6:	4638      	mov	r0, r7
 8008da8:	f7f7 fbbc 	bl	8000524 <__aeabi_i2d>
 8008dac:	4622      	mov	r2, r4
 8008dae:	462b      	mov	r3, r5
 8008db0:	f7f7 fe8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008db4:	b900      	cbnz	r0, 8008db8 <_dtoa_r+0x168>
 8008db6:	3f01      	subs	r7, #1
 8008db8:	2f16      	cmp	r7, #22
 8008dba:	d852      	bhi.n	8008e62 <_dtoa_r+0x212>
 8008dbc:	4b5d      	ldr	r3, [pc, #372]	@ (8008f34 <_dtoa_r+0x2e4>)
 8008dbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008dca:	f7f7 fe87 	bl	8000adc <__aeabi_dcmplt>
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	d049      	beq.n	8008e66 <_dtoa_r+0x216>
 8008dd2:	3f01      	subs	r7, #1
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8008dd8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008dda:	1b9b      	subs	r3, r3, r6
 8008ddc:	1e5a      	subs	r2, r3, #1
 8008dde:	bf45      	ittet	mi
 8008de0:	f1c3 0301 	rsbmi	r3, r3, #1
 8008de4:	9300      	strmi	r3, [sp, #0]
 8008de6:	2300      	movpl	r3, #0
 8008de8:	2300      	movmi	r3, #0
 8008dea:	9206      	str	r2, [sp, #24]
 8008dec:	bf54      	ite	pl
 8008dee:	9300      	strpl	r3, [sp, #0]
 8008df0:	9306      	strmi	r3, [sp, #24]
 8008df2:	2f00      	cmp	r7, #0
 8008df4:	db39      	blt.n	8008e6a <_dtoa_r+0x21a>
 8008df6:	9b06      	ldr	r3, [sp, #24]
 8008df8:	970d      	str	r7, [sp, #52]	@ 0x34
 8008dfa:	443b      	add	r3, r7
 8008dfc:	9306      	str	r3, [sp, #24]
 8008dfe:	2300      	movs	r3, #0
 8008e00:	9308      	str	r3, [sp, #32]
 8008e02:	9b07      	ldr	r3, [sp, #28]
 8008e04:	2b09      	cmp	r3, #9
 8008e06:	d863      	bhi.n	8008ed0 <_dtoa_r+0x280>
 8008e08:	2b05      	cmp	r3, #5
 8008e0a:	bfc4      	itt	gt
 8008e0c:	3b04      	subgt	r3, #4
 8008e0e:	9307      	strgt	r3, [sp, #28]
 8008e10:	9b07      	ldr	r3, [sp, #28]
 8008e12:	f1a3 0302 	sub.w	r3, r3, #2
 8008e16:	bfcc      	ite	gt
 8008e18:	2400      	movgt	r4, #0
 8008e1a:	2401      	movle	r4, #1
 8008e1c:	2b03      	cmp	r3, #3
 8008e1e:	d863      	bhi.n	8008ee8 <_dtoa_r+0x298>
 8008e20:	e8df f003 	tbb	[pc, r3]
 8008e24:	2b375452 	.word	0x2b375452
 8008e28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008e2c:	441e      	add	r6, r3
 8008e2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008e32:	2b20      	cmp	r3, #32
 8008e34:	bfc1      	itttt	gt
 8008e36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008e3a:	409f      	lslgt	r7, r3
 8008e3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008e40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008e44:	bfd6      	itet	le
 8008e46:	f1c3 0320 	rsble	r3, r3, #32
 8008e4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8008e4e:	fa04 f003 	lslle.w	r0, r4, r3
 8008e52:	f7f7 fb57 	bl	8000504 <__aeabi_ui2d>
 8008e56:	2201      	movs	r2, #1
 8008e58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008e5c:	3e01      	subs	r6, #1
 8008e5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008e60:	e776      	b.n	8008d50 <_dtoa_r+0x100>
 8008e62:	2301      	movs	r3, #1
 8008e64:	e7b7      	b.n	8008dd6 <_dtoa_r+0x186>
 8008e66:	9010      	str	r0, [sp, #64]	@ 0x40
 8008e68:	e7b6      	b.n	8008dd8 <_dtoa_r+0x188>
 8008e6a:	9b00      	ldr	r3, [sp, #0]
 8008e6c:	1bdb      	subs	r3, r3, r7
 8008e6e:	9300      	str	r3, [sp, #0]
 8008e70:	427b      	negs	r3, r7
 8008e72:	9308      	str	r3, [sp, #32]
 8008e74:	2300      	movs	r3, #0
 8008e76:	930d      	str	r3, [sp, #52]	@ 0x34
 8008e78:	e7c3      	b.n	8008e02 <_dtoa_r+0x1b2>
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e80:	eb07 0b03 	add.w	fp, r7, r3
 8008e84:	f10b 0301 	add.w	r3, fp, #1
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	9303      	str	r3, [sp, #12]
 8008e8c:	bfb8      	it	lt
 8008e8e:	2301      	movlt	r3, #1
 8008e90:	e006      	b.n	8008ea0 <_dtoa_r+0x250>
 8008e92:	2301      	movs	r3, #1
 8008e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	dd28      	ble.n	8008eee <_dtoa_r+0x29e>
 8008e9c:	469b      	mov	fp, r3
 8008e9e:	9303      	str	r3, [sp, #12]
 8008ea0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008ea4:	2100      	movs	r1, #0
 8008ea6:	2204      	movs	r2, #4
 8008ea8:	f102 0514 	add.w	r5, r2, #20
 8008eac:	429d      	cmp	r5, r3
 8008eae:	d926      	bls.n	8008efe <_dtoa_r+0x2ae>
 8008eb0:	6041      	str	r1, [r0, #4]
 8008eb2:	4648      	mov	r0, r9
 8008eb4:	f000 fd9c 	bl	80099f0 <_Balloc>
 8008eb8:	4682      	mov	sl, r0
 8008eba:	2800      	cmp	r0, #0
 8008ebc:	d142      	bne.n	8008f44 <_dtoa_r+0x2f4>
 8008ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8008f38 <_dtoa_r+0x2e8>)
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	f240 11af 	movw	r1, #431	@ 0x1af
 8008ec6:	e6da      	b.n	8008c7e <_dtoa_r+0x2e>
 8008ec8:	2300      	movs	r3, #0
 8008eca:	e7e3      	b.n	8008e94 <_dtoa_r+0x244>
 8008ecc:	2300      	movs	r3, #0
 8008ece:	e7d5      	b.n	8008e7c <_dtoa_r+0x22c>
 8008ed0:	2401      	movs	r4, #1
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	9307      	str	r3, [sp, #28]
 8008ed6:	9409      	str	r4, [sp, #36]	@ 0x24
 8008ed8:	f04f 3bff 	mov.w	fp, #4294967295
 8008edc:	2200      	movs	r2, #0
 8008ede:	f8cd b00c 	str.w	fp, [sp, #12]
 8008ee2:	2312      	movs	r3, #18
 8008ee4:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ee6:	e7db      	b.n	8008ea0 <_dtoa_r+0x250>
 8008ee8:	2301      	movs	r3, #1
 8008eea:	9309      	str	r3, [sp, #36]	@ 0x24
 8008eec:	e7f4      	b.n	8008ed8 <_dtoa_r+0x288>
 8008eee:	f04f 0b01 	mov.w	fp, #1
 8008ef2:	f8cd b00c 	str.w	fp, [sp, #12]
 8008ef6:	465b      	mov	r3, fp
 8008ef8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008efc:	e7d0      	b.n	8008ea0 <_dtoa_r+0x250>
 8008efe:	3101      	adds	r1, #1
 8008f00:	0052      	lsls	r2, r2, #1
 8008f02:	e7d1      	b.n	8008ea8 <_dtoa_r+0x258>
 8008f04:	f3af 8000 	nop.w
 8008f08:	636f4361 	.word	0x636f4361
 8008f0c:	3fd287a7 	.word	0x3fd287a7
 8008f10:	8b60c8b3 	.word	0x8b60c8b3
 8008f14:	3fc68a28 	.word	0x3fc68a28
 8008f18:	509f79fb 	.word	0x509f79fb
 8008f1c:	3fd34413 	.word	0x3fd34413
 8008f20:	0800c342 	.word	0x0800c342
 8008f24:	0800c359 	.word	0x0800c359
 8008f28:	7ff00000 	.word	0x7ff00000
 8008f2c:	0800c30d 	.word	0x0800c30d
 8008f30:	3ff80000 	.word	0x3ff80000
 8008f34:	0800c508 	.word	0x0800c508
 8008f38:	0800c3b1 	.word	0x0800c3b1
 8008f3c:	0800c33e 	.word	0x0800c33e
 8008f40:	0800c30c 	.word	0x0800c30c
 8008f44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008f48:	6018      	str	r0, [r3, #0]
 8008f4a:	9b03      	ldr	r3, [sp, #12]
 8008f4c:	2b0e      	cmp	r3, #14
 8008f4e:	f200 80a1 	bhi.w	8009094 <_dtoa_r+0x444>
 8008f52:	2c00      	cmp	r4, #0
 8008f54:	f000 809e 	beq.w	8009094 <_dtoa_r+0x444>
 8008f58:	2f00      	cmp	r7, #0
 8008f5a:	dd33      	ble.n	8008fc4 <_dtoa_r+0x374>
 8008f5c:	4b9c      	ldr	r3, [pc, #624]	@ (80091d0 <_dtoa_r+0x580>)
 8008f5e:	f007 020f 	and.w	r2, r7, #15
 8008f62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f66:	ed93 7b00 	vldr	d7, [r3]
 8008f6a:	05f8      	lsls	r0, r7, #23
 8008f6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008f70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008f74:	d516      	bpl.n	8008fa4 <_dtoa_r+0x354>
 8008f76:	4b97      	ldr	r3, [pc, #604]	@ (80091d4 <_dtoa_r+0x584>)
 8008f78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008f7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f80:	f7f7 fc64 	bl	800084c <__aeabi_ddiv>
 8008f84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f88:	f004 040f 	and.w	r4, r4, #15
 8008f8c:	2603      	movs	r6, #3
 8008f8e:	4d91      	ldr	r5, [pc, #580]	@ (80091d4 <_dtoa_r+0x584>)
 8008f90:	b954      	cbnz	r4, 8008fa8 <_dtoa_r+0x358>
 8008f92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f9a:	f7f7 fc57 	bl	800084c <__aeabi_ddiv>
 8008f9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fa2:	e028      	b.n	8008ff6 <_dtoa_r+0x3a6>
 8008fa4:	2602      	movs	r6, #2
 8008fa6:	e7f2      	b.n	8008f8e <_dtoa_r+0x33e>
 8008fa8:	07e1      	lsls	r1, r4, #31
 8008faa:	d508      	bpl.n	8008fbe <_dtoa_r+0x36e>
 8008fac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008fb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008fb4:	f7f7 fb20 	bl	80005f8 <__aeabi_dmul>
 8008fb8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008fbc:	3601      	adds	r6, #1
 8008fbe:	1064      	asrs	r4, r4, #1
 8008fc0:	3508      	adds	r5, #8
 8008fc2:	e7e5      	b.n	8008f90 <_dtoa_r+0x340>
 8008fc4:	f000 80af 	beq.w	8009126 <_dtoa_r+0x4d6>
 8008fc8:	427c      	negs	r4, r7
 8008fca:	4b81      	ldr	r3, [pc, #516]	@ (80091d0 <_dtoa_r+0x580>)
 8008fcc:	4d81      	ldr	r5, [pc, #516]	@ (80091d4 <_dtoa_r+0x584>)
 8008fce:	f004 020f 	and.w	r2, r4, #15
 8008fd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008fde:	f7f7 fb0b 	bl	80005f8 <__aeabi_dmul>
 8008fe2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fe6:	1124      	asrs	r4, r4, #4
 8008fe8:	2300      	movs	r3, #0
 8008fea:	2602      	movs	r6, #2
 8008fec:	2c00      	cmp	r4, #0
 8008fee:	f040 808f 	bne.w	8009110 <_dtoa_r+0x4c0>
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d1d3      	bne.n	8008f9e <_dtoa_r+0x34e>
 8008ff6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ff8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	f000 8094 	beq.w	800912a <_dtoa_r+0x4da>
 8009002:	4b75      	ldr	r3, [pc, #468]	@ (80091d8 <_dtoa_r+0x588>)
 8009004:	2200      	movs	r2, #0
 8009006:	4620      	mov	r0, r4
 8009008:	4629      	mov	r1, r5
 800900a:	f7f7 fd67 	bl	8000adc <__aeabi_dcmplt>
 800900e:	2800      	cmp	r0, #0
 8009010:	f000 808b 	beq.w	800912a <_dtoa_r+0x4da>
 8009014:	9b03      	ldr	r3, [sp, #12]
 8009016:	2b00      	cmp	r3, #0
 8009018:	f000 8087 	beq.w	800912a <_dtoa_r+0x4da>
 800901c:	f1bb 0f00 	cmp.w	fp, #0
 8009020:	dd34      	ble.n	800908c <_dtoa_r+0x43c>
 8009022:	4620      	mov	r0, r4
 8009024:	4b6d      	ldr	r3, [pc, #436]	@ (80091dc <_dtoa_r+0x58c>)
 8009026:	2200      	movs	r2, #0
 8009028:	4629      	mov	r1, r5
 800902a:	f7f7 fae5 	bl	80005f8 <__aeabi_dmul>
 800902e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009032:	f107 38ff 	add.w	r8, r7, #4294967295
 8009036:	3601      	adds	r6, #1
 8009038:	465c      	mov	r4, fp
 800903a:	4630      	mov	r0, r6
 800903c:	f7f7 fa72 	bl	8000524 <__aeabi_i2d>
 8009040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009044:	f7f7 fad8 	bl	80005f8 <__aeabi_dmul>
 8009048:	4b65      	ldr	r3, [pc, #404]	@ (80091e0 <_dtoa_r+0x590>)
 800904a:	2200      	movs	r2, #0
 800904c:	f7f7 f91e 	bl	800028c <__adddf3>
 8009050:	4605      	mov	r5, r0
 8009052:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009056:	2c00      	cmp	r4, #0
 8009058:	d16a      	bne.n	8009130 <_dtoa_r+0x4e0>
 800905a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800905e:	4b61      	ldr	r3, [pc, #388]	@ (80091e4 <_dtoa_r+0x594>)
 8009060:	2200      	movs	r2, #0
 8009062:	f7f7 f911 	bl	8000288 <__aeabi_dsub>
 8009066:	4602      	mov	r2, r0
 8009068:	460b      	mov	r3, r1
 800906a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800906e:	462a      	mov	r2, r5
 8009070:	4633      	mov	r3, r6
 8009072:	f7f7 fd51 	bl	8000b18 <__aeabi_dcmpgt>
 8009076:	2800      	cmp	r0, #0
 8009078:	f040 8298 	bne.w	80095ac <_dtoa_r+0x95c>
 800907c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009080:	462a      	mov	r2, r5
 8009082:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009086:	f7f7 fd29 	bl	8000adc <__aeabi_dcmplt>
 800908a:	bb38      	cbnz	r0, 80090dc <_dtoa_r+0x48c>
 800908c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009090:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009094:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009096:	2b00      	cmp	r3, #0
 8009098:	f2c0 8157 	blt.w	800934a <_dtoa_r+0x6fa>
 800909c:	2f0e      	cmp	r7, #14
 800909e:	f300 8154 	bgt.w	800934a <_dtoa_r+0x6fa>
 80090a2:	4b4b      	ldr	r3, [pc, #300]	@ (80091d0 <_dtoa_r+0x580>)
 80090a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80090a8:	ed93 7b00 	vldr	d7, [r3]
 80090ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	ed8d 7b00 	vstr	d7, [sp]
 80090b4:	f280 80e5 	bge.w	8009282 <_dtoa_r+0x632>
 80090b8:	9b03      	ldr	r3, [sp, #12]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f300 80e1 	bgt.w	8009282 <_dtoa_r+0x632>
 80090c0:	d10c      	bne.n	80090dc <_dtoa_r+0x48c>
 80090c2:	4b48      	ldr	r3, [pc, #288]	@ (80091e4 <_dtoa_r+0x594>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	ec51 0b17 	vmov	r0, r1, d7
 80090ca:	f7f7 fa95 	bl	80005f8 <__aeabi_dmul>
 80090ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090d2:	f7f7 fd17 	bl	8000b04 <__aeabi_dcmpge>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	f000 8266 	beq.w	80095a8 <_dtoa_r+0x958>
 80090dc:	2400      	movs	r4, #0
 80090de:	4625      	mov	r5, r4
 80090e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090e2:	4656      	mov	r6, sl
 80090e4:	ea6f 0803 	mvn.w	r8, r3
 80090e8:	2700      	movs	r7, #0
 80090ea:	4621      	mov	r1, r4
 80090ec:	4648      	mov	r0, r9
 80090ee:	f000 fcbf 	bl	8009a70 <_Bfree>
 80090f2:	2d00      	cmp	r5, #0
 80090f4:	f000 80bd 	beq.w	8009272 <_dtoa_r+0x622>
 80090f8:	b12f      	cbz	r7, 8009106 <_dtoa_r+0x4b6>
 80090fa:	42af      	cmp	r7, r5
 80090fc:	d003      	beq.n	8009106 <_dtoa_r+0x4b6>
 80090fe:	4639      	mov	r1, r7
 8009100:	4648      	mov	r0, r9
 8009102:	f000 fcb5 	bl	8009a70 <_Bfree>
 8009106:	4629      	mov	r1, r5
 8009108:	4648      	mov	r0, r9
 800910a:	f000 fcb1 	bl	8009a70 <_Bfree>
 800910e:	e0b0      	b.n	8009272 <_dtoa_r+0x622>
 8009110:	07e2      	lsls	r2, r4, #31
 8009112:	d505      	bpl.n	8009120 <_dtoa_r+0x4d0>
 8009114:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009118:	f7f7 fa6e 	bl	80005f8 <__aeabi_dmul>
 800911c:	3601      	adds	r6, #1
 800911e:	2301      	movs	r3, #1
 8009120:	1064      	asrs	r4, r4, #1
 8009122:	3508      	adds	r5, #8
 8009124:	e762      	b.n	8008fec <_dtoa_r+0x39c>
 8009126:	2602      	movs	r6, #2
 8009128:	e765      	b.n	8008ff6 <_dtoa_r+0x3a6>
 800912a:	9c03      	ldr	r4, [sp, #12]
 800912c:	46b8      	mov	r8, r7
 800912e:	e784      	b.n	800903a <_dtoa_r+0x3ea>
 8009130:	4b27      	ldr	r3, [pc, #156]	@ (80091d0 <_dtoa_r+0x580>)
 8009132:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009134:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009138:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800913c:	4454      	add	r4, sl
 800913e:	2900      	cmp	r1, #0
 8009140:	d054      	beq.n	80091ec <_dtoa_r+0x59c>
 8009142:	4929      	ldr	r1, [pc, #164]	@ (80091e8 <_dtoa_r+0x598>)
 8009144:	2000      	movs	r0, #0
 8009146:	f7f7 fb81 	bl	800084c <__aeabi_ddiv>
 800914a:	4633      	mov	r3, r6
 800914c:	462a      	mov	r2, r5
 800914e:	f7f7 f89b 	bl	8000288 <__aeabi_dsub>
 8009152:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009156:	4656      	mov	r6, sl
 8009158:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800915c:	f7f7 fcfc 	bl	8000b58 <__aeabi_d2iz>
 8009160:	4605      	mov	r5, r0
 8009162:	f7f7 f9df 	bl	8000524 <__aeabi_i2d>
 8009166:	4602      	mov	r2, r0
 8009168:	460b      	mov	r3, r1
 800916a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800916e:	f7f7 f88b 	bl	8000288 <__aeabi_dsub>
 8009172:	3530      	adds	r5, #48	@ 0x30
 8009174:	4602      	mov	r2, r0
 8009176:	460b      	mov	r3, r1
 8009178:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800917c:	f806 5b01 	strb.w	r5, [r6], #1
 8009180:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009184:	f7f7 fcaa 	bl	8000adc <__aeabi_dcmplt>
 8009188:	2800      	cmp	r0, #0
 800918a:	d172      	bne.n	8009272 <_dtoa_r+0x622>
 800918c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009190:	4911      	ldr	r1, [pc, #68]	@ (80091d8 <_dtoa_r+0x588>)
 8009192:	2000      	movs	r0, #0
 8009194:	f7f7 f878 	bl	8000288 <__aeabi_dsub>
 8009198:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800919c:	f7f7 fc9e 	bl	8000adc <__aeabi_dcmplt>
 80091a0:	2800      	cmp	r0, #0
 80091a2:	f040 80b4 	bne.w	800930e <_dtoa_r+0x6be>
 80091a6:	42a6      	cmp	r6, r4
 80091a8:	f43f af70 	beq.w	800908c <_dtoa_r+0x43c>
 80091ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80091b0:	4b0a      	ldr	r3, [pc, #40]	@ (80091dc <_dtoa_r+0x58c>)
 80091b2:	2200      	movs	r2, #0
 80091b4:	f7f7 fa20 	bl	80005f8 <__aeabi_dmul>
 80091b8:	4b08      	ldr	r3, [pc, #32]	@ (80091dc <_dtoa_r+0x58c>)
 80091ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80091be:	2200      	movs	r2, #0
 80091c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091c4:	f7f7 fa18 	bl	80005f8 <__aeabi_dmul>
 80091c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091cc:	e7c4      	b.n	8009158 <_dtoa_r+0x508>
 80091ce:	bf00      	nop
 80091d0:	0800c508 	.word	0x0800c508
 80091d4:	0800c4e0 	.word	0x0800c4e0
 80091d8:	3ff00000 	.word	0x3ff00000
 80091dc:	40240000 	.word	0x40240000
 80091e0:	401c0000 	.word	0x401c0000
 80091e4:	40140000 	.word	0x40140000
 80091e8:	3fe00000 	.word	0x3fe00000
 80091ec:	4631      	mov	r1, r6
 80091ee:	4628      	mov	r0, r5
 80091f0:	f7f7 fa02 	bl	80005f8 <__aeabi_dmul>
 80091f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80091f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80091fa:	4656      	mov	r6, sl
 80091fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009200:	f7f7 fcaa 	bl	8000b58 <__aeabi_d2iz>
 8009204:	4605      	mov	r5, r0
 8009206:	f7f7 f98d 	bl	8000524 <__aeabi_i2d>
 800920a:	4602      	mov	r2, r0
 800920c:	460b      	mov	r3, r1
 800920e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009212:	f7f7 f839 	bl	8000288 <__aeabi_dsub>
 8009216:	3530      	adds	r5, #48	@ 0x30
 8009218:	f806 5b01 	strb.w	r5, [r6], #1
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	42a6      	cmp	r6, r4
 8009222:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009226:	f04f 0200 	mov.w	r2, #0
 800922a:	d124      	bne.n	8009276 <_dtoa_r+0x626>
 800922c:	4baf      	ldr	r3, [pc, #700]	@ (80094ec <_dtoa_r+0x89c>)
 800922e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009232:	f7f7 f82b 	bl	800028c <__adddf3>
 8009236:	4602      	mov	r2, r0
 8009238:	460b      	mov	r3, r1
 800923a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800923e:	f7f7 fc6b 	bl	8000b18 <__aeabi_dcmpgt>
 8009242:	2800      	cmp	r0, #0
 8009244:	d163      	bne.n	800930e <_dtoa_r+0x6be>
 8009246:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800924a:	49a8      	ldr	r1, [pc, #672]	@ (80094ec <_dtoa_r+0x89c>)
 800924c:	2000      	movs	r0, #0
 800924e:	f7f7 f81b 	bl	8000288 <__aeabi_dsub>
 8009252:	4602      	mov	r2, r0
 8009254:	460b      	mov	r3, r1
 8009256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800925a:	f7f7 fc3f 	bl	8000adc <__aeabi_dcmplt>
 800925e:	2800      	cmp	r0, #0
 8009260:	f43f af14 	beq.w	800908c <_dtoa_r+0x43c>
 8009264:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009266:	1e73      	subs	r3, r6, #1
 8009268:	9313      	str	r3, [sp, #76]	@ 0x4c
 800926a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800926e:	2b30      	cmp	r3, #48	@ 0x30
 8009270:	d0f8      	beq.n	8009264 <_dtoa_r+0x614>
 8009272:	4647      	mov	r7, r8
 8009274:	e03b      	b.n	80092ee <_dtoa_r+0x69e>
 8009276:	4b9e      	ldr	r3, [pc, #632]	@ (80094f0 <_dtoa_r+0x8a0>)
 8009278:	f7f7 f9be 	bl	80005f8 <__aeabi_dmul>
 800927c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009280:	e7bc      	b.n	80091fc <_dtoa_r+0x5ac>
 8009282:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009286:	4656      	mov	r6, sl
 8009288:	e9dd 2300 	ldrd	r2, r3, [sp]
 800928c:	4620      	mov	r0, r4
 800928e:	4629      	mov	r1, r5
 8009290:	f7f7 fadc 	bl	800084c <__aeabi_ddiv>
 8009294:	f7f7 fc60 	bl	8000b58 <__aeabi_d2iz>
 8009298:	4680      	mov	r8, r0
 800929a:	f7f7 f943 	bl	8000524 <__aeabi_i2d>
 800929e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092a2:	f7f7 f9a9 	bl	80005f8 <__aeabi_dmul>
 80092a6:	4602      	mov	r2, r0
 80092a8:	460b      	mov	r3, r1
 80092aa:	4620      	mov	r0, r4
 80092ac:	4629      	mov	r1, r5
 80092ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80092b2:	f7f6 ffe9 	bl	8000288 <__aeabi_dsub>
 80092b6:	f806 4b01 	strb.w	r4, [r6], #1
 80092ba:	9d03      	ldr	r5, [sp, #12]
 80092bc:	eba6 040a 	sub.w	r4, r6, sl
 80092c0:	42a5      	cmp	r5, r4
 80092c2:	4602      	mov	r2, r0
 80092c4:	460b      	mov	r3, r1
 80092c6:	d133      	bne.n	8009330 <_dtoa_r+0x6e0>
 80092c8:	f7f6 ffe0 	bl	800028c <__adddf3>
 80092cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092d0:	4604      	mov	r4, r0
 80092d2:	460d      	mov	r5, r1
 80092d4:	f7f7 fc20 	bl	8000b18 <__aeabi_dcmpgt>
 80092d8:	b9c0      	cbnz	r0, 800930c <_dtoa_r+0x6bc>
 80092da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092de:	4620      	mov	r0, r4
 80092e0:	4629      	mov	r1, r5
 80092e2:	f7f7 fbf1 	bl	8000ac8 <__aeabi_dcmpeq>
 80092e6:	b110      	cbz	r0, 80092ee <_dtoa_r+0x69e>
 80092e8:	f018 0f01 	tst.w	r8, #1
 80092ec:	d10e      	bne.n	800930c <_dtoa_r+0x6bc>
 80092ee:	9902      	ldr	r1, [sp, #8]
 80092f0:	4648      	mov	r0, r9
 80092f2:	f000 fbbd 	bl	8009a70 <_Bfree>
 80092f6:	2300      	movs	r3, #0
 80092f8:	7033      	strb	r3, [r6, #0]
 80092fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80092fc:	3701      	adds	r7, #1
 80092fe:	601f      	str	r7, [r3, #0]
 8009300:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009302:	2b00      	cmp	r3, #0
 8009304:	f000 824b 	beq.w	800979e <_dtoa_r+0xb4e>
 8009308:	601e      	str	r6, [r3, #0]
 800930a:	e248      	b.n	800979e <_dtoa_r+0xb4e>
 800930c:	46b8      	mov	r8, r7
 800930e:	4633      	mov	r3, r6
 8009310:	461e      	mov	r6, r3
 8009312:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009316:	2a39      	cmp	r2, #57	@ 0x39
 8009318:	d106      	bne.n	8009328 <_dtoa_r+0x6d8>
 800931a:	459a      	cmp	sl, r3
 800931c:	d1f8      	bne.n	8009310 <_dtoa_r+0x6c0>
 800931e:	2230      	movs	r2, #48	@ 0x30
 8009320:	f108 0801 	add.w	r8, r8, #1
 8009324:	f88a 2000 	strb.w	r2, [sl]
 8009328:	781a      	ldrb	r2, [r3, #0]
 800932a:	3201      	adds	r2, #1
 800932c:	701a      	strb	r2, [r3, #0]
 800932e:	e7a0      	b.n	8009272 <_dtoa_r+0x622>
 8009330:	4b6f      	ldr	r3, [pc, #444]	@ (80094f0 <_dtoa_r+0x8a0>)
 8009332:	2200      	movs	r2, #0
 8009334:	f7f7 f960 	bl	80005f8 <__aeabi_dmul>
 8009338:	2200      	movs	r2, #0
 800933a:	2300      	movs	r3, #0
 800933c:	4604      	mov	r4, r0
 800933e:	460d      	mov	r5, r1
 8009340:	f7f7 fbc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009344:	2800      	cmp	r0, #0
 8009346:	d09f      	beq.n	8009288 <_dtoa_r+0x638>
 8009348:	e7d1      	b.n	80092ee <_dtoa_r+0x69e>
 800934a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800934c:	2a00      	cmp	r2, #0
 800934e:	f000 80ea 	beq.w	8009526 <_dtoa_r+0x8d6>
 8009352:	9a07      	ldr	r2, [sp, #28]
 8009354:	2a01      	cmp	r2, #1
 8009356:	f300 80cd 	bgt.w	80094f4 <_dtoa_r+0x8a4>
 800935a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800935c:	2a00      	cmp	r2, #0
 800935e:	f000 80c1 	beq.w	80094e4 <_dtoa_r+0x894>
 8009362:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009366:	9c08      	ldr	r4, [sp, #32]
 8009368:	9e00      	ldr	r6, [sp, #0]
 800936a:	9a00      	ldr	r2, [sp, #0]
 800936c:	441a      	add	r2, r3
 800936e:	9200      	str	r2, [sp, #0]
 8009370:	9a06      	ldr	r2, [sp, #24]
 8009372:	2101      	movs	r1, #1
 8009374:	441a      	add	r2, r3
 8009376:	4648      	mov	r0, r9
 8009378:	9206      	str	r2, [sp, #24]
 800937a:	f000 fc77 	bl	8009c6c <__i2b>
 800937e:	4605      	mov	r5, r0
 8009380:	b166      	cbz	r6, 800939c <_dtoa_r+0x74c>
 8009382:	9b06      	ldr	r3, [sp, #24]
 8009384:	2b00      	cmp	r3, #0
 8009386:	dd09      	ble.n	800939c <_dtoa_r+0x74c>
 8009388:	42b3      	cmp	r3, r6
 800938a:	9a00      	ldr	r2, [sp, #0]
 800938c:	bfa8      	it	ge
 800938e:	4633      	movge	r3, r6
 8009390:	1ad2      	subs	r2, r2, r3
 8009392:	9200      	str	r2, [sp, #0]
 8009394:	9a06      	ldr	r2, [sp, #24]
 8009396:	1af6      	subs	r6, r6, r3
 8009398:	1ad3      	subs	r3, r2, r3
 800939a:	9306      	str	r3, [sp, #24]
 800939c:	9b08      	ldr	r3, [sp, #32]
 800939e:	b30b      	cbz	r3, 80093e4 <_dtoa_r+0x794>
 80093a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	f000 80c6 	beq.w	8009534 <_dtoa_r+0x8e4>
 80093a8:	2c00      	cmp	r4, #0
 80093aa:	f000 80c0 	beq.w	800952e <_dtoa_r+0x8de>
 80093ae:	4629      	mov	r1, r5
 80093b0:	4622      	mov	r2, r4
 80093b2:	4648      	mov	r0, r9
 80093b4:	f000 fd12 	bl	8009ddc <__pow5mult>
 80093b8:	9a02      	ldr	r2, [sp, #8]
 80093ba:	4601      	mov	r1, r0
 80093bc:	4605      	mov	r5, r0
 80093be:	4648      	mov	r0, r9
 80093c0:	f000 fc6a 	bl	8009c98 <__multiply>
 80093c4:	9902      	ldr	r1, [sp, #8]
 80093c6:	4680      	mov	r8, r0
 80093c8:	4648      	mov	r0, r9
 80093ca:	f000 fb51 	bl	8009a70 <_Bfree>
 80093ce:	9b08      	ldr	r3, [sp, #32]
 80093d0:	1b1b      	subs	r3, r3, r4
 80093d2:	9308      	str	r3, [sp, #32]
 80093d4:	f000 80b1 	beq.w	800953a <_dtoa_r+0x8ea>
 80093d8:	9a08      	ldr	r2, [sp, #32]
 80093da:	4641      	mov	r1, r8
 80093dc:	4648      	mov	r0, r9
 80093de:	f000 fcfd 	bl	8009ddc <__pow5mult>
 80093e2:	9002      	str	r0, [sp, #8]
 80093e4:	2101      	movs	r1, #1
 80093e6:	4648      	mov	r0, r9
 80093e8:	f000 fc40 	bl	8009c6c <__i2b>
 80093ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80093ee:	4604      	mov	r4, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	f000 81d8 	beq.w	80097a6 <_dtoa_r+0xb56>
 80093f6:	461a      	mov	r2, r3
 80093f8:	4601      	mov	r1, r0
 80093fa:	4648      	mov	r0, r9
 80093fc:	f000 fcee 	bl	8009ddc <__pow5mult>
 8009400:	9b07      	ldr	r3, [sp, #28]
 8009402:	2b01      	cmp	r3, #1
 8009404:	4604      	mov	r4, r0
 8009406:	f300 809f 	bgt.w	8009548 <_dtoa_r+0x8f8>
 800940a:	9b04      	ldr	r3, [sp, #16]
 800940c:	2b00      	cmp	r3, #0
 800940e:	f040 8097 	bne.w	8009540 <_dtoa_r+0x8f0>
 8009412:	9b05      	ldr	r3, [sp, #20]
 8009414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009418:	2b00      	cmp	r3, #0
 800941a:	f040 8093 	bne.w	8009544 <_dtoa_r+0x8f4>
 800941e:	9b05      	ldr	r3, [sp, #20]
 8009420:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009424:	0d1b      	lsrs	r3, r3, #20
 8009426:	051b      	lsls	r3, r3, #20
 8009428:	b133      	cbz	r3, 8009438 <_dtoa_r+0x7e8>
 800942a:	9b00      	ldr	r3, [sp, #0]
 800942c:	3301      	adds	r3, #1
 800942e:	9300      	str	r3, [sp, #0]
 8009430:	9b06      	ldr	r3, [sp, #24]
 8009432:	3301      	adds	r3, #1
 8009434:	9306      	str	r3, [sp, #24]
 8009436:	2301      	movs	r3, #1
 8009438:	9308      	str	r3, [sp, #32]
 800943a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800943c:	2b00      	cmp	r3, #0
 800943e:	f000 81b8 	beq.w	80097b2 <_dtoa_r+0xb62>
 8009442:	6923      	ldr	r3, [r4, #16]
 8009444:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009448:	6918      	ldr	r0, [r3, #16]
 800944a:	f000 fbc3 	bl	8009bd4 <__hi0bits>
 800944e:	f1c0 0020 	rsb	r0, r0, #32
 8009452:	9b06      	ldr	r3, [sp, #24]
 8009454:	4418      	add	r0, r3
 8009456:	f010 001f 	ands.w	r0, r0, #31
 800945a:	f000 8082 	beq.w	8009562 <_dtoa_r+0x912>
 800945e:	f1c0 0320 	rsb	r3, r0, #32
 8009462:	2b04      	cmp	r3, #4
 8009464:	dd73      	ble.n	800954e <_dtoa_r+0x8fe>
 8009466:	9b00      	ldr	r3, [sp, #0]
 8009468:	f1c0 001c 	rsb	r0, r0, #28
 800946c:	4403      	add	r3, r0
 800946e:	9300      	str	r3, [sp, #0]
 8009470:	9b06      	ldr	r3, [sp, #24]
 8009472:	4403      	add	r3, r0
 8009474:	4406      	add	r6, r0
 8009476:	9306      	str	r3, [sp, #24]
 8009478:	9b00      	ldr	r3, [sp, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	dd05      	ble.n	800948a <_dtoa_r+0x83a>
 800947e:	9902      	ldr	r1, [sp, #8]
 8009480:	461a      	mov	r2, r3
 8009482:	4648      	mov	r0, r9
 8009484:	f000 fd04 	bl	8009e90 <__lshift>
 8009488:	9002      	str	r0, [sp, #8]
 800948a:	9b06      	ldr	r3, [sp, #24]
 800948c:	2b00      	cmp	r3, #0
 800948e:	dd05      	ble.n	800949c <_dtoa_r+0x84c>
 8009490:	4621      	mov	r1, r4
 8009492:	461a      	mov	r2, r3
 8009494:	4648      	mov	r0, r9
 8009496:	f000 fcfb 	bl	8009e90 <__lshift>
 800949a:	4604      	mov	r4, r0
 800949c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d061      	beq.n	8009566 <_dtoa_r+0x916>
 80094a2:	9802      	ldr	r0, [sp, #8]
 80094a4:	4621      	mov	r1, r4
 80094a6:	f000 fd5f 	bl	8009f68 <__mcmp>
 80094aa:	2800      	cmp	r0, #0
 80094ac:	da5b      	bge.n	8009566 <_dtoa_r+0x916>
 80094ae:	2300      	movs	r3, #0
 80094b0:	9902      	ldr	r1, [sp, #8]
 80094b2:	220a      	movs	r2, #10
 80094b4:	4648      	mov	r0, r9
 80094b6:	f000 fafd 	bl	8009ab4 <__multadd>
 80094ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094bc:	9002      	str	r0, [sp, #8]
 80094be:	f107 38ff 	add.w	r8, r7, #4294967295
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	f000 8177 	beq.w	80097b6 <_dtoa_r+0xb66>
 80094c8:	4629      	mov	r1, r5
 80094ca:	2300      	movs	r3, #0
 80094cc:	220a      	movs	r2, #10
 80094ce:	4648      	mov	r0, r9
 80094d0:	f000 faf0 	bl	8009ab4 <__multadd>
 80094d4:	f1bb 0f00 	cmp.w	fp, #0
 80094d8:	4605      	mov	r5, r0
 80094da:	dc6f      	bgt.n	80095bc <_dtoa_r+0x96c>
 80094dc:	9b07      	ldr	r3, [sp, #28]
 80094de:	2b02      	cmp	r3, #2
 80094e0:	dc49      	bgt.n	8009576 <_dtoa_r+0x926>
 80094e2:	e06b      	b.n	80095bc <_dtoa_r+0x96c>
 80094e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80094e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80094ea:	e73c      	b.n	8009366 <_dtoa_r+0x716>
 80094ec:	3fe00000 	.word	0x3fe00000
 80094f0:	40240000 	.word	0x40240000
 80094f4:	9b03      	ldr	r3, [sp, #12]
 80094f6:	1e5c      	subs	r4, r3, #1
 80094f8:	9b08      	ldr	r3, [sp, #32]
 80094fa:	42a3      	cmp	r3, r4
 80094fc:	db09      	blt.n	8009512 <_dtoa_r+0x8c2>
 80094fe:	1b1c      	subs	r4, r3, r4
 8009500:	9b03      	ldr	r3, [sp, #12]
 8009502:	2b00      	cmp	r3, #0
 8009504:	f6bf af30 	bge.w	8009368 <_dtoa_r+0x718>
 8009508:	9b00      	ldr	r3, [sp, #0]
 800950a:	9a03      	ldr	r2, [sp, #12]
 800950c:	1a9e      	subs	r6, r3, r2
 800950e:	2300      	movs	r3, #0
 8009510:	e72b      	b.n	800936a <_dtoa_r+0x71a>
 8009512:	9b08      	ldr	r3, [sp, #32]
 8009514:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009516:	9408      	str	r4, [sp, #32]
 8009518:	1ae3      	subs	r3, r4, r3
 800951a:	441a      	add	r2, r3
 800951c:	9e00      	ldr	r6, [sp, #0]
 800951e:	9b03      	ldr	r3, [sp, #12]
 8009520:	920d      	str	r2, [sp, #52]	@ 0x34
 8009522:	2400      	movs	r4, #0
 8009524:	e721      	b.n	800936a <_dtoa_r+0x71a>
 8009526:	9c08      	ldr	r4, [sp, #32]
 8009528:	9e00      	ldr	r6, [sp, #0]
 800952a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800952c:	e728      	b.n	8009380 <_dtoa_r+0x730>
 800952e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009532:	e751      	b.n	80093d8 <_dtoa_r+0x788>
 8009534:	9a08      	ldr	r2, [sp, #32]
 8009536:	9902      	ldr	r1, [sp, #8]
 8009538:	e750      	b.n	80093dc <_dtoa_r+0x78c>
 800953a:	f8cd 8008 	str.w	r8, [sp, #8]
 800953e:	e751      	b.n	80093e4 <_dtoa_r+0x794>
 8009540:	2300      	movs	r3, #0
 8009542:	e779      	b.n	8009438 <_dtoa_r+0x7e8>
 8009544:	9b04      	ldr	r3, [sp, #16]
 8009546:	e777      	b.n	8009438 <_dtoa_r+0x7e8>
 8009548:	2300      	movs	r3, #0
 800954a:	9308      	str	r3, [sp, #32]
 800954c:	e779      	b.n	8009442 <_dtoa_r+0x7f2>
 800954e:	d093      	beq.n	8009478 <_dtoa_r+0x828>
 8009550:	9a00      	ldr	r2, [sp, #0]
 8009552:	331c      	adds	r3, #28
 8009554:	441a      	add	r2, r3
 8009556:	9200      	str	r2, [sp, #0]
 8009558:	9a06      	ldr	r2, [sp, #24]
 800955a:	441a      	add	r2, r3
 800955c:	441e      	add	r6, r3
 800955e:	9206      	str	r2, [sp, #24]
 8009560:	e78a      	b.n	8009478 <_dtoa_r+0x828>
 8009562:	4603      	mov	r3, r0
 8009564:	e7f4      	b.n	8009550 <_dtoa_r+0x900>
 8009566:	9b03      	ldr	r3, [sp, #12]
 8009568:	2b00      	cmp	r3, #0
 800956a:	46b8      	mov	r8, r7
 800956c:	dc20      	bgt.n	80095b0 <_dtoa_r+0x960>
 800956e:	469b      	mov	fp, r3
 8009570:	9b07      	ldr	r3, [sp, #28]
 8009572:	2b02      	cmp	r3, #2
 8009574:	dd1e      	ble.n	80095b4 <_dtoa_r+0x964>
 8009576:	f1bb 0f00 	cmp.w	fp, #0
 800957a:	f47f adb1 	bne.w	80090e0 <_dtoa_r+0x490>
 800957e:	4621      	mov	r1, r4
 8009580:	465b      	mov	r3, fp
 8009582:	2205      	movs	r2, #5
 8009584:	4648      	mov	r0, r9
 8009586:	f000 fa95 	bl	8009ab4 <__multadd>
 800958a:	4601      	mov	r1, r0
 800958c:	4604      	mov	r4, r0
 800958e:	9802      	ldr	r0, [sp, #8]
 8009590:	f000 fcea 	bl	8009f68 <__mcmp>
 8009594:	2800      	cmp	r0, #0
 8009596:	f77f ada3 	ble.w	80090e0 <_dtoa_r+0x490>
 800959a:	4656      	mov	r6, sl
 800959c:	2331      	movs	r3, #49	@ 0x31
 800959e:	f806 3b01 	strb.w	r3, [r6], #1
 80095a2:	f108 0801 	add.w	r8, r8, #1
 80095a6:	e59f      	b.n	80090e8 <_dtoa_r+0x498>
 80095a8:	9c03      	ldr	r4, [sp, #12]
 80095aa:	46b8      	mov	r8, r7
 80095ac:	4625      	mov	r5, r4
 80095ae:	e7f4      	b.n	800959a <_dtoa_r+0x94a>
 80095b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80095b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	f000 8101 	beq.w	80097be <_dtoa_r+0xb6e>
 80095bc:	2e00      	cmp	r6, #0
 80095be:	dd05      	ble.n	80095cc <_dtoa_r+0x97c>
 80095c0:	4629      	mov	r1, r5
 80095c2:	4632      	mov	r2, r6
 80095c4:	4648      	mov	r0, r9
 80095c6:	f000 fc63 	bl	8009e90 <__lshift>
 80095ca:	4605      	mov	r5, r0
 80095cc:	9b08      	ldr	r3, [sp, #32]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d05c      	beq.n	800968c <_dtoa_r+0xa3c>
 80095d2:	6869      	ldr	r1, [r5, #4]
 80095d4:	4648      	mov	r0, r9
 80095d6:	f000 fa0b 	bl	80099f0 <_Balloc>
 80095da:	4606      	mov	r6, r0
 80095dc:	b928      	cbnz	r0, 80095ea <_dtoa_r+0x99a>
 80095de:	4b82      	ldr	r3, [pc, #520]	@ (80097e8 <_dtoa_r+0xb98>)
 80095e0:	4602      	mov	r2, r0
 80095e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80095e6:	f7ff bb4a 	b.w	8008c7e <_dtoa_r+0x2e>
 80095ea:	692a      	ldr	r2, [r5, #16]
 80095ec:	3202      	adds	r2, #2
 80095ee:	0092      	lsls	r2, r2, #2
 80095f0:	f105 010c 	add.w	r1, r5, #12
 80095f4:	300c      	adds	r0, #12
 80095f6:	f7ff fa8e 	bl	8008b16 <memcpy>
 80095fa:	2201      	movs	r2, #1
 80095fc:	4631      	mov	r1, r6
 80095fe:	4648      	mov	r0, r9
 8009600:	f000 fc46 	bl	8009e90 <__lshift>
 8009604:	f10a 0301 	add.w	r3, sl, #1
 8009608:	9300      	str	r3, [sp, #0]
 800960a:	eb0a 030b 	add.w	r3, sl, fp
 800960e:	9308      	str	r3, [sp, #32]
 8009610:	9b04      	ldr	r3, [sp, #16]
 8009612:	f003 0301 	and.w	r3, r3, #1
 8009616:	462f      	mov	r7, r5
 8009618:	9306      	str	r3, [sp, #24]
 800961a:	4605      	mov	r5, r0
 800961c:	9b00      	ldr	r3, [sp, #0]
 800961e:	9802      	ldr	r0, [sp, #8]
 8009620:	4621      	mov	r1, r4
 8009622:	f103 3bff 	add.w	fp, r3, #4294967295
 8009626:	f7ff fa8b 	bl	8008b40 <quorem>
 800962a:	4603      	mov	r3, r0
 800962c:	3330      	adds	r3, #48	@ 0x30
 800962e:	9003      	str	r0, [sp, #12]
 8009630:	4639      	mov	r1, r7
 8009632:	9802      	ldr	r0, [sp, #8]
 8009634:	9309      	str	r3, [sp, #36]	@ 0x24
 8009636:	f000 fc97 	bl	8009f68 <__mcmp>
 800963a:	462a      	mov	r2, r5
 800963c:	9004      	str	r0, [sp, #16]
 800963e:	4621      	mov	r1, r4
 8009640:	4648      	mov	r0, r9
 8009642:	f000 fcad 	bl	8009fa0 <__mdiff>
 8009646:	68c2      	ldr	r2, [r0, #12]
 8009648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800964a:	4606      	mov	r6, r0
 800964c:	bb02      	cbnz	r2, 8009690 <_dtoa_r+0xa40>
 800964e:	4601      	mov	r1, r0
 8009650:	9802      	ldr	r0, [sp, #8]
 8009652:	f000 fc89 	bl	8009f68 <__mcmp>
 8009656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009658:	4602      	mov	r2, r0
 800965a:	4631      	mov	r1, r6
 800965c:	4648      	mov	r0, r9
 800965e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009660:	9309      	str	r3, [sp, #36]	@ 0x24
 8009662:	f000 fa05 	bl	8009a70 <_Bfree>
 8009666:	9b07      	ldr	r3, [sp, #28]
 8009668:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800966a:	9e00      	ldr	r6, [sp, #0]
 800966c:	ea42 0103 	orr.w	r1, r2, r3
 8009670:	9b06      	ldr	r3, [sp, #24]
 8009672:	4319      	orrs	r1, r3
 8009674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009676:	d10d      	bne.n	8009694 <_dtoa_r+0xa44>
 8009678:	2b39      	cmp	r3, #57	@ 0x39
 800967a:	d027      	beq.n	80096cc <_dtoa_r+0xa7c>
 800967c:	9a04      	ldr	r2, [sp, #16]
 800967e:	2a00      	cmp	r2, #0
 8009680:	dd01      	ble.n	8009686 <_dtoa_r+0xa36>
 8009682:	9b03      	ldr	r3, [sp, #12]
 8009684:	3331      	adds	r3, #49	@ 0x31
 8009686:	f88b 3000 	strb.w	r3, [fp]
 800968a:	e52e      	b.n	80090ea <_dtoa_r+0x49a>
 800968c:	4628      	mov	r0, r5
 800968e:	e7b9      	b.n	8009604 <_dtoa_r+0x9b4>
 8009690:	2201      	movs	r2, #1
 8009692:	e7e2      	b.n	800965a <_dtoa_r+0xa0a>
 8009694:	9904      	ldr	r1, [sp, #16]
 8009696:	2900      	cmp	r1, #0
 8009698:	db04      	blt.n	80096a4 <_dtoa_r+0xa54>
 800969a:	9807      	ldr	r0, [sp, #28]
 800969c:	4301      	orrs	r1, r0
 800969e:	9806      	ldr	r0, [sp, #24]
 80096a0:	4301      	orrs	r1, r0
 80096a2:	d120      	bne.n	80096e6 <_dtoa_r+0xa96>
 80096a4:	2a00      	cmp	r2, #0
 80096a6:	ddee      	ble.n	8009686 <_dtoa_r+0xa36>
 80096a8:	9902      	ldr	r1, [sp, #8]
 80096aa:	9300      	str	r3, [sp, #0]
 80096ac:	2201      	movs	r2, #1
 80096ae:	4648      	mov	r0, r9
 80096b0:	f000 fbee 	bl	8009e90 <__lshift>
 80096b4:	4621      	mov	r1, r4
 80096b6:	9002      	str	r0, [sp, #8]
 80096b8:	f000 fc56 	bl	8009f68 <__mcmp>
 80096bc:	2800      	cmp	r0, #0
 80096be:	9b00      	ldr	r3, [sp, #0]
 80096c0:	dc02      	bgt.n	80096c8 <_dtoa_r+0xa78>
 80096c2:	d1e0      	bne.n	8009686 <_dtoa_r+0xa36>
 80096c4:	07da      	lsls	r2, r3, #31
 80096c6:	d5de      	bpl.n	8009686 <_dtoa_r+0xa36>
 80096c8:	2b39      	cmp	r3, #57	@ 0x39
 80096ca:	d1da      	bne.n	8009682 <_dtoa_r+0xa32>
 80096cc:	2339      	movs	r3, #57	@ 0x39
 80096ce:	f88b 3000 	strb.w	r3, [fp]
 80096d2:	4633      	mov	r3, r6
 80096d4:	461e      	mov	r6, r3
 80096d6:	3b01      	subs	r3, #1
 80096d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80096dc:	2a39      	cmp	r2, #57	@ 0x39
 80096de:	d04e      	beq.n	800977e <_dtoa_r+0xb2e>
 80096e0:	3201      	adds	r2, #1
 80096e2:	701a      	strb	r2, [r3, #0]
 80096e4:	e501      	b.n	80090ea <_dtoa_r+0x49a>
 80096e6:	2a00      	cmp	r2, #0
 80096e8:	dd03      	ble.n	80096f2 <_dtoa_r+0xaa2>
 80096ea:	2b39      	cmp	r3, #57	@ 0x39
 80096ec:	d0ee      	beq.n	80096cc <_dtoa_r+0xa7c>
 80096ee:	3301      	adds	r3, #1
 80096f0:	e7c9      	b.n	8009686 <_dtoa_r+0xa36>
 80096f2:	9a00      	ldr	r2, [sp, #0]
 80096f4:	9908      	ldr	r1, [sp, #32]
 80096f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80096fa:	428a      	cmp	r2, r1
 80096fc:	d028      	beq.n	8009750 <_dtoa_r+0xb00>
 80096fe:	9902      	ldr	r1, [sp, #8]
 8009700:	2300      	movs	r3, #0
 8009702:	220a      	movs	r2, #10
 8009704:	4648      	mov	r0, r9
 8009706:	f000 f9d5 	bl	8009ab4 <__multadd>
 800970a:	42af      	cmp	r7, r5
 800970c:	9002      	str	r0, [sp, #8]
 800970e:	f04f 0300 	mov.w	r3, #0
 8009712:	f04f 020a 	mov.w	r2, #10
 8009716:	4639      	mov	r1, r7
 8009718:	4648      	mov	r0, r9
 800971a:	d107      	bne.n	800972c <_dtoa_r+0xadc>
 800971c:	f000 f9ca 	bl	8009ab4 <__multadd>
 8009720:	4607      	mov	r7, r0
 8009722:	4605      	mov	r5, r0
 8009724:	9b00      	ldr	r3, [sp, #0]
 8009726:	3301      	adds	r3, #1
 8009728:	9300      	str	r3, [sp, #0]
 800972a:	e777      	b.n	800961c <_dtoa_r+0x9cc>
 800972c:	f000 f9c2 	bl	8009ab4 <__multadd>
 8009730:	4629      	mov	r1, r5
 8009732:	4607      	mov	r7, r0
 8009734:	2300      	movs	r3, #0
 8009736:	220a      	movs	r2, #10
 8009738:	4648      	mov	r0, r9
 800973a:	f000 f9bb 	bl	8009ab4 <__multadd>
 800973e:	4605      	mov	r5, r0
 8009740:	e7f0      	b.n	8009724 <_dtoa_r+0xad4>
 8009742:	f1bb 0f00 	cmp.w	fp, #0
 8009746:	bfcc      	ite	gt
 8009748:	465e      	movgt	r6, fp
 800974a:	2601      	movle	r6, #1
 800974c:	4456      	add	r6, sl
 800974e:	2700      	movs	r7, #0
 8009750:	9902      	ldr	r1, [sp, #8]
 8009752:	9300      	str	r3, [sp, #0]
 8009754:	2201      	movs	r2, #1
 8009756:	4648      	mov	r0, r9
 8009758:	f000 fb9a 	bl	8009e90 <__lshift>
 800975c:	4621      	mov	r1, r4
 800975e:	9002      	str	r0, [sp, #8]
 8009760:	f000 fc02 	bl	8009f68 <__mcmp>
 8009764:	2800      	cmp	r0, #0
 8009766:	dcb4      	bgt.n	80096d2 <_dtoa_r+0xa82>
 8009768:	d102      	bne.n	8009770 <_dtoa_r+0xb20>
 800976a:	9b00      	ldr	r3, [sp, #0]
 800976c:	07db      	lsls	r3, r3, #31
 800976e:	d4b0      	bmi.n	80096d2 <_dtoa_r+0xa82>
 8009770:	4633      	mov	r3, r6
 8009772:	461e      	mov	r6, r3
 8009774:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009778:	2a30      	cmp	r2, #48	@ 0x30
 800977a:	d0fa      	beq.n	8009772 <_dtoa_r+0xb22>
 800977c:	e4b5      	b.n	80090ea <_dtoa_r+0x49a>
 800977e:	459a      	cmp	sl, r3
 8009780:	d1a8      	bne.n	80096d4 <_dtoa_r+0xa84>
 8009782:	2331      	movs	r3, #49	@ 0x31
 8009784:	f108 0801 	add.w	r8, r8, #1
 8009788:	f88a 3000 	strb.w	r3, [sl]
 800978c:	e4ad      	b.n	80090ea <_dtoa_r+0x49a>
 800978e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009790:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80097ec <_dtoa_r+0xb9c>
 8009794:	b11b      	cbz	r3, 800979e <_dtoa_r+0xb4e>
 8009796:	f10a 0308 	add.w	r3, sl, #8
 800979a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800979c:	6013      	str	r3, [r2, #0]
 800979e:	4650      	mov	r0, sl
 80097a0:	b017      	add	sp, #92	@ 0x5c
 80097a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a6:	9b07      	ldr	r3, [sp, #28]
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	f77f ae2e 	ble.w	800940a <_dtoa_r+0x7ba>
 80097ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097b0:	9308      	str	r3, [sp, #32]
 80097b2:	2001      	movs	r0, #1
 80097b4:	e64d      	b.n	8009452 <_dtoa_r+0x802>
 80097b6:	f1bb 0f00 	cmp.w	fp, #0
 80097ba:	f77f aed9 	ble.w	8009570 <_dtoa_r+0x920>
 80097be:	4656      	mov	r6, sl
 80097c0:	9802      	ldr	r0, [sp, #8]
 80097c2:	4621      	mov	r1, r4
 80097c4:	f7ff f9bc 	bl	8008b40 <quorem>
 80097c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80097cc:	f806 3b01 	strb.w	r3, [r6], #1
 80097d0:	eba6 020a 	sub.w	r2, r6, sl
 80097d4:	4593      	cmp	fp, r2
 80097d6:	ddb4      	ble.n	8009742 <_dtoa_r+0xaf2>
 80097d8:	9902      	ldr	r1, [sp, #8]
 80097da:	2300      	movs	r3, #0
 80097dc:	220a      	movs	r2, #10
 80097de:	4648      	mov	r0, r9
 80097e0:	f000 f968 	bl	8009ab4 <__multadd>
 80097e4:	9002      	str	r0, [sp, #8]
 80097e6:	e7eb      	b.n	80097c0 <_dtoa_r+0xb70>
 80097e8:	0800c3b1 	.word	0x0800c3b1
 80097ec:	0800c335 	.word	0x0800c335

080097f0 <_free_r>:
 80097f0:	b538      	push	{r3, r4, r5, lr}
 80097f2:	4605      	mov	r5, r0
 80097f4:	2900      	cmp	r1, #0
 80097f6:	d041      	beq.n	800987c <_free_r+0x8c>
 80097f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097fc:	1f0c      	subs	r4, r1, #4
 80097fe:	2b00      	cmp	r3, #0
 8009800:	bfb8      	it	lt
 8009802:	18e4      	addlt	r4, r4, r3
 8009804:	f000 f8e8 	bl	80099d8 <__malloc_lock>
 8009808:	4a1d      	ldr	r2, [pc, #116]	@ (8009880 <_free_r+0x90>)
 800980a:	6813      	ldr	r3, [r2, #0]
 800980c:	b933      	cbnz	r3, 800981c <_free_r+0x2c>
 800980e:	6063      	str	r3, [r4, #4]
 8009810:	6014      	str	r4, [r2, #0]
 8009812:	4628      	mov	r0, r5
 8009814:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009818:	f000 b8e4 	b.w	80099e4 <__malloc_unlock>
 800981c:	42a3      	cmp	r3, r4
 800981e:	d908      	bls.n	8009832 <_free_r+0x42>
 8009820:	6820      	ldr	r0, [r4, #0]
 8009822:	1821      	adds	r1, r4, r0
 8009824:	428b      	cmp	r3, r1
 8009826:	bf01      	itttt	eq
 8009828:	6819      	ldreq	r1, [r3, #0]
 800982a:	685b      	ldreq	r3, [r3, #4]
 800982c:	1809      	addeq	r1, r1, r0
 800982e:	6021      	streq	r1, [r4, #0]
 8009830:	e7ed      	b.n	800980e <_free_r+0x1e>
 8009832:	461a      	mov	r2, r3
 8009834:	685b      	ldr	r3, [r3, #4]
 8009836:	b10b      	cbz	r3, 800983c <_free_r+0x4c>
 8009838:	42a3      	cmp	r3, r4
 800983a:	d9fa      	bls.n	8009832 <_free_r+0x42>
 800983c:	6811      	ldr	r1, [r2, #0]
 800983e:	1850      	adds	r0, r2, r1
 8009840:	42a0      	cmp	r0, r4
 8009842:	d10b      	bne.n	800985c <_free_r+0x6c>
 8009844:	6820      	ldr	r0, [r4, #0]
 8009846:	4401      	add	r1, r0
 8009848:	1850      	adds	r0, r2, r1
 800984a:	4283      	cmp	r3, r0
 800984c:	6011      	str	r1, [r2, #0]
 800984e:	d1e0      	bne.n	8009812 <_free_r+0x22>
 8009850:	6818      	ldr	r0, [r3, #0]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	6053      	str	r3, [r2, #4]
 8009856:	4408      	add	r0, r1
 8009858:	6010      	str	r0, [r2, #0]
 800985a:	e7da      	b.n	8009812 <_free_r+0x22>
 800985c:	d902      	bls.n	8009864 <_free_r+0x74>
 800985e:	230c      	movs	r3, #12
 8009860:	602b      	str	r3, [r5, #0]
 8009862:	e7d6      	b.n	8009812 <_free_r+0x22>
 8009864:	6820      	ldr	r0, [r4, #0]
 8009866:	1821      	adds	r1, r4, r0
 8009868:	428b      	cmp	r3, r1
 800986a:	bf04      	itt	eq
 800986c:	6819      	ldreq	r1, [r3, #0]
 800986e:	685b      	ldreq	r3, [r3, #4]
 8009870:	6063      	str	r3, [r4, #4]
 8009872:	bf04      	itt	eq
 8009874:	1809      	addeq	r1, r1, r0
 8009876:	6021      	streq	r1, [r4, #0]
 8009878:	6054      	str	r4, [r2, #4]
 800987a:	e7ca      	b.n	8009812 <_free_r+0x22>
 800987c:	bd38      	pop	{r3, r4, r5, pc}
 800987e:	bf00      	nop
 8009880:	200047fc 	.word	0x200047fc

08009884 <malloc>:
 8009884:	4b02      	ldr	r3, [pc, #8]	@ (8009890 <malloc+0xc>)
 8009886:	4601      	mov	r1, r0
 8009888:	6818      	ldr	r0, [r3, #0]
 800988a:	f000 b825 	b.w	80098d8 <_malloc_r>
 800988e:	bf00      	nop
 8009890:	20000020 	.word	0x20000020

08009894 <sbrk_aligned>:
 8009894:	b570      	push	{r4, r5, r6, lr}
 8009896:	4e0f      	ldr	r6, [pc, #60]	@ (80098d4 <sbrk_aligned+0x40>)
 8009898:	460c      	mov	r4, r1
 800989a:	6831      	ldr	r1, [r6, #0]
 800989c:	4605      	mov	r5, r0
 800989e:	b911      	cbnz	r1, 80098a6 <sbrk_aligned+0x12>
 80098a0:	f001 fe04 	bl	800b4ac <_sbrk_r>
 80098a4:	6030      	str	r0, [r6, #0]
 80098a6:	4621      	mov	r1, r4
 80098a8:	4628      	mov	r0, r5
 80098aa:	f001 fdff 	bl	800b4ac <_sbrk_r>
 80098ae:	1c43      	adds	r3, r0, #1
 80098b0:	d103      	bne.n	80098ba <sbrk_aligned+0x26>
 80098b2:	f04f 34ff 	mov.w	r4, #4294967295
 80098b6:	4620      	mov	r0, r4
 80098b8:	bd70      	pop	{r4, r5, r6, pc}
 80098ba:	1cc4      	adds	r4, r0, #3
 80098bc:	f024 0403 	bic.w	r4, r4, #3
 80098c0:	42a0      	cmp	r0, r4
 80098c2:	d0f8      	beq.n	80098b6 <sbrk_aligned+0x22>
 80098c4:	1a21      	subs	r1, r4, r0
 80098c6:	4628      	mov	r0, r5
 80098c8:	f001 fdf0 	bl	800b4ac <_sbrk_r>
 80098cc:	3001      	adds	r0, #1
 80098ce:	d1f2      	bne.n	80098b6 <sbrk_aligned+0x22>
 80098d0:	e7ef      	b.n	80098b2 <sbrk_aligned+0x1e>
 80098d2:	bf00      	nop
 80098d4:	200047f8 	.word	0x200047f8

080098d8 <_malloc_r>:
 80098d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098dc:	1ccd      	adds	r5, r1, #3
 80098de:	f025 0503 	bic.w	r5, r5, #3
 80098e2:	3508      	adds	r5, #8
 80098e4:	2d0c      	cmp	r5, #12
 80098e6:	bf38      	it	cc
 80098e8:	250c      	movcc	r5, #12
 80098ea:	2d00      	cmp	r5, #0
 80098ec:	4606      	mov	r6, r0
 80098ee:	db01      	blt.n	80098f4 <_malloc_r+0x1c>
 80098f0:	42a9      	cmp	r1, r5
 80098f2:	d904      	bls.n	80098fe <_malloc_r+0x26>
 80098f4:	230c      	movs	r3, #12
 80098f6:	6033      	str	r3, [r6, #0]
 80098f8:	2000      	movs	r0, #0
 80098fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80099d4 <_malloc_r+0xfc>
 8009902:	f000 f869 	bl	80099d8 <__malloc_lock>
 8009906:	f8d8 3000 	ldr.w	r3, [r8]
 800990a:	461c      	mov	r4, r3
 800990c:	bb44      	cbnz	r4, 8009960 <_malloc_r+0x88>
 800990e:	4629      	mov	r1, r5
 8009910:	4630      	mov	r0, r6
 8009912:	f7ff ffbf 	bl	8009894 <sbrk_aligned>
 8009916:	1c43      	adds	r3, r0, #1
 8009918:	4604      	mov	r4, r0
 800991a:	d158      	bne.n	80099ce <_malloc_r+0xf6>
 800991c:	f8d8 4000 	ldr.w	r4, [r8]
 8009920:	4627      	mov	r7, r4
 8009922:	2f00      	cmp	r7, #0
 8009924:	d143      	bne.n	80099ae <_malloc_r+0xd6>
 8009926:	2c00      	cmp	r4, #0
 8009928:	d04b      	beq.n	80099c2 <_malloc_r+0xea>
 800992a:	6823      	ldr	r3, [r4, #0]
 800992c:	4639      	mov	r1, r7
 800992e:	4630      	mov	r0, r6
 8009930:	eb04 0903 	add.w	r9, r4, r3
 8009934:	f001 fdba 	bl	800b4ac <_sbrk_r>
 8009938:	4581      	cmp	r9, r0
 800993a:	d142      	bne.n	80099c2 <_malloc_r+0xea>
 800993c:	6821      	ldr	r1, [r4, #0]
 800993e:	1a6d      	subs	r5, r5, r1
 8009940:	4629      	mov	r1, r5
 8009942:	4630      	mov	r0, r6
 8009944:	f7ff ffa6 	bl	8009894 <sbrk_aligned>
 8009948:	3001      	adds	r0, #1
 800994a:	d03a      	beq.n	80099c2 <_malloc_r+0xea>
 800994c:	6823      	ldr	r3, [r4, #0]
 800994e:	442b      	add	r3, r5
 8009950:	6023      	str	r3, [r4, #0]
 8009952:	f8d8 3000 	ldr.w	r3, [r8]
 8009956:	685a      	ldr	r2, [r3, #4]
 8009958:	bb62      	cbnz	r2, 80099b4 <_malloc_r+0xdc>
 800995a:	f8c8 7000 	str.w	r7, [r8]
 800995e:	e00f      	b.n	8009980 <_malloc_r+0xa8>
 8009960:	6822      	ldr	r2, [r4, #0]
 8009962:	1b52      	subs	r2, r2, r5
 8009964:	d420      	bmi.n	80099a8 <_malloc_r+0xd0>
 8009966:	2a0b      	cmp	r2, #11
 8009968:	d917      	bls.n	800999a <_malloc_r+0xc2>
 800996a:	1961      	adds	r1, r4, r5
 800996c:	42a3      	cmp	r3, r4
 800996e:	6025      	str	r5, [r4, #0]
 8009970:	bf18      	it	ne
 8009972:	6059      	strne	r1, [r3, #4]
 8009974:	6863      	ldr	r3, [r4, #4]
 8009976:	bf08      	it	eq
 8009978:	f8c8 1000 	streq.w	r1, [r8]
 800997c:	5162      	str	r2, [r4, r5]
 800997e:	604b      	str	r3, [r1, #4]
 8009980:	4630      	mov	r0, r6
 8009982:	f000 f82f 	bl	80099e4 <__malloc_unlock>
 8009986:	f104 000b 	add.w	r0, r4, #11
 800998a:	1d23      	adds	r3, r4, #4
 800998c:	f020 0007 	bic.w	r0, r0, #7
 8009990:	1ac2      	subs	r2, r0, r3
 8009992:	bf1c      	itt	ne
 8009994:	1a1b      	subne	r3, r3, r0
 8009996:	50a3      	strne	r3, [r4, r2]
 8009998:	e7af      	b.n	80098fa <_malloc_r+0x22>
 800999a:	6862      	ldr	r2, [r4, #4]
 800999c:	42a3      	cmp	r3, r4
 800999e:	bf0c      	ite	eq
 80099a0:	f8c8 2000 	streq.w	r2, [r8]
 80099a4:	605a      	strne	r2, [r3, #4]
 80099a6:	e7eb      	b.n	8009980 <_malloc_r+0xa8>
 80099a8:	4623      	mov	r3, r4
 80099aa:	6864      	ldr	r4, [r4, #4]
 80099ac:	e7ae      	b.n	800990c <_malloc_r+0x34>
 80099ae:	463c      	mov	r4, r7
 80099b0:	687f      	ldr	r7, [r7, #4]
 80099b2:	e7b6      	b.n	8009922 <_malloc_r+0x4a>
 80099b4:	461a      	mov	r2, r3
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	42a3      	cmp	r3, r4
 80099ba:	d1fb      	bne.n	80099b4 <_malloc_r+0xdc>
 80099bc:	2300      	movs	r3, #0
 80099be:	6053      	str	r3, [r2, #4]
 80099c0:	e7de      	b.n	8009980 <_malloc_r+0xa8>
 80099c2:	230c      	movs	r3, #12
 80099c4:	6033      	str	r3, [r6, #0]
 80099c6:	4630      	mov	r0, r6
 80099c8:	f000 f80c 	bl	80099e4 <__malloc_unlock>
 80099cc:	e794      	b.n	80098f8 <_malloc_r+0x20>
 80099ce:	6005      	str	r5, [r0, #0]
 80099d0:	e7d6      	b.n	8009980 <_malloc_r+0xa8>
 80099d2:	bf00      	nop
 80099d4:	200047fc 	.word	0x200047fc

080099d8 <__malloc_lock>:
 80099d8:	4801      	ldr	r0, [pc, #4]	@ (80099e0 <__malloc_lock+0x8>)
 80099da:	f7ff b89a 	b.w	8008b12 <__retarget_lock_acquire_recursive>
 80099de:	bf00      	nop
 80099e0:	200047f4 	.word	0x200047f4

080099e4 <__malloc_unlock>:
 80099e4:	4801      	ldr	r0, [pc, #4]	@ (80099ec <__malloc_unlock+0x8>)
 80099e6:	f7ff b895 	b.w	8008b14 <__retarget_lock_release_recursive>
 80099ea:	bf00      	nop
 80099ec:	200047f4 	.word	0x200047f4

080099f0 <_Balloc>:
 80099f0:	b570      	push	{r4, r5, r6, lr}
 80099f2:	69c6      	ldr	r6, [r0, #28]
 80099f4:	4604      	mov	r4, r0
 80099f6:	460d      	mov	r5, r1
 80099f8:	b976      	cbnz	r6, 8009a18 <_Balloc+0x28>
 80099fa:	2010      	movs	r0, #16
 80099fc:	f7ff ff42 	bl	8009884 <malloc>
 8009a00:	4602      	mov	r2, r0
 8009a02:	61e0      	str	r0, [r4, #28]
 8009a04:	b920      	cbnz	r0, 8009a10 <_Balloc+0x20>
 8009a06:	4b18      	ldr	r3, [pc, #96]	@ (8009a68 <_Balloc+0x78>)
 8009a08:	4818      	ldr	r0, [pc, #96]	@ (8009a6c <_Balloc+0x7c>)
 8009a0a:	216b      	movs	r1, #107	@ 0x6b
 8009a0c:	f001 fd68 	bl	800b4e0 <__assert_func>
 8009a10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a14:	6006      	str	r6, [r0, #0]
 8009a16:	60c6      	str	r6, [r0, #12]
 8009a18:	69e6      	ldr	r6, [r4, #28]
 8009a1a:	68f3      	ldr	r3, [r6, #12]
 8009a1c:	b183      	cbz	r3, 8009a40 <_Balloc+0x50>
 8009a1e:	69e3      	ldr	r3, [r4, #28]
 8009a20:	68db      	ldr	r3, [r3, #12]
 8009a22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a26:	b9b8      	cbnz	r0, 8009a58 <_Balloc+0x68>
 8009a28:	2101      	movs	r1, #1
 8009a2a:	fa01 f605 	lsl.w	r6, r1, r5
 8009a2e:	1d72      	adds	r2, r6, #5
 8009a30:	0092      	lsls	r2, r2, #2
 8009a32:	4620      	mov	r0, r4
 8009a34:	f001 fd72 	bl	800b51c <_calloc_r>
 8009a38:	b160      	cbz	r0, 8009a54 <_Balloc+0x64>
 8009a3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a3e:	e00e      	b.n	8009a5e <_Balloc+0x6e>
 8009a40:	2221      	movs	r2, #33	@ 0x21
 8009a42:	2104      	movs	r1, #4
 8009a44:	4620      	mov	r0, r4
 8009a46:	f001 fd69 	bl	800b51c <_calloc_r>
 8009a4a:	69e3      	ldr	r3, [r4, #28]
 8009a4c:	60f0      	str	r0, [r6, #12]
 8009a4e:	68db      	ldr	r3, [r3, #12]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d1e4      	bne.n	8009a1e <_Balloc+0x2e>
 8009a54:	2000      	movs	r0, #0
 8009a56:	bd70      	pop	{r4, r5, r6, pc}
 8009a58:	6802      	ldr	r2, [r0, #0]
 8009a5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a5e:	2300      	movs	r3, #0
 8009a60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a64:	e7f7      	b.n	8009a56 <_Balloc+0x66>
 8009a66:	bf00      	nop
 8009a68:	0800c342 	.word	0x0800c342
 8009a6c:	0800c3c2 	.word	0x0800c3c2

08009a70 <_Bfree>:
 8009a70:	b570      	push	{r4, r5, r6, lr}
 8009a72:	69c6      	ldr	r6, [r0, #28]
 8009a74:	4605      	mov	r5, r0
 8009a76:	460c      	mov	r4, r1
 8009a78:	b976      	cbnz	r6, 8009a98 <_Bfree+0x28>
 8009a7a:	2010      	movs	r0, #16
 8009a7c:	f7ff ff02 	bl	8009884 <malloc>
 8009a80:	4602      	mov	r2, r0
 8009a82:	61e8      	str	r0, [r5, #28]
 8009a84:	b920      	cbnz	r0, 8009a90 <_Bfree+0x20>
 8009a86:	4b09      	ldr	r3, [pc, #36]	@ (8009aac <_Bfree+0x3c>)
 8009a88:	4809      	ldr	r0, [pc, #36]	@ (8009ab0 <_Bfree+0x40>)
 8009a8a:	218f      	movs	r1, #143	@ 0x8f
 8009a8c:	f001 fd28 	bl	800b4e0 <__assert_func>
 8009a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a94:	6006      	str	r6, [r0, #0]
 8009a96:	60c6      	str	r6, [r0, #12]
 8009a98:	b13c      	cbz	r4, 8009aaa <_Bfree+0x3a>
 8009a9a:	69eb      	ldr	r3, [r5, #28]
 8009a9c:	6862      	ldr	r2, [r4, #4]
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009aa4:	6021      	str	r1, [r4, #0]
 8009aa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009aaa:	bd70      	pop	{r4, r5, r6, pc}
 8009aac:	0800c342 	.word	0x0800c342
 8009ab0:	0800c3c2 	.word	0x0800c3c2

08009ab4 <__multadd>:
 8009ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ab8:	690d      	ldr	r5, [r1, #16]
 8009aba:	4607      	mov	r7, r0
 8009abc:	460c      	mov	r4, r1
 8009abe:	461e      	mov	r6, r3
 8009ac0:	f101 0c14 	add.w	ip, r1, #20
 8009ac4:	2000      	movs	r0, #0
 8009ac6:	f8dc 3000 	ldr.w	r3, [ip]
 8009aca:	b299      	uxth	r1, r3
 8009acc:	fb02 6101 	mla	r1, r2, r1, r6
 8009ad0:	0c1e      	lsrs	r6, r3, #16
 8009ad2:	0c0b      	lsrs	r3, r1, #16
 8009ad4:	fb02 3306 	mla	r3, r2, r6, r3
 8009ad8:	b289      	uxth	r1, r1
 8009ada:	3001      	adds	r0, #1
 8009adc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ae0:	4285      	cmp	r5, r0
 8009ae2:	f84c 1b04 	str.w	r1, [ip], #4
 8009ae6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009aea:	dcec      	bgt.n	8009ac6 <__multadd+0x12>
 8009aec:	b30e      	cbz	r6, 8009b32 <__multadd+0x7e>
 8009aee:	68a3      	ldr	r3, [r4, #8]
 8009af0:	42ab      	cmp	r3, r5
 8009af2:	dc19      	bgt.n	8009b28 <__multadd+0x74>
 8009af4:	6861      	ldr	r1, [r4, #4]
 8009af6:	4638      	mov	r0, r7
 8009af8:	3101      	adds	r1, #1
 8009afa:	f7ff ff79 	bl	80099f0 <_Balloc>
 8009afe:	4680      	mov	r8, r0
 8009b00:	b928      	cbnz	r0, 8009b0e <__multadd+0x5a>
 8009b02:	4602      	mov	r2, r0
 8009b04:	4b0c      	ldr	r3, [pc, #48]	@ (8009b38 <__multadd+0x84>)
 8009b06:	480d      	ldr	r0, [pc, #52]	@ (8009b3c <__multadd+0x88>)
 8009b08:	21ba      	movs	r1, #186	@ 0xba
 8009b0a:	f001 fce9 	bl	800b4e0 <__assert_func>
 8009b0e:	6922      	ldr	r2, [r4, #16]
 8009b10:	3202      	adds	r2, #2
 8009b12:	f104 010c 	add.w	r1, r4, #12
 8009b16:	0092      	lsls	r2, r2, #2
 8009b18:	300c      	adds	r0, #12
 8009b1a:	f7fe fffc 	bl	8008b16 <memcpy>
 8009b1e:	4621      	mov	r1, r4
 8009b20:	4638      	mov	r0, r7
 8009b22:	f7ff ffa5 	bl	8009a70 <_Bfree>
 8009b26:	4644      	mov	r4, r8
 8009b28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b2c:	3501      	adds	r5, #1
 8009b2e:	615e      	str	r6, [r3, #20]
 8009b30:	6125      	str	r5, [r4, #16]
 8009b32:	4620      	mov	r0, r4
 8009b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b38:	0800c3b1 	.word	0x0800c3b1
 8009b3c:	0800c3c2 	.word	0x0800c3c2

08009b40 <__s2b>:
 8009b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b44:	460c      	mov	r4, r1
 8009b46:	4615      	mov	r5, r2
 8009b48:	461f      	mov	r7, r3
 8009b4a:	2209      	movs	r2, #9
 8009b4c:	3308      	adds	r3, #8
 8009b4e:	4606      	mov	r6, r0
 8009b50:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b54:	2100      	movs	r1, #0
 8009b56:	2201      	movs	r2, #1
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	db09      	blt.n	8009b70 <__s2b+0x30>
 8009b5c:	4630      	mov	r0, r6
 8009b5e:	f7ff ff47 	bl	80099f0 <_Balloc>
 8009b62:	b940      	cbnz	r0, 8009b76 <__s2b+0x36>
 8009b64:	4602      	mov	r2, r0
 8009b66:	4b19      	ldr	r3, [pc, #100]	@ (8009bcc <__s2b+0x8c>)
 8009b68:	4819      	ldr	r0, [pc, #100]	@ (8009bd0 <__s2b+0x90>)
 8009b6a:	21d3      	movs	r1, #211	@ 0xd3
 8009b6c:	f001 fcb8 	bl	800b4e0 <__assert_func>
 8009b70:	0052      	lsls	r2, r2, #1
 8009b72:	3101      	adds	r1, #1
 8009b74:	e7f0      	b.n	8009b58 <__s2b+0x18>
 8009b76:	9b08      	ldr	r3, [sp, #32]
 8009b78:	6143      	str	r3, [r0, #20]
 8009b7a:	2d09      	cmp	r5, #9
 8009b7c:	f04f 0301 	mov.w	r3, #1
 8009b80:	6103      	str	r3, [r0, #16]
 8009b82:	dd16      	ble.n	8009bb2 <__s2b+0x72>
 8009b84:	f104 0909 	add.w	r9, r4, #9
 8009b88:	46c8      	mov	r8, r9
 8009b8a:	442c      	add	r4, r5
 8009b8c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009b90:	4601      	mov	r1, r0
 8009b92:	3b30      	subs	r3, #48	@ 0x30
 8009b94:	220a      	movs	r2, #10
 8009b96:	4630      	mov	r0, r6
 8009b98:	f7ff ff8c 	bl	8009ab4 <__multadd>
 8009b9c:	45a0      	cmp	r8, r4
 8009b9e:	d1f5      	bne.n	8009b8c <__s2b+0x4c>
 8009ba0:	f1a5 0408 	sub.w	r4, r5, #8
 8009ba4:	444c      	add	r4, r9
 8009ba6:	1b2d      	subs	r5, r5, r4
 8009ba8:	1963      	adds	r3, r4, r5
 8009baa:	42bb      	cmp	r3, r7
 8009bac:	db04      	blt.n	8009bb8 <__s2b+0x78>
 8009bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bb2:	340a      	adds	r4, #10
 8009bb4:	2509      	movs	r5, #9
 8009bb6:	e7f6      	b.n	8009ba6 <__s2b+0x66>
 8009bb8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009bbc:	4601      	mov	r1, r0
 8009bbe:	3b30      	subs	r3, #48	@ 0x30
 8009bc0:	220a      	movs	r2, #10
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	f7ff ff76 	bl	8009ab4 <__multadd>
 8009bc8:	e7ee      	b.n	8009ba8 <__s2b+0x68>
 8009bca:	bf00      	nop
 8009bcc:	0800c3b1 	.word	0x0800c3b1
 8009bd0:	0800c3c2 	.word	0x0800c3c2

08009bd4 <__hi0bits>:
 8009bd4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009bd8:	4603      	mov	r3, r0
 8009bda:	bf36      	itet	cc
 8009bdc:	0403      	lslcc	r3, r0, #16
 8009bde:	2000      	movcs	r0, #0
 8009be0:	2010      	movcc	r0, #16
 8009be2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009be6:	bf3c      	itt	cc
 8009be8:	021b      	lslcc	r3, r3, #8
 8009bea:	3008      	addcc	r0, #8
 8009bec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bf0:	bf3c      	itt	cc
 8009bf2:	011b      	lslcc	r3, r3, #4
 8009bf4:	3004      	addcc	r0, #4
 8009bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bfa:	bf3c      	itt	cc
 8009bfc:	009b      	lslcc	r3, r3, #2
 8009bfe:	3002      	addcc	r0, #2
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	db05      	blt.n	8009c10 <__hi0bits+0x3c>
 8009c04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009c08:	f100 0001 	add.w	r0, r0, #1
 8009c0c:	bf08      	it	eq
 8009c0e:	2020      	moveq	r0, #32
 8009c10:	4770      	bx	lr

08009c12 <__lo0bits>:
 8009c12:	6803      	ldr	r3, [r0, #0]
 8009c14:	4602      	mov	r2, r0
 8009c16:	f013 0007 	ands.w	r0, r3, #7
 8009c1a:	d00b      	beq.n	8009c34 <__lo0bits+0x22>
 8009c1c:	07d9      	lsls	r1, r3, #31
 8009c1e:	d421      	bmi.n	8009c64 <__lo0bits+0x52>
 8009c20:	0798      	lsls	r0, r3, #30
 8009c22:	bf49      	itett	mi
 8009c24:	085b      	lsrmi	r3, r3, #1
 8009c26:	089b      	lsrpl	r3, r3, #2
 8009c28:	2001      	movmi	r0, #1
 8009c2a:	6013      	strmi	r3, [r2, #0]
 8009c2c:	bf5c      	itt	pl
 8009c2e:	6013      	strpl	r3, [r2, #0]
 8009c30:	2002      	movpl	r0, #2
 8009c32:	4770      	bx	lr
 8009c34:	b299      	uxth	r1, r3
 8009c36:	b909      	cbnz	r1, 8009c3c <__lo0bits+0x2a>
 8009c38:	0c1b      	lsrs	r3, r3, #16
 8009c3a:	2010      	movs	r0, #16
 8009c3c:	b2d9      	uxtb	r1, r3
 8009c3e:	b909      	cbnz	r1, 8009c44 <__lo0bits+0x32>
 8009c40:	3008      	adds	r0, #8
 8009c42:	0a1b      	lsrs	r3, r3, #8
 8009c44:	0719      	lsls	r1, r3, #28
 8009c46:	bf04      	itt	eq
 8009c48:	091b      	lsreq	r3, r3, #4
 8009c4a:	3004      	addeq	r0, #4
 8009c4c:	0799      	lsls	r1, r3, #30
 8009c4e:	bf04      	itt	eq
 8009c50:	089b      	lsreq	r3, r3, #2
 8009c52:	3002      	addeq	r0, #2
 8009c54:	07d9      	lsls	r1, r3, #31
 8009c56:	d403      	bmi.n	8009c60 <__lo0bits+0x4e>
 8009c58:	085b      	lsrs	r3, r3, #1
 8009c5a:	f100 0001 	add.w	r0, r0, #1
 8009c5e:	d003      	beq.n	8009c68 <__lo0bits+0x56>
 8009c60:	6013      	str	r3, [r2, #0]
 8009c62:	4770      	bx	lr
 8009c64:	2000      	movs	r0, #0
 8009c66:	4770      	bx	lr
 8009c68:	2020      	movs	r0, #32
 8009c6a:	4770      	bx	lr

08009c6c <__i2b>:
 8009c6c:	b510      	push	{r4, lr}
 8009c6e:	460c      	mov	r4, r1
 8009c70:	2101      	movs	r1, #1
 8009c72:	f7ff febd 	bl	80099f0 <_Balloc>
 8009c76:	4602      	mov	r2, r0
 8009c78:	b928      	cbnz	r0, 8009c86 <__i2b+0x1a>
 8009c7a:	4b05      	ldr	r3, [pc, #20]	@ (8009c90 <__i2b+0x24>)
 8009c7c:	4805      	ldr	r0, [pc, #20]	@ (8009c94 <__i2b+0x28>)
 8009c7e:	f240 1145 	movw	r1, #325	@ 0x145
 8009c82:	f001 fc2d 	bl	800b4e0 <__assert_func>
 8009c86:	2301      	movs	r3, #1
 8009c88:	6144      	str	r4, [r0, #20]
 8009c8a:	6103      	str	r3, [r0, #16]
 8009c8c:	bd10      	pop	{r4, pc}
 8009c8e:	bf00      	nop
 8009c90:	0800c3b1 	.word	0x0800c3b1
 8009c94:	0800c3c2 	.word	0x0800c3c2

08009c98 <__multiply>:
 8009c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c9c:	4617      	mov	r7, r2
 8009c9e:	690a      	ldr	r2, [r1, #16]
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	bfa8      	it	ge
 8009ca6:	463b      	movge	r3, r7
 8009ca8:	4689      	mov	r9, r1
 8009caa:	bfa4      	itt	ge
 8009cac:	460f      	movge	r7, r1
 8009cae:	4699      	movge	r9, r3
 8009cb0:	693d      	ldr	r5, [r7, #16]
 8009cb2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	6879      	ldr	r1, [r7, #4]
 8009cba:	eb05 060a 	add.w	r6, r5, sl
 8009cbe:	42b3      	cmp	r3, r6
 8009cc0:	b085      	sub	sp, #20
 8009cc2:	bfb8      	it	lt
 8009cc4:	3101      	addlt	r1, #1
 8009cc6:	f7ff fe93 	bl	80099f0 <_Balloc>
 8009cca:	b930      	cbnz	r0, 8009cda <__multiply+0x42>
 8009ccc:	4602      	mov	r2, r0
 8009cce:	4b41      	ldr	r3, [pc, #260]	@ (8009dd4 <__multiply+0x13c>)
 8009cd0:	4841      	ldr	r0, [pc, #260]	@ (8009dd8 <__multiply+0x140>)
 8009cd2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009cd6:	f001 fc03 	bl	800b4e0 <__assert_func>
 8009cda:	f100 0414 	add.w	r4, r0, #20
 8009cde:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009ce2:	4623      	mov	r3, r4
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	4573      	cmp	r3, lr
 8009ce8:	d320      	bcc.n	8009d2c <__multiply+0x94>
 8009cea:	f107 0814 	add.w	r8, r7, #20
 8009cee:	f109 0114 	add.w	r1, r9, #20
 8009cf2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009cf6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009cfa:	9302      	str	r3, [sp, #8]
 8009cfc:	1beb      	subs	r3, r5, r7
 8009cfe:	3b15      	subs	r3, #21
 8009d00:	f023 0303 	bic.w	r3, r3, #3
 8009d04:	3304      	adds	r3, #4
 8009d06:	3715      	adds	r7, #21
 8009d08:	42bd      	cmp	r5, r7
 8009d0a:	bf38      	it	cc
 8009d0c:	2304      	movcc	r3, #4
 8009d0e:	9301      	str	r3, [sp, #4]
 8009d10:	9b02      	ldr	r3, [sp, #8]
 8009d12:	9103      	str	r1, [sp, #12]
 8009d14:	428b      	cmp	r3, r1
 8009d16:	d80c      	bhi.n	8009d32 <__multiply+0x9a>
 8009d18:	2e00      	cmp	r6, #0
 8009d1a:	dd03      	ble.n	8009d24 <__multiply+0x8c>
 8009d1c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d055      	beq.n	8009dd0 <__multiply+0x138>
 8009d24:	6106      	str	r6, [r0, #16]
 8009d26:	b005      	add	sp, #20
 8009d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d2c:	f843 2b04 	str.w	r2, [r3], #4
 8009d30:	e7d9      	b.n	8009ce6 <__multiply+0x4e>
 8009d32:	f8b1 a000 	ldrh.w	sl, [r1]
 8009d36:	f1ba 0f00 	cmp.w	sl, #0
 8009d3a:	d01f      	beq.n	8009d7c <__multiply+0xe4>
 8009d3c:	46c4      	mov	ip, r8
 8009d3e:	46a1      	mov	r9, r4
 8009d40:	2700      	movs	r7, #0
 8009d42:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009d46:	f8d9 3000 	ldr.w	r3, [r9]
 8009d4a:	fa1f fb82 	uxth.w	fp, r2
 8009d4e:	b29b      	uxth	r3, r3
 8009d50:	fb0a 330b 	mla	r3, sl, fp, r3
 8009d54:	443b      	add	r3, r7
 8009d56:	f8d9 7000 	ldr.w	r7, [r9]
 8009d5a:	0c12      	lsrs	r2, r2, #16
 8009d5c:	0c3f      	lsrs	r7, r7, #16
 8009d5e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009d62:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009d66:	b29b      	uxth	r3, r3
 8009d68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d6c:	4565      	cmp	r5, ip
 8009d6e:	f849 3b04 	str.w	r3, [r9], #4
 8009d72:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009d76:	d8e4      	bhi.n	8009d42 <__multiply+0xaa>
 8009d78:	9b01      	ldr	r3, [sp, #4]
 8009d7a:	50e7      	str	r7, [r4, r3]
 8009d7c:	9b03      	ldr	r3, [sp, #12]
 8009d7e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009d82:	3104      	adds	r1, #4
 8009d84:	f1b9 0f00 	cmp.w	r9, #0
 8009d88:	d020      	beq.n	8009dcc <__multiply+0x134>
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	4647      	mov	r7, r8
 8009d8e:	46a4      	mov	ip, r4
 8009d90:	f04f 0a00 	mov.w	sl, #0
 8009d94:	f8b7 b000 	ldrh.w	fp, [r7]
 8009d98:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009d9c:	fb09 220b 	mla	r2, r9, fp, r2
 8009da0:	4452      	add	r2, sl
 8009da2:	b29b      	uxth	r3, r3
 8009da4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009da8:	f84c 3b04 	str.w	r3, [ip], #4
 8009dac:	f857 3b04 	ldr.w	r3, [r7], #4
 8009db0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009db4:	f8bc 3000 	ldrh.w	r3, [ip]
 8009db8:	fb09 330a 	mla	r3, r9, sl, r3
 8009dbc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009dc0:	42bd      	cmp	r5, r7
 8009dc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009dc6:	d8e5      	bhi.n	8009d94 <__multiply+0xfc>
 8009dc8:	9a01      	ldr	r2, [sp, #4]
 8009dca:	50a3      	str	r3, [r4, r2]
 8009dcc:	3404      	adds	r4, #4
 8009dce:	e79f      	b.n	8009d10 <__multiply+0x78>
 8009dd0:	3e01      	subs	r6, #1
 8009dd2:	e7a1      	b.n	8009d18 <__multiply+0x80>
 8009dd4:	0800c3b1 	.word	0x0800c3b1
 8009dd8:	0800c3c2 	.word	0x0800c3c2

08009ddc <__pow5mult>:
 8009ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009de0:	4615      	mov	r5, r2
 8009de2:	f012 0203 	ands.w	r2, r2, #3
 8009de6:	4607      	mov	r7, r0
 8009de8:	460e      	mov	r6, r1
 8009dea:	d007      	beq.n	8009dfc <__pow5mult+0x20>
 8009dec:	4c25      	ldr	r4, [pc, #148]	@ (8009e84 <__pow5mult+0xa8>)
 8009dee:	3a01      	subs	r2, #1
 8009df0:	2300      	movs	r3, #0
 8009df2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009df6:	f7ff fe5d 	bl	8009ab4 <__multadd>
 8009dfa:	4606      	mov	r6, r0
 8009dfc:	10ad      	asrs	r5, r5, #2
 8009dfe:	d03d      	beq.n	8009e7c <__pow5mult+0xa0>
 8009e00:	69fc      	ldr	r4, [r7, #28]
 8009e02:	b97c      	cbnz	r4, 8009e24 <__pow5mult+0x48>
 8009e04:	2010      	movs	r0, #16
 8009e06:	f7ff fd3d 	bl	8009884 <malloc>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	61f8      	str	r0, [r7, #28]
 8009e0e:	b928      	cbnz	r0, 8009e1c <__pow5mult+0x40>
 8009e10:	4b1d      	ldr	r3, [pc, #116]	@ (8009e88 <__pow5mult+0xac>)
 8009e12:	481e      	ldr	r0, [pc, #120]	@ (8009e8c <__pow5mult+0xb0>)
 8009e14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009e18:	f001 fb62 	bl	800b4e0 <__assert_func>
 8009e1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009e20:	6004      	str	r4, [r0, #0]
 8009e22:	60c4      	str	r4, [r0, #12]
 8009e24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009e28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009e2c:	b94c      	cbnz	r4, 8009e42 <__pow5mult+0x66>
 8009e2e:	f240 2171 	movw	r1, #625	@ 0x271
 8009e32:	4638      	mov	r0, r7
 8009e34:	f7ff ff1a 	bl	8009c6c <__i2b>
 8009e38:	2300      	movs	r3, #0
 8009e3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e3e:	4604      	mov	r4, r0
 8009e40:	6003      	str	r3, [r0, #0]
 8009e42:	f04f 0900 	mov.w	r9, #0
 8009e46:	07eb      	lsls	r3, r5, #31
 8009e48:	d50a      	bpl.n	8009e60 <__pow5mult+0x84>
 8009e4a:	4631      	mov	r1, r6
 8009e4c:	4622      	mov	r2, r4
 8009e4e:	4638      	mov	r0, r7
 8009e50:	f7ff ff22 	bl	8009c98 <__multiply>
 8009e54:	4631      	mov	r1, r6
 8009e56:	4680      	mov	r8, r0
 8009e58:	4638      	mov	r0, r7
 8009e5a:	f7ff fe09 	bl	8009a70 <_Bfree>
 8009e5e:	4646      	mov	r6, r8
 8009e60:	106d      	asrs	r5, r5, #1
 8009e62:	d00b      	beq.n	8009e7c <__pow5mult+0xa0>
 8009e64:	6820      	ldr	r0, [r4, #0]
 8009e66:	b938      	cbnz	r0, 8009e78 <__pow5mult+0x9c>
 8009e68:	4622      	mov	r2, r4
 8009e6a:	4621      	mov	r1, r4
 8009e6c:	4638      	mov	r0, r7
 8009e6e:	f7ff ff13 	bl	8009c98 <__multiply>
 8009e72:	6020      	str	r0, [r4, #0]
 8009e74:	f8c0 9000 	str.w	r9, [r0]
 8009e78:	4604      	mov	r4, r0
 8009e7a:	e7e4      	b.n	8009e46 <__pow5mult+0x6a>
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e82:	bf00      	nop
 8009e84:	0800c4d4 	.word	0x0800c4d4
 8009e88:	0800c342 	.word	0x0800c342
 8009e8c:	0800c3c2 	.word	0x0800c3c2

08009e90 <__lshift>:
 8009e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e94:	460c      	mov	r4, r1
 8009e96:	6849      	ldr	r1, [r1, #4]
 8009e98:	6923      	ldr	r3, [r4, #16]
 8009e9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e9e:	68a3      	ldr	r3, [r4, #8]
 8009ea0:	4607      	mov	r7, r0
 8009ea2:	4691      	mov	r9, r2
 8009ea4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ea8:	f108 0601 	add.w	r6, r8, #1
 8009eac:	42b3      	cmp	r3, r6
 8009eae:	db0b      	blt.n	8009ec8 <__lshift+0x38>
 8009eb0:	4638      	mov	r0, r7
 8009eb2:	f7ff fd9d 	bl	80099f0 <_Balloc>
 8009eb6:	4605      	mov	r5, r0
 8009eb8:	b948      	cbnz	r0, 8009ece <__lshift+0x3e>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	4b28      	ldr	r3, [pc, #160]	@ (8009f60 <__lshift+0xd0>)
 8009ebe:	4829      	ldr	r0, [pc, #164]	@ (8009f64 <__lshift+0xd4>)
 8009ec0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009ec4:	f001 fb0c 	bl	800b4e0 <__assert_func>
 8009ec8:	3101      	adds	r1, #1
 8009eca:	005b      	lsls	r3, r3, #1
 8009ecc:	e7ee      	b.n	8009eac <__lshift+0x1c>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	f100 0114 	add.w	r1, r0, #20
 8009ed4:	f100 0210 	add.w	r2, r0, #16
 8009ed8:	4618      	mov	r0, r3
 8009eda:	4553      	cmp	r3, sl
 8009edc:	db33      	blt.n	8009f46 <__lshift+0xb6>
 8009ede:	6920      	ldr	r0, [r4, #16]
 8009ee0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ee4:	f104 0314 	add.w	r3, r4, #20
 8009ee8:	f019 091f 	ands.w	r9, r9, #31
 8009eec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ef0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ef4:	d02b      	beq.n	8009f4e <__lshift+0xbe>
 8009ef6:	f1c9 0e20 	rsb	lr, r9, #32
 8009efa:	468a      	mov	sl, r1
 8009efc:	2200      	movs	r2, #0
 8009efe:	6818      	ldr	r0, [r3, #0]
 8009f00:	fa00 f009 	lsl.w	r0, r0, r9
 8009f04:	4310      	orrs	r0, r2
 8009f06:	f84a 0b04 	str.w	r0, [sl], #4
 8009f0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f0e:	459c      	cmp	ip, r3
 8009f10:	fa22 f20e 	lsr.w	r2, r2, lr
 8009f14:	d8f3      	bhi.n	8009efe <__lshift+0x6e>
 8009f16:	ebac 0304 	sub.w	r3, ip, r4
 8009f1a:	3b15      	subs	r3, #21
 8009f1c:	f023 0303 	bic.w	r3, r3, #3
 8009f20:	3304      	adds	r3, #4
 8009f22:	f104 0015 	add.w	r0, r4, #21
 8009f26:	4560      	cmp	r0, ip
 8009f28:	bf88      	it	hi
 8009f2a:	2304      	movhi	r3, #4
 8009f2c:	50ca      	str	r2, [r1, r3]
 8009f2e:	b10a      	cbz	r2, 8009f34 <__lshift+0xa4>
 8009f30:	f108 0602 	add.w	r6, r8, #2
 8009f34:	3e01      	subs	r6, #1
 8009f36:	4638      	mov	r0, r7
 8009f38:	612e      	str	r6, [r5, #16]
 8009f3a:	4621      	mov	r1, r4
 8009f3c:	f7ff fd98 	bl	8009a70 <_Bfree>
 8009f40:	4628      	mov	r0, r5
 8009f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f46:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	e7c5      	b.n	8009eda <__lshift+0x4a>
 8009f4e:	3904      	subs	r1, #4
 8009f50:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f54:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f58:	459c      	cmp	ip, r3
 8009f5a:	d8f9      	bhi.n	8009f50 <__lshift+0xc0>
 8009f5c:	e7ea      	b.n	8009f34 <__lshift+0xa4>
 8009f5e:	bf00      	nop
 8009f60:	0800c3b1 	.word	0x0800c3b1
 8009f64:	0800c3c2 	.word	0x0800c3c2

08009f68 <__mcmp>:
 8009f68:	690a      	ldr	r2, [r1, #16]
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	6900      	ldr	r0, [r0, #16]
 8009f6e:	1a80      	subs	r0, r0, r2
 8009f70:	b530      	push	{r4, r5, lr}
 8009f72:	d10e      	bne.n	8009f92 <__mcmp+0x2a>
 8009f74:	3314      	adds	r3, #20
 8009f76:	3114      	adds	r1, #20
 8009f78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009f7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009f80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f88:	4295      	cmp	r5, r2
 8009f8a:	d003      	beq.n	8009f94 <__mcmp+0x2c>
 8009f8c:	d205      	bcs.n	8009f9a <__mcmp+0x32>
 8009f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f92:	bd30      	pop	{r4, r5, pc}
 8009f94:	42a3      	cmp	r3, r4
 8009f96:	d3f3      	bcc.n	8009f80 <__mcmp+0x18>
 8009f98:	e7fb      	b.n	8009f92 <__mcmp+0x2a>
 8009f9a:	2001      	movs	r0, #1
 8009f9c:	e7f9      	b.n	8009f92 <__mcmp+0x2a>
	...

08009fa0 <__mdiff>:
 8009fa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa4:	4689      	mov	r9, r1
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	4611      	mov	r1, r2
 8009faa:	4648      	mov	r0, r9
 8009fac:	4614      	mov	r4, r2
 8009fae:	f7ff ffdb 	bl	8009f68 <__mcmp>
 8009fb2:	1e05      	subs	r5, r0, #0
 8009fb4:	d112      	bne.n	8009fdc <__mdiff+0x3c>
 8009fb6:	4629      	mov	r1, r5
 8009fb8:	4630      	mov	r0, r6
 8009fba:	f7ff fd19 	bl	80099f0 <_Balloc>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	b928      	cbnz	r0, 8009fce <__mdiff+0x2e>
 8009fc2:	4b3f      	ldr	r3, [pc, #252]	@ (800a0c0 <__mdiff+0x120>)
 8009fc4:	f240 2137 	movw	r1, #567	@ 0x237
 8009fc8:	483e      	ldr	r0, [pc, #248]	@ (800a0c4 <__mdiff+0x124>)
 8009fca:	f001 fa89 	bl	800b4e0 <__assert_func>
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009fd4:	4610      	mov	r0, r2
 8009fd6:	b003      	add	sp, #12
 8009fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fdc:	bfbc      	itt	lt
 8009fde:	464b      	movlt	r3, r9
 8009fe0:	46a1      	movlt	r9, r4
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009fe8:	bfba      	itte	lt
 8009fea:	461c      	movlt	r4, r3
 8009fec:	2501      	movlt	r5, #1
 8009fee:	2500      	movge	r5, #0
 8009ff0:	f7ff fcfe 	bl	80099f0 <_Balloc>
 8009ff4:	4602      	mov	r2, r0
 8009ff6:	b918      	cbnz	r0, 800a000 <__mdiff+0x60>
 8009ff8:	4b31      	ldr	r3, [pc, #196]	@ (800a0c0 <__mdiff+0x120>)
 8009ffa:	f240 2145 	movw	r1, #581	@ 0x245
 8009ffe:	e7e3      	b.n	8009fc8 <__mdiff+0x28>
 800a000:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a004:	6926      	ldr	r6, [r4, #16]
 800a006:	60c5      	str	r5, [r0, #12]
 800a008:	f109 0310 	add.w	r3, r9, #16
 800a00c:	f109 0514 	add.w	r5, r9, #20
 800a010:	f104 0e14 	add.w	lr, r4, #20
 800a014:	f100 0b14 	add.w	fp, r0, #20
 800a018:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a01c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a020:	9301      	str	r3, [sp, #4]
 800a022:	46d9      	mov	r9, fp
 800a024:	f04f 0c00 	mov.w	ip, #0
 800a028:	9b01      	ldr	r3, [sp, #4]
 800a02a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a02e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a032:	9301      	str	r3, [sp, #4]
 800a034:	fa1f f38a 	uxth.w	r3, sl
 800a038:	4619      	mov	r1, r3
 800a03a:	b283      	uxth	r3, r0
 800a03c:	1acb      	subs	r3, r1, r3
 800a03e:	0c00      	lsrs	r0, r0, #16
 800a040:	4463      	add	r3, ip
 800a042:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a046:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a04a:	b29b      	uxth	r3, r3
 800a04c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a050:	4576      	cmp	r6, lr
 800a052:	f849 3b04 	str.w	r3, [r9], #4
 800a056:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a05a:	d8e5      	bhi.n	800a028 <__mdiff+0x88>
 800a05c:	1b33      	subs	r3, r6, r4
 800a05e:	3b15      	subs	r3, #21
 800a060:	f023 0303 	bic.w	r3, r3, #3
 800a064:	3415      	adds	r4, #21
 800a066:	3304      	adds	r3, #4
 800a068:	42a6      	cmp	r6, r4
 800a06a:	bf38      	it	cc
 800a06c:	2304      	movcc	r3, #4
 800a06e:	441d      	add	r5, r3
 800a070:	445b      	add	r3, fp
 800a072:	461e      	mov	r6, r3
 800a074:	462c      	mov	r4, r5
 800a076:	4544      	cmp	r4, r8
 800a078:	d30e      	bcc.n	800a098 <__mdiff+0xf8>
 800a07a:	f108 0103 	add.w	r1, r8, #3
 800a07e:	1b49      	subs	r1, r1, r5
 800a080:	f021 0103 	bic.w	r1, r1, #3
 800a084:	3d03      	subs	r5, #3
 800a086:	45a8      	cmp	r8, r5
 800a088:	bf38      	it	cc
 800a08a:	2100      	movcc	r1, #0
 800a08c:	440b      	add	r3, r1
 800a08e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a092:	b191      	cbz	r1, 800a0ba <__mdiff+0x11a>
 800a094:	6117      	str	r7, [r2, #16]
 800a096:	e79d      	b.n	8009fd4 <__mdiff+0x34>
 800a098:	f854 1b04 	ldr.w	r1, [r4], #4
 800a09c:	46e6      	mov	lr, ip
 800a09e:	0c08      	lsrs	r0, r1, #16
 800a0a0:	fa1c fc81 	uxtah	ip, ip, r1
 800a0a4:	4471      	add	r1, lr
 800a0a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a0aa:	b289      	uxth	r1, r1
 800a0ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a0b0:	f846 1b04 	str.w	r1, [r6], #4
 800a0b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a0b8:	e7dd      	b.n	800a076 <__mdiff+0xd6>
 800a0ba:	3f01      	subs	r7, #1
 800a0bc:	e7e7      	b.n	800a08e <__mdiff+0xee>
 800a0be:	bf00      	nop
 800a0c0:	0800c3b1 	.word	0x0800c3b1
 800a0c4:	0800c3c2 	.word	0x0800c3c2

0800a0c8 <__ulp>:
 800a0c8:	b082      	sub	sp, #8
 800a0ca:	ed8d 0b00 	vstr	d0, [sp]
 800a0ce:	9a01      	ldr	r2, [sp, #4]
 800a0d0:	4b0f      	ldr	r3, [pc, #60]	@ (800a110 <__ulp+0x48>)
 800a0d2:	4013      	ands	r3, r2
 800a0d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	dc08      	bgt.n	800a0ee <__ulp+0x26>
 800a0dc:	425b      	negs	r3, r3
 800a0de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a0e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a0e6:	da04      	bge.n	800a0f2 <__ulp+0x2a>
 800a0e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a0ec:	4113      	asrs	r3, r2
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	e008      	b.n	800a104 <__ulp+0x3c>
 800a0f2:	f1a2 0314 	sub.w	r3, r2, #20
 800a0f6:	2b1e      	cmp	r3, #30
 800a0f8:	bfda      	itte	le
 800a0fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a0fe:	40da      	lsrle	r2, r3
 800a100:	2201      	movgt	r2, #1
 800a102:	2300      	movs	r3, #0
 800a104:	4619      	mov	r1, r3
 800a106:	4610      	mov	r0, r2
 800a108:	ec41 0b10 	vmov	d0, r0, r1
 800a10c:	b002      	add	sp, #8
 800a10e:	4770      	bx	lr
 800a110:	7ff00000 	.word	0x7ff00000

0800a114 <__b2d>:
 800a114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a118:	6906      	ldr	r6, [r0, #16]
 800a11a:	f100 0814 	add.w	r8, r0, #20
 800a11e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a122:	1f37      	subs	r7, r6, #4
 800a124:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a128:	4610      	mov	r0, r2
 800a12a:	f7ff fd53 	bl	8009bd4 <__hi0bits>
 800a12e:	f1c0 0320 	rsb	r3, r0, #32
 800a132:	280a      	cmp	r0, #10
 800a134:	600b      	str	r3, [r1, #0]
 800a136:	491b      	ldr	r1, [pc, #108]	@ (800a1a4 <__b2d+0x90>)
 800a138:	dc15      	bgt.n	800a166 <__b2d+0x52>
 800a13a:	f1c0 0c0b 	rsb	ip, r0, #11
 800a13e:	fa22 f30c 	lsr.w	r3, r2, ip
 800a142:	45b8      	cmp	r8, r7
 800a144:	ea43 0501 	orr.w	r5, r3, r1
 800a148:	bf34      	ite	cc
 800a14a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a14e:	2300      	movcs	r3, #0
 800a150:	3015      	adds	r0, #21
 800a152:	fa02 f000 	lsl.w	r0, r2, r0
 800a156:	fa23 f30c 	lsr.w	r3, r3, ip
 800a15a:	4303      	orrs	r3, r0
 800a15c:	461c      	mov	r4, r3
 800a15e:	ec45 4b10 	vmov	d0, r4, r5
 800a162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a166:	45b8      	cmp	r8, r7
 800a168:	bf3a      	itte	cc
 800a16a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a16e:	f1a6 0708 	subcc.w	r7, r6, #8
 800a172:	2300      	movcs	r3, #0
 800a174:	380b      	subs	r0, #11
 800a176:	d012      	beq.n	800a19e <__b2d+0x8a>
 800a178:	f1c0 0120 	rsb	r1, r0, #32
 800a17c:	fa23 f401 	lsr.w	r4, r3, r1
 800a180:	4082      	lsls	r2, r0
 800a182:	4322      	orrs	r2, r4
 800a184:	4547      	cmp	r7, r8
 800a186:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a18a:	bf8c      	ite	hi
 800a18c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a190:	2200      	movls	r2, #0
 800a192:	4083      	lsls	r3, r0
 800a194:	40ca      	lsrs	r2, r1
 800a196:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a19a:	4313      	orrs	r3, r2
 800a19c:	e7de      	b.n	800a15c <__b2d+0x48>
 800a19e:	ea42 0501 	orr.w	r5, r2, r1
 800a1a2:	e7db      	b.n	800a15c <__b2d+0x48>
 800a1a4:	3ff00000 	.word	0x3ff00000

0800a1a8 <__d2b>:
 800a1a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a1ac:	460f      	mov	r7, r1
 800a1ae:	2101      	movs	r1, #1
 800a1b0:	ec59 8b10 	vmov	r8, r9, d0
 800a1b4:	4616      	mov	r6, r2
 800a1b6:	f7ff fc1b 	bl	80099f0 <_Balloc>
 800a1ba:	4604      	mov	r4, r0
 800a1bc:	b930      	cbnz	r0, 800a1cc <__d2b+0x24>
 800a1be:	4602      	mov	r2, r0
 800a1c0:	4b23      	ldr	r3, [pc, #140]	@ (800a250 <__d2b+0xa8>)
 800a1c2:	4824      	ldr	r0, [pc, #144]	@ (800a254 <__d2b+0xac>)
 800a1c4:	f240 310f 	movw	r1, #783	@ 0x30f
 800a1c8:	f001 f98a 	bl	800b4e0 <__assert_func>
 800a1cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a1d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a1d4:	b10d      	cbz	r5, 800a1da <__d2b+0x32>
 800a1d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1da:	9301      	str	r3, [sp, #4]
 800a1dc:	f1b8 0300 	subs.w	r3, r8, #0
 800a1e0:	d023      	beq.n	800a22a <__d2b+0x82>
 800a1e2:	4668      	mov	r0, sp
 800a1e4:	9300      	str	r3, [sp, #0]
 800a1e6:	f7ff fd14 	bl	8009c12 <__lo0bits>
 800a1ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a1ee:	b1d0      	cbz	r0, 800a226 <__d2b+0x7e>
 800a1f0:	f1c0 0320 	rsb	r3, r0, #32
 800a1f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1f8:	430b      	orrs	r3, r1
 800a1fa:	40c2      	lsrs	r2, r0
 800a1fc:	6163      	str	r3, [r4, #20]
 800a1fe:	9201      	str	r2, [sp, #4]
 800a200:	9b01      	ldr	r3, [sp, #4]
 800a202:	61a3      	str	r3, [r4, #24]
 800a204:	2b00      	cmp	r3, #0
 800a206:	bf0c      	ite	eq
 800a208:	2201      	moveq	r2, #1
 800a20a:	2202      	movne	r2, #2
 800a20c:	6122      	str	r2, [r4, #16]
 800a20e:	b1a5      	cbz	r5, 800a23a <__d2b+0x92>
 800a210:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a214:	4405      	add	r5, r0
 800a216:	603d      	str	r5, [r7, #0]
 800a218:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a21c:	6030      	str	r0, [r6, #0]
 800a21e:	4620      	mov	r0, r4
 800a220:	b003      	add	sp, #12
 800a222:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a226:	6161      	str	r1, [r4, #20]
 800a228:	e7ea      	b.n	800a200 <__d2b+0x58>
 800a22a:	a801      	add	r0, sp, #4
 800a22c:	f7ff fcf1 	bl	8009c12 <__lo0bits>
 800a230:	9b01      	ldr	r3, [sp, #4]
 800a232:	6163      	str	r3, [r4, #20]
 800a234:	3020      	adds	r0, #32
 800a236:	2201      	movs	r2, #1
 800a238:	e7e8      	b.n	800a20c <__d2b+0x64>
 800a23a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a23e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a242:	6038      	str	r0, [r7, #0]
 800a244:	6918      	ldr	r0, [r3, #16]
 800a246:	f7ff fcc5 	bl	8009bd4 <__hi0bits>
 800a24a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a24e:	e7e5      	b.n	800a21c <__d2b+0x74>
 800a250:	0800c3b1 	.word	0x0800c3b1
 800a254:	0800c3c2 	.word	0x0800c3c2

0800a258 <__ratio>:
 800a258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a25c:	b085      	sub	sp, #20
 800a25e:	e9cd 1000 	strd	r1, r0, [sp]
 800a262:	a902      	add	r1, sp, #8
 800a264:	f7ff ff56 	bl	800a114 <__b2d>
 800a268:	9800      	ldr	r0, [sp, #0]
 800a26a:	a903      	add	r1, sp, #12
 800a26c:	ec55 4b10 	vmov	r4, r5, d0
 800a270:	f7ff ff50 	bl	800a114 <__b2d>
 800a274:	9b01      	ldr	r3, [sp, #4]
 800a276:	6919      	ldr	r1, [r3, #16]
 800a278:	9b00      	ldr	r3, [sp, #0]
 800a27a:	691b      	ldr	r3, [r3, #16]
 800a27c:	1ac9      	subs	r1, r1, r3
 800a27e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a282:	1a9b      	subs	r3, r3, r2
 800a284:	ec5b ab10 	vmov	sl, fp, d0
 800a288:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	bfce      	itee	gt
 800a290:	462a      	movgt	r2, r5
 800a292:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a296:	465a      	movle	r2, fp
 800a298:	462f      	mov	r7, r5
 800a29a:	46d9      	mov	r9, fp
 800a29c:	bfcc      	ite	gt
 800a29e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a2a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a2a6:	464b      	mov	r3, r9
 800a2a8:	4652      	mov	r2, sl
 800a2aa:	4620      	mov	r0, r4
 800a2ac:	4639      	mov	r1, r7
 800a2ae:	f7f6 facd 	bl	800084c <__aeabi_ddiv>
 800a2b2:	ec41 0b10 	vmov	d0, r0, r1
 800a2b6:	b005      	add	sp, #20
 800a2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a2bc <__copybits>:
 800a2bc:	3901      	subs	r1, #1
 800a2be:	b570      	push	{r4, r5, r6, lr}
 800a2c0:	1149      	asrs	r1, r1, #5
 800a2c2:	6914      	ldr	r4, [r2, #16]
 800a2c4:	3101      	adds	r1, #1
 800a2c6:	f102 0314 	add.w	r3, r2, #20
 800a2ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a2ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a2d2:	1f05      	subs	r5, r0, #4
 800a2d4:	42a3      	cmp	r3, r4
 800a2d6:	d30c      	bcc.n	800a2f2 <__copybits+0x36>
 800a2d8:	1aa3      	subs	r3, r4, r2
 800a2da:	3b11      	subs	r3, #17
 800a2dc:	f023 0303 	bic.w	r3, r3, #3
 800a2e0:	3211      	adds	r2, #17
 800a2e2:	42a2      	cmp	r2, r4
 800a2e4:	bf88      	it	hi
 800a2e6:	2300      	movhi	r3, #0
 800a2e8:	4418      	add	r0, r3
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	4288      	cmp	r0, r1
 800a2ee:	d305      	bcc.n	800a2fc <__copybits+0x40>
 800a2f0:	bd70      	pop	{r4, r5, r6, pc}
 800a2f2:	f853 6b04 	ldr.w	r6, [r3], #4
 800a2f6:	f845 6f04 	str.w	r6, [r5, #4]!
 800a2fa:	e7eb      	b.n	800a2d4 <__copybits+0x18>
 800a2fc:	f840 3b04 	str.w	r3, [r0], #4
 800a300:	e7f4      	b.n	800a2ec <__copybits+0x30>

0800a302 <__any_on>:
 800a302:	f100 0214 	add.w	r2, r0, #20
 800a306:	6900      	ldr	r0, [r0, #16]
 800a308:	114b      	asrs	r3, r1, #5
 800a30a:	4298      	cmp	r0, r3
 800a30c:	b510      	push	{r4, lr}
 800a30e:	db11      	blt.n	800a334 <__any_on+0x32>
 800a310:	dd0a      	ble.n	800a328 <__any_on+0x26>
 800a312:	f011 011f 	ands.w	r1, r1, #31
 800a316:	d007      	beq.n	800a328 <__any_on+0x26>
 800a318:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a31c:	fa24 f001 	lsr.w	r0, r4, r1
 800a320:	fa00 f101 	lsl.w	r1, r0, r1
 800a324:	428c      	cmp	r4, r1
 800a326:	d10b      	bne.n	800a340 <__any_on+0x3e>
 800a328:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d803      	bhi.n	800a338 <__any_on+0x36>
 800a330:	2000      	movs	r0, #0
 800a332:	bd10      	pop	{r4, pc}
 800a334:	4603      	mov	r3, r0
 800a336:	e7f7      	b.n	800a328 <__any_on+0x26>
 800a338:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a33c:	2900      	cmp	r1, #0
 800a33e:	d0f5      	beq.n	800a32c <__any_on+0x2a>
 800a340:	2001      	movs	r0, #1
 800a342:	e7f6      	b.n	800a332 <__any_on+0x30>

0800a344 <sulp>:
 800a344:	b570      	push	{r4, r5, r6, lr}
 800a346:	4604      	mov	r4, r0
 800a348:	460d      	mov	r5, r1
 800a34a:	ec45 4b10 	vmov	d0, r4, r5
 800a34e:	4616      	mov	r6, r2
 800a350:	f7ff feba 	bl	800a0c8 <__ulp>
 800a354:	ec51 0b10 	vmov	r0, r1, d0
 800a358:	b17e      	cbz	r6, 800a37a <sulp+0x36>
 800a35a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a35e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a362:	2b00      	cmp	r3, #0
 800a364:	dd09      	ble.n	800a37a <sulp+0x36>
 800a366:	051b      	lsls	r3, r3, #20
 800a368:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a36c:	2400      	movs	r4, #0
 800a36e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a372:	4622      	mov	r2, r4
 800a374:	462b      	mov	r3, r5
 800a376:	f7f6 f93f 	bl	80005f8 <__aeabi_dmul>
 800a37a:	ec41 0b10 	vmov	d0, r0, r1
 800a37e:	bd70      	pop	{r4, r5, r6, pc}

0800a380 <_strtod_l>:
 800a380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a384:	b09f      	sub	sp, #124	@ 0x7c
 800a386:	460c      	mov	r4, r1
 800a388:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a38a:	2200      	movs	r2, #0
 800a38c:	921a      	str	r2, [sp, #104]	@ 0x68
 800a38e:	9005      	str	r0, [sp, #20]
 800a390:	f04f 0a00 	mov.w	sl, #0
 800a394:	f04f 0b00 	mov.w	fp, #0
 800a398:	460a      	mov	r2, r1
 800a39a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a39c:	7811      	ldrb	r1, [r2, #0]
 800a39e:	292b      	cmp	r1, #43	@ 0x2b
 800a3a0:	d04a      	beq.n	800a438 <_strtod_l+0xb8>
 800a3a2:	d838      	bhi.n	800a416 <_strtod_l+0x96>
 800a3a4:	290d      	cmp	r1, #13
 800a3a6:	d832      	bhi.n	800a40e <_strtod_l+0x8e>
 800a3a8:	2908      	cmp	r1, #8
 800a3aa:	d832      	bhi.n	800a412 <_strtod_l+0x92>
 800a3ac:	2900      	cmp	r1, #0
 800a3ae:	d03b      	beq.n	800a428 <_strtod_l+0xa8>
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800a3b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a3b6:	782a      	ldrb	r2, [r5, #0]
 800a3b8:	2a30      	cmp	r2, #48	@ 0x30
 800a3ba:	f040 80b2 	bne.w	800a522 <_strtod_l+0x1a2>
 800a3be:	786a      	ldrb	r2, [r5, #1]
 800a3c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a3c4:	2a58      	cmp	r2, #88	@ 0x58
 800a3c6:	d16e      	bne.n	800a4a6 <_strtod_l+0x126>
 800a3c8:	9302      	str	r3, [sp, #8]
 800a3ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3cc:	9301      	str	r3, [sp, #4]
 800a3ce:	ab1a      	add	r3, sp, #104	@ 0x68
 800a3d0:	9300      	str	r3, [sp, #0]
 800a3d2:	4a8f      	ldr	r2, [pc, #572]	@ (800a610 <_strtod_l+0x290>)
 800a3d4:	9805      	ldr	r0, [sp, #20]
 800a3d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a3d8:	a919      	add	r1, sp, #100	@ 0x64
 800a3da:	f001 f91b 	bl	800b614 <__gethex>
 800a3de:	f010 060f 	ands.w	r6, r0, #15
 800a3e2:	4604      	mov	r4, r0
 800a3e4:	d005      	beq.n	800a3f2 <_strtod_l+0x72>
 800a3e6:	2e06      	cmp	r6, #6
 800a3e8:	d128      	bne.n	800a43c <_strtod_l+0xbc>
 800a3ea:	3501      	adds	r5, #1
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	9519      	str	r5, [sp, #100]	@ 0x64
 800a3f0:	930e      	str	r3, [sp, #56]	@ 0x38
 800a3f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	f040 858e 	bne.w	800af16 <_strtod_l+0xb96>
 800a3fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3fc:	b1cb      	cbz	r3, 800a432 <_strtod_l+0xb2>
 800a3fe:	4652      	mov	r2, sl
 800a400:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a404:	ec43 2b10 	vmov	d0, r2, r3
 800a408:	b01f      	add	sp, #124	@ 0x7c
 800a40a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a40e:	2920      	cmp	r1, #32
 800a410:	d1ce      	bne.n	800a3b0 <_strtod_l+0x30>
 800a412:	3201      	adds	r2, #1
 800a414:	e7c1      	b.n	800a39a <_strtod_l+0x1a>
 800a416:	292d      	cmp	r1, #45	@ 0x2d
 800a418:	d1ca      	bne.n	800a3b0 <_strtod_l+0x30>
 800a41a:	2101      	movs	r1, #1
 800a41c:	910e      	str	r1, [sp, #56]	@ 0x38
 800a41e:	1c51      	adds	r1, r2, #1
 800a420:	9119      	str	r1, [sp, #100]	@ 0x64
 800a422:	7852      	ldrb	r2, [r2, #1]
 800a424:	2a00      	cmp	r2, #0
 800a426:	d1c5      	bne.n	800a3b4 <_strtod_l+0x34>
 800a428:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a42a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f040 8570 	bne.w	800af12 <_strtod_l+0xb92>
 800a432:	4652      	mov	r2, sl
 800a434:	465b      	mov	r3, fp
 800a436:	e7e5      	b.n	800a404 <_strtod_l+0x84>
 800a438:	2100      	movs	r1, #0
 800a43a:	e7ef      	b.n	800a41c <_strtod_l+0x9c>
 800a43c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a43e:	b13a      	cbz	r2, 800a450 <_strtod_l+0xd0>
 800a440:	2135      	movs	r1, #53	@ 0x35
 800a442:	a81c      	add	r0, sp, #112	@ 0x70
 800a444:	f7ff ff3a 	bl	800a2bc <__copybits>
 800a448:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a44a:	9805      	ldr	r0, [sp, #20]
 800a44c:	f7ff fb10 	bl	8009a70 <_Bfree>
 800a450:	3e01      	subs	r6, #1
 800a452:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a454:	2e04      	cmp	r6, #4
 800a456:	d806      	bhi.n	800a466 <_strtod_l+0xe6>
 800a458:	e8df f006 	tbb	[pc, r6]
 800a45c:	201d0314 	.word	0x201d0314
 800a460:	14          	.byte	0x14
 800a461:	00          	.byte	0x00
 800a462:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a466:	05e1      	lsls	r1, r4, #23
 800a468:	bf48      	it	mi
 800a46a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a46e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a472:	0d1b      	lsrs	r3, r3, #20
 800a474:	051b      	lsls	r3, r3, #20
 800a476:	2b00      	cmp	r3, #0
 800a478:	d1bb      	bne.n	800a3f2 <_strtod_l+0x72>
 800a47a:	f7fe fb1f 	bl	8008abc <__errno>
 800a47e:	2322      	movs	r3, #34	@ 0x22
 800a480:	6003      	str	r3, [r0, #0]
 800a482:	e7b6      	b.n	800a3f2 <_strtod_l+0x72>
 800a484:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a488:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a48c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a490:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a494:	e7e7      	b.n	800a466 <_strtod_l+0xe6>
 800a496:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a618 <_strtod_l+0x298>
 800a49a:	e7e4      	b.n	800a466 <_strtod_l+0xe6>
 800a49c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a4a0:	f04f 3aff 	mov.w	sl, #4294967295
 800a4a4:	e7df      	b.n	800a466 <_strtod_l+0xe6>
 800a4a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4a8:	1c5a      	adds	r2, r3, #1
 800a4aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800a4ac:	785b      	ldrb	r3, [r3, #1]
 800a4ae:	2b30      	cmp	r3, #48	@ 0x30
 800a4b0:	d0f9      	beq.n	800a4a6 <_strtod_l+0x126>
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d09d      	beq.n	800a3f2 <_strtod_l+0x72>
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	2700      	movs	r7, #0
 800a4ba:	9308      	str	r3, [sp, #32]
 800a4bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4be:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a4c2:	46b9      	mov	r9, r7
 800a4c4:	220a      	movs	r2, #10
 800a4c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a4c8:	7805      	ldrb	r5, [r0, #0]
 800a4ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a4ce:	b2d9      	uxtb	r1, r3
 800a4d0:	2909      	cmp	r1, #9
 800a4d2:	d928      	bls.n	800a526 <_strtod_l+0x1a6>
 800a4d4:	494f      	ldr	r1, [pc, #316]	@ (800a614 <_strtod_l+0x294>)
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f000 ffd6 	bl	800b488 <strncmp>
 800a4dc:	2800      	cmp	r0, #0
 800a4de:	d032      	beq.n	800a546 <_strtod_l+0x1c6>
 800a4e0:	2000      	movs	r0, #0
 800a4e2:	462a      	mov	r2, r5
 800a4e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a4e6:	464d      	mov	r5, r9
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2a65      	cmp	r2, #101	@ 0x65
 800a4ec:	d001      	beq.n	800a4f2 <_strtod_l+0x172>
 800a4ee:	2a45      	cmp	r2, #69	@ 0x45
 800a4f0:	d114      	bne.n	800a51c <_strtod_l+0x19c>
 800a4f2:	b91d      	cbnz	r5, 800a4fc <_strtod_l+0x17c>
 800a4f4:	9a08      	ldr	r2, [sp, #32]
 800a4f6:	4302      	orrs	r2, r0
 800a4f8:	d096      	beq.n	800a428 <_strtod_l+0xa8>
 800a4fa:	2500      	movs	r5, #0
 800a4fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a4fe:	1c62      	adds	r2, r4, #1
 800a500:	9219      	str	r2, [sp, #100]	@ 0x64
 800a502:	7862      	ldrb	r2, [r4, #1]
 800a504:	2a2b      	cmp	r2, #43	@ 0x2b
 800a506:	d07a      	beq.n	800a5fe <_strtod_l+0x27e>
 800a508:	2a2d      	cmp	r2, #45	@ 0x2d
 800a50a:	d07e      	beq.n	800a60a <_strtod_l+0x28a>
 800a50c:	f04f 0c00 	mov.w	ip, #0
 800a510:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a514:	2909      	cmp	r1, #9
 800a516:	f240 8085 	bls.w	800a624 <_strtod_l+0x2a4>
 800a51a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a51c:	f04f 0800 	mov.w	r8, #0
 800a520:	e0a5      	b.n	800a66e <_strtod_l+0x2ee>
 800a522:	2300      	movs	r3, #0
 800a524:	e7c8      	b.n	800a4b8 <_strtod_l+0x138>
 800a526:	f1b9 0f08 	cmp.w	r9, #8
 800a52a:	bfd8      	it	le
 800a52c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a52e:	f100 0001 	add.w	r0, r0, #1
 800a532:	bfda      	itte	le
 800a534:	fb02 3301 	mlale	r3, r2, r1, r3
 800a538:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a53a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a53e:	f109 0901 	add.w	r9, r9, #1
 800a542:	9019      	str	r0, [sp, #100]	@ 0x64
 800a544:	e7bf      	b.n	800a4c6 <_strtod_l+0x146>
 800a546:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a548:	1c5a      	adds	r2, r3, #1
 800a54a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a54c:	785a      	ldrb	r2, [r3, #1]
 800a54e:	f1b9 0f00 	cmp.w	r9, #0
 800a552:	d03b      	beq.n	800a5cc <_strtod_l+0x24c>
 800a554:	900a      	str	r0, [sp, #40]	@ 0x28
 800a556:	464d      	mov	r5, r9
 800a558:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a55c:	2b09      	cmp	r3, #9
 800a55e:	d912      	bls.n	800a586 <_strtod_l+0x206>
 800a560:	2301      	movs	r3, #1
 800a562:	e7c2      	b.n	800a4ea <_strtod_l+0x16a>
 800a564:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a566:	1c5a      	adds	r2, r3, #1
 800a568:	9219      	str	r2, [sp, #100]	@ 0x64
 800a56a:	785a      	ldrb	r2, [r3, #1]
 800a56c:	3001      	adds	r0, #1
 800a56e:	2a30      	cmp	r2, #48	@ 0x30
 800a570:	d0f8      	beq.n	800a564 <_strtod_l+0x1e4>
 800a572:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a576:	2b08      	cmp	r3, #8
 800a578:	f200 84d2 	bhi.w	800af20 <_strtod_l+0xba0>
 800a57c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a57e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a580:	2000      	movs	r0, #0
 800a582:	930c      	str	r3, [sp, #48]	@ 0x30
 800a584:	4605      	mov	r5, r0
 800a586:	3a30      	subs	r2, #48	@ 0x30
 800a588:	f100 0301 	add.w	r3, r0, #1
 800a58c:	d018      	beq.n	800a5c0 <_strtod_l+0x240>
 800a58e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a590:	4419      	add	r1, r3
 800a592:	910a      	str	r1, [sp, #40]	@ 0x28
 800a594:	462e      	mov	r6, r5
 800a596:	f04f 0e0a 	mov.w	lr, #10
 800a59a:	1c71      	adds	r1, r6, #1
 800a59c:	eba1 0c05 	sub.w	ip, r1, r5
 800a5a0:	4563      	cmp	r3, ip
 800a5a2:	dc15      	bgt.n	800a5d0 <_strtod_l+0x250>
 800a5a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a5a8:	182b      	adds	r3, r5, r0
 800a5aa:	2b08      	cmp	r3, #8
 800a5ac:	f105 0501 	add.w	r5, r5, #1
 800a5b0:	4405      	add	r5, r0
 800a5b2:	dc1a      	bgt.n	800a5ea <_strtod_l+0x26a>
 800a5b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5b6:	230a      	movs	r3, #10
 800a5b8:	fb03 2301 	mla	r3, r3, r1, r2
 800a5bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5be:	2300      	movs	r3, #0
 800a5c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a5c2:	1c51      	adds	r1, r2, #1
 800a5c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800a5c6:	7852      	ldrb	r2, [r2, #1]
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	e7c5      	b.n	800a558 <_strtod_l+0x1d8>
 800a5cc:	4648      	mov	r0, r9
 800a5ce:	e7ce      	b.n	800a56e <_strtod_l+0x1ee>
 800a5d0:	2e08      	cmp	r6, #8
 800a5d2:	dc05      	bgt.n	800a5e0 <_strtod_l+0x260>
 800a5d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a5d6:	fb0e f606 	mul.w	r6, lr, r6
 800a5da:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a5dc:	460e      	mov	r6, r1
 800a5de:	e7dc      	b.n	800a59a <_strtod_l+0x21a>
 800a5e0:	2910      	cmp	r1, #16
 800a5e2:	bfd8      	it	le
 800a5e4:	fb0e f707 	mulle.w	r7, lr, r7
 800a5e8:	e7f8      	b.n	800a5dc <_strtod_l+0x25c>
 800a5ea:	2b0f      	cmp	r3, #15
 800a5ec:	bfdc      	itt	le
 800a5ee:	230a      	movle	r3, #10
 800a5f0:	fb03 2707 	mlale	r7, r3, r7, r2
 800a5f4:	e7e3      	b.n	800a5be <_strtod_l+0x23e>
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	e77a      	b.n	800a4f4 <_strtod_l+0x174>
 800a5fe:	f04f 0c00 	mov.w	ip, #0
 800a602:	1ca2      	adds	r2, r4, #2
 800a604:	9219      	str	r2, [sp, #100]	@ 0x64
 800a606:	78a2      	ldrb	r2, [r4, #2]
 800a608:	e782      	b.n	800a510 <_strtod_l+0x190>
 800a60a:	f04f 0c01 	mov.w	ip, #1
 800a60e:	e7f8      	b.n	800a602 <_strtod_l+0x282>
 800a610:	0800c5e4 	.word	0x0800c5e4
 800a614:	0800c41b 	.word	0x0800c41b
 800a618:	7ff00000 	.word	0x7ff00000
 800a61c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a61e:	1c51      	adds	r1, r2, #1
 800a620:	9119      	str	r1, [sp, #100]	@ 0x64
 800a622:	7852      	ldrb	r2, [r2, #1]
 800a624:	2a30      	cmp	r2, #48	@ 0x30
 800a626:	d0f9      	beq.n	800a61c <_strtod_l+0x29c>
 800a628:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a62c:	2908      	cmp	r1, #8
 800a62e:	f63f af75 	bhi.w	800a51c <_strtod_l+0x19c>
 800a632:	3a30      	subs	r2, #48	@ 0x30
 800a634:	9209      	str	r2, [sp, #36]	@ 0x24
 800a636:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a638:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a63a:	f04f 080a 	mov.w	r8, #10
 800a63e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a640:	1c56      	adds	r6, r2, #1
 800a642:	9619      	str	r6, [sp, #100]	@ 0x64
 800a644:	7852      	ldrb	r2, [r2, #1]
 800a646:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a64a:	f1be 0f09 	cmp.w	lr, #9
 800a64e:	d939      	bls.n	800a6c4 <_strtod_l+0x344>
 800a650:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a652:	1a76      	subs	r6, r6, r1
 800a654:	2e08      	cmp	r6, #8
 800a656:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a65a:	dc03      	bgt.n	800a664 <_strtod_l+0x2e4>
 800a65c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a65e:	4588      	cmp	r8, r1
 800a660:	bfa8      	it	ge
 800a662:	4688      	movge	r8, r1
 800a664:	f1bc 0f00 	cmp.w	ip, #0
 800a668:	d001      	beq.n	800a66e <_strtod_l+0x2ee>
 800a66a:	f1c8 0800 	rsb	r8, r8, #0
 800a66e:	2d00      	cmp	r5, #0
 800a670:	d14e      	bne.n	800a710 <_strtod_l+0x390>
 800a672:	9908      	ldr	r1, [sp, #32]
 800a674:	4308      	orrs	r0, r1
 800a676:	f47f aebc 	bne.w	800a3f2 <_strtod_l+0x72>
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	f47f aed4 	bne.w	800a428 <_strtod_l+0xa8>
 800a680:	2a69      	cmp	r2, #105	@ 0x69
 800a682:	d028      	beq.n	800a6d6 <_strtod_l+0x356>
 800a684:	dc25      	bgt.n	800a6d2 <_strtod_l+0x352>
 800a686:	2a49      	cmp	r2, #73	@ 0x49
 800a688:	d025      	beq.n	800a6d6 <_strtod_l+0x356>
 800a68a:	2a4e      	cmp	r2, #78	@ 0x4e
 800a68c:	f47f aecc 	bne.w	800a428 <_strtod_l+0xa8>
 800a690:	499a      	ldr	r1, [pc, #616]	@ (800a8fc <_strtod_l+0x57c>)
 800a692:	a819      	add	r0, sp, #100	@ 0x64
 800a694:	f001 f9e0 	bl	800ba58 <__match>
 800a698:	2800      	cmp	r0, #0
 800a69a:	f43f aec5 	beq.w	800a428 <_strtod_l+0xa8>
 800a69e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	2b28      	cmp	r3, #40	@ 0x28
 800a6a4:	d12e      	bne.n	800a704 <_strtod_l+0x384>
 800a6a6:	4996      	ldr	r1, [pc, #600]	@ (800a900 <_strtod_l+0x580>)
 800a6a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800a6aa:	a819      	add	r0, sp, #100	@ 0x64
 800a6ac:	f001 f9e8 	bl	800ba80 <__hexnan>
 800a6b0:	2805      	cmp	r0, #5
 800a6b2:	d127      	bne.n	800a704 <_strtod_l+0x384>
 800a6b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a6b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a6ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a6be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a6c2:	e696      	b.n	800a3f2 <_strtod_l+0x72>
 800a6c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a6c6:	fb08 2101 	mla	r1, r8, r1, r2
 800a6ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a6ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6d0:	e7b5      	b.n	800a63e <_strtod_l+0x2be>
 800a6d2:	2a6e      	cmp	r2, #110	@ 0x6e
 800a6d4:	e7da      	b.n	800a68c <_strtod_l+0x30c>
 800a6d6:	498b      	ldr	r1, [pc, #556]	@ (800a904 <_strtod_l+0x584>)
 800a6d8:	a819      	add	r0, sp, #100	@ 0x64
 800a6da:	f001 f9bd 	bl	800ba58 <__match>
 800a6de:	2800      	cmp	r0, #0
 800a6e0:	f43f aea2 	beq.w	800a428 <_strtod_l+0xa8>
 800a6e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6e6:	4988      	ldr	r1, [pc, #544]	@ (800a908 <_strtod_l+0x588>)
 800a6e8:	3b01      	subs	r3, #1
 800a6ea:	a819      	add	r0, sp, #100	@ 0x64
 800a6ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800a6ee:	f001 f9b3 	bl	800ba58 <__match>
 800a6f2:	b910      	cbnz	r0, 800a6fa <_strtod_l+0x37a>
 800a6f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6f6:	3301      	adds	r3, #1
 800a6f8:	9319      	str	r3, [sp, #100]	@ 0x64
 800a6fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a918 <_strtod_l+0x598>
 800a6fe:	f04f 0a00 	mov.w	sl, #0
 800a702:	e676      	b.n	800a3f2 <_strtod_l+0x72>
 800a704:	4881      	ldr	r0, [pc, #516]	@ (800a90c <_strtod_l+0x58c>)
 800a706:	f000 fee3 	bl	800b4d0 <nan>
 800a70a:	ec5b ab10 	vmov	sl, fp, d0
 800a70e:	e670      	b.n	800a3f2 <_strtod_l+0x72>
 800a710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a712:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a714:	eba8 0303 	sub.w	r3, r8, r3
 800a718:	f1b9 0f00 	cmp.w	r9, #0
 800a71c:	bf08      	it	eq
 800a71e:	46a9      	moveq	r9, r5
 800a720:	2d10      	cmp	r5, #16
 800a722:	9309      	str	r3, [sp, #36]	@ 0x24
 800a724:	462c      	mov	r4, r5
 800a726:	bfa8      	it	ge
 800a728:	2410      	movge	r4, #16
 800a72a:	f7f5 feeb 	bl	8000504 <__aeabi_ui2d>
 800a72e:	2d09      	cmp	r5, #9
 800a730:	4682      	mov	sl, r0
 800a732:	468b      	mov	fp, r1
 800a734:	dc13      	bgt.n	800a75e <_strtod_l+0x3de>
 800a736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a738:	2b00      	cmp	r3, #0
 800a73a:	f43f ae5a 	beq.w	800a3f2 <_strtod_l+0x72>
 800a73e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a740:	dd78      	ble.n	800a834 <_strtod_l+0x4b4>
 800a742:	2b16      	cmp	r3, #22
 800a744:	dc5f      	bgt.n	800a806 <_strtod_l+0x486>
 800a746:	4972      	ldr	r1, [pc, #456]	@ (800a910 <_strtod_l+0x590>)
 800a748:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a74c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a750:	4652      	mov	r2, sl
 800a752:	465b      	mov	r3, fp
 800a754:	f7f5 ff50 	bl	80005f8 <__aeabi_dmul>
 800a758:	4682      	mov	sl, r0
 800a75a:	468b      	mov	fp, r1
 800a75c:	e649      	b.n	800a3f2 <_strtod_l+0x72>
 800a75e:	4b6c      	ldr	r3, [pc, #432]	@ (800a910 <_strtod_l+0x590>)
 800a760:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a764:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a768:	f7f5 ff46 	bl	80005f8 <__aeabi_dmul>
 800a76c:	4682      	mov	sl, r0
 800a76e:	4638      	mov	r0, r7
 800a770:	468b      	mov	fp, r1
 800a772:	f7f5 fec7 	bl	8000504 <__aeabi_ui2d>
 800a776:	4602      	mov	r2, r0
 800a778:	460b      	mov	r3, r1
 800a77a:	4650      	mov	r0, sl
 800a77c:	4659      	mov	r1, fp
 800a77e:	f7f5 fd85 	bl	800028c <__adddf3>
 800a782:	2d0f      	cmp	r5, #15
 800a784:	4682      	mov	sl, r0
 800a786:	468b      	mov	fp, r1
 800a788:	ddd5      	ble.n	800a736 <_strtod_l+0x3b6>
 800a78a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a78c:	1b2c      	subs	r4, r5, r4
 800a78e:	441c      	add	r4, r3
 800a790:	2c00      	cmp	r4, #0
 800a792:	f340 8093 	ble.w	800a8bc <_strtod_l+0x53c>
 800a796:	f014 030f 	ands.w	r3, r4, #15
 800a79a:	d00a      	beq.n	800a7b2 <_strtod_l+0x432>
 800a79c:	495c      	ldr	r1, [pc, #368]	@ (800a910 <_strtod_l+0x590>)
 800a79e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a7a2:	4652      	mov	r2, sl
 800a7a4:	465b      	mov	r3, fp
 800a7a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7aa:	f7f5 ff25 	bl	80005f8 <__aeabi_dmul>
 800a7ae:	4682      	mov	sl, r0
 800a7b0:	468b      	mov	fp, r1
 800a7b2:	f034 040f 	bics.w	r4, r4, #15
 800a7b6:	d073      	beq.n	800a8a0 <_strtod_l+0x520>
 800a7b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a7bc:	dd49      	ble.n	800a852 <_strtod_l+0x4d2>
 800a7be:	2400      	movs	r4, #0
 800a7c0:	46a0      	mov	r8, r4
 800a7c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a7c4:	46a1      	mov	r9, r4
 800a7c6:	9a05      	ldr	r2, [sp, #20]
 800a7c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a918 <_strtod_l+0x598>
 800a7cc:	2322      	movs	r3, #34	@ 0x22
 800a7ce:	6013      	str	r3, [r2, #0]
 800a7d0:	f04f 0a00 	mov.w	sl, #0
 800a7d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	f43f ae0b 	beq.w	800a3f2 <_strtod_l+0x72>
 800a7dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a7de:	9805      	ldr	r0, [sp, #20]
 800a7e0:	f7ff f946 	bl	8009a70 <_Bfree>
 800a7e4:	9805      	ldr	r0, [sp, #20]
 800a7e6:	4649      	mov	r1, r9
 800a7e8:	f7ff f942 	bl	8009a70 <_Bfree>
 800a7ec:	9805      	ldr	r0, [sp, #20]
 800a7ee:	4641      	mov	r1, r8
 800a7f0:	f7ff f93e 	bl	8009a70 <_Bfree>
 800a7f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a7f6:	9805      	ldr	r0, [sp, #20]
 800a7f8:	f7ff f93a 	bl	8009a70 <_Bfree>
 800a7fc:	9805      	ldr	r0, [sp, #20]
 800a7fe:	4621      	mov	r1, r4
 800a800:	f7ff f936 	bl	8009a70 <_Bfree>
 800a804:	e5f5      	b.n	800a3f2 <_strtod_l+0x72>
 800a806:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a808:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a80c:	4293      	cmp	r3, r2
 800a80e:	dbbc      	blt.n	800a78a <_strtod_l+0x40a>
 800a810:	4c3f      	ldr	r4, [pc, #252]	@ (800a910 <_strtod_l+0x590>)
 800a812:	f1c5 050f 	rsb	r5, r5, #15
 800a816:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a81a:	4652      	mov	r2, sl
 800a81c:	465b      	mov	r3, fp
 800a81e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a822:	f7f5 fee9 	bl	80005f8 <__aeabi_dmul>
 800a826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a828:	1b5d      	subs	r5, r3, r5
 800a82a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a82e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a832:	e78f      	b.n	800a754 <_strtod_l+0x3d4>
 800a834:	3316      	adds	r3, #22
 800a836:	dba8      	blt.n	800a78a <_strtod_l+0x40a>
 800a838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a83a:	eba3 0808 	sub.w	r8, r3, r8
 800a83e:	4b34      	ldr	r3, [pc, #208]	@ (800a910 <_strtod_l+0x590>)
 800a840:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a844:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a848:	4650      	mov	r0, sl
 800a84a:	4659      	mov	r1, fp
 800a84c:	f7f5 fffe 	bl	800084c <__aeabi_ddiv>
 800a850:	e782      	b.n	800a758 <_strtod_l+0x3d8>
 800a852:	2300      	movs	r3, #0
 800a854:	4f2f      	ldr	r7, [pc, #188]	@ (800a914 <_strtod_l+0x594>)
 800a856:	1124      	asrs	r4, r4, #4
 800a858:	4650      	mov	r0, sl
 800a85a:	4659      	mov	r1, fp
 800a85c:	461e      	mov	r6, r3
 800a85e:	2c01      	cmp	r4, #1
 800a860:	dc21      	bgt.n	800a8a6 <_strtod_l+0x526>
 800a862:	b10b      	cbz	r3, 800a868 <_strtod_l+0x4e8>
 800a864:	4682      	mov	sl, r0
 800a866:	468b      	mov	fp, r1
 800a868:	492a      	ldr	r1, [pc, #168]	@ (800a914 <_strtod_l+0x594>)
 800a86a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a86e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a872:	4652      	mov	r2, sl
 800a874:	465b      	mov	r3, fp
 800a876:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a87a:	f7f5 febd 	bl	80005f8 <__aeabi_dmul>
 800a87e:	4b26      	ldr	r3, [pc, #152]	@ (800a918 <_strtod_l+0x598>)
 800a880:	460a      	mov	r2, r1
 800a882:	400b      	ands	r3, r1
 800a884:	4925      	ldr	r1, [pc, #148]	@ (800a91c <_strtod_l+0x59c>)
 800a886:	428b      	cmp	r3, r1
 800a888:	4682      	mov	sl, r0
 800a88a:	d898      	bhi.n	800a7be <_strtod_l+0x43e>
 800a88c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a890:	428b      	cmp	r3, r1
 800a892:	bf86      	itte	hi
 800a894:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a920 <_strtod_l+0x5a0>
 800a898:	f04f 3aff 	movhi.w	sl, #4294967295
 800a89c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	9308      	str	r3, [sp, #32]
 800a8a4:	e076      	b.n	800a994 <_strtod_l+0x614>
 800a8a6:	07e2      	lsls	r2, r4, #31
 800a8a8:	d504      	bpl.n	800a8b4 <_strtod_l+0x534>
 800a8aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8ae:	f7f5 fea3 	bl	80005f8 <__aeabi_dmul>
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	3601      	adds	r6, #1
 800a8b6:	1064      	asrs	r4, r4, #1
 800a8b8:	3708      	adds	r7, #8
 800a8ba:	e7d0      	b.n	800a85e <_strtod_l+0x4de>
 800a8bc:	d0f0      	beq.n	800a8a0 <_strtod_l+0x520>
 800a8be:	4264      	negs	r4, r4
 800a8c0:	f014 020f 	ands.w	r2, r4, #15
 800a8c4:	d00a      	beq.n	800a8dc <_strtod_l+0x55c>
 800a8c6:	4b12      	ldr	r3, [pc, #72]	@ (800a910 <_strtod_l+0x590>)
 800a8c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8cc:	4650      	mov	r0, sl
 800a8ce:	4659      	mov	r1, fp
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	f7f5 ffba 	bl	800084c <__aeabi_ddiv>
 800a8d8:	4682      	mov	sl, r0
 800a8da:	468b      	mov	fp, r1
 800a8dc:	1124      	asrs	r4, r4, #4
 800a8de:	d0df      	beq.n	800a8a0 <_strtod_l+0x520>
 800a8e0:	2c1f      	cmp	r4, #31
 800a8e2:	dd1f      	ble.n	800a924 <_strtod_l+0x5a4>
 800a8e4:	2400      	movs	r4, #0
 800a8e6:	46a0      	mov	r8, r4
 800a8e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a8ea:	46a1      	mov	r9, r4
 800a8ec:	9a05      	ldr	r2, [sp, #20]
 800a8ee:	2322      	movs	r3, #34	@ 0x22
 800a8f0:	f04f 0a00 	mov.w	sl, #0
 800a8f4:	f04f 0b00 	mov.w	fp, #0
 800a8f8:	6013      	str	r3, [r2, #0]
 800a8fa:	e76b      	b.n	800a7d4 <_strtod_l+0x454>
 800a8fc:	0800c309 	.word	0x0800c309
 800a900:	0800c5d0 	.word	0x0800c5d0
 800a904:	0800c301 	.word	0x0800c301
 800a908:	0800c338 	.word	0x0800c338
 800a90c:	0800c471 	.word	0x0800c471
 800a910:	0800c508 	.word	0x0800c508
 800a914:	0800c4e0 	.word	0x0800c4e0
 800a918:	7ff00000 	.word	0x7ff00000
 800a91c:	7ca00000 	.word	0x7ca00000
 800a920:	7fefffff 	.word	0x7fefffff
 800a924:	f014 0310 	ands.w	r3, r4, #16
 800a928:	bf18      	it	ne
 800a92a:	236a      	movne	r3, #106	@ 0x6a
 800a92c:	4ea9      	ldr	r6, [pc, #676]	@ (800abd4 <_strtod_l+0x854>)
 800a92e:	9308      	str	r3, [sp, #32]
 800a930:	4650      	mov	r0, sl
 800a932:	4659      	mov	r1, fp
 800a934:	2300      	movs	r3, #0
 800a936:	07e7      	lsls	r7, r4, #31
 800a938:	d504      	bpl.n	800a944 <_strtod_l+0x5c4>
 800a93a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a93e:	f7f5 fe5b 	bl	80005f8 <__aeabi_dmul>
 800a942:	2301      	movs	r3, #1
 800a944:	1064      	asrs	r4, r4, #1
 800a946:	f106 0608 	add.w	r6, r6, #8
 800a94a:	d1f4      	bne.n	800a936 <_strtod_l+0x5b6>
 800a94c:	b10b      	cbz	r3, 800a952 <_strtod_l+0x5d2>
 800a94e:	4682      	mov	sl, r0
 800a950:	468b      	mov	fp, r1
 800a952:	9b08      	ldr	r3, [sp, #32]
 800a954:	b1b3      	cbz	r3, 800a984 <_strtod_l+0x604>
 800a956:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a95a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a95e:	2b00      	cmp	r3, #0
 800a960:	4659      	mov	r1, fp
 800a962:	dd0f      	ble.n	800a984 <_strtod_l+0x604>
 800a964:	2b1f      	cmp	r3, #31
 800a966:	dd56      	ble.n	800aa16 <_strtod_l+0x696>
 800a968:	2b34      	cmp	r3, #52	@ 0x34
 800a96a:	bfde      	ittt	le
 800a96c:	f04f 33ff 	movle.w	r3, #4294967295
 800a970:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a974:	4093      	lslle	r3, r2
 800a976:	f04f 0a00 	mov.w	sl, #0
 800a97a:	bfcc      	ite	gt
 800a97c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a980:	ea03 0b01 	andle.w	fp, r3, r1
 800a984:	2200      	movs	r2, #0
 800a986:	2300      	movs	r3, #0
 800a988:	4650      	mov	r0, sl
 800a98a:	4659      	mov	r1, fp
 800a98c:	f7f6 f89c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a990:	2800      	cmp	r0, #0
 800a992:	d1a7      	bne.n	800a8e4 <_strtod_l+0x564>
 800a994:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a996:	9300      	str	r3, [sp, #0]
 800a998:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a99a:	9805      	ldr	r0, [sp, #20]
 800a99c:	462b      	mov	r3, r5
 800a99e:	464a      	mov	r2, r9
 800a9a0:	f7ff f8ce 	bl	8009b40 <__s2b>
 800a9a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a9a6:	2800      	cmp	r0, #0
 800a9a8:	f43f af09 	beq.w	800a7be <_strtod_l+0x43e>
 800a9ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9b0:	2a00      	cmp	r2, #0
 800a9b2:	eba3 0308 	sub.w	r3, r3, r8
 800a9b6:	bfa8      	it	ge
 800a9b8:	2300      	movge	r3, #0
 800a9ba:	9312      	str	r3, [sp, #72]	@ 0x48
 800a9bc:	2400      	movs	r4, #0
 800a9be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a9c2:	9316      	str	r3, [sp, #88]	@ 0x58
 800a9c4:	46a0      	mov	r8, r4
 800a9c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9c8:	9805      	ldr	r0, [sp, #20]
 800a9ca:	6859      	ldr	r1, [r3, #4]
 800a9cc:	f7ff f810 	bl	80099f0 <_Balloc>
 800a9d0:	4681      	mov	r9, r0
 800a9d2:	2800      	cmp	r0, #0
 800a9d4:	f43f aef7 	beq.w	800a7c6 <_strtod_l+0x446>
 800a9d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9da:	691a      	ldr	r2, [r3, #16]
 800a9dc:	3202      	adds	r2, #2
 800a9de:	f103 010c 	add.w	r1, r3, #12
 800a9e2:	0092      	lsls	r2, r2, #2
 800a9e4:	300c      	adds	r0, #12
 800a9e6:	f7fe f896 	bl	8008b16 <memcpy>
 800a9ea:	ec4b ab10 	vmov	d0, sl, fp
 800a9ee:	9805      	ldr	r0, [sp, #20]
 800a9f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800a9f2:	a91b      	add	r1, sp, #108	@ 0x6c
 800a9f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a9f8:	f7ff fbd6 	bl	800a1a8 <__d2b>
 800a9fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800a9fe:	2800      	cmp	r0, #0
 800aa00:	f43f aee1 	beq.w	800a7c6 <_strtod_l+0x446>
 800aa04:	9805      	ldr	r0, [sp, #20]
 800aa06:	2101      	movs	r1, #1
 800aa08:	f7ff f930 	bl	8009c6c <__i2b>
 800aa0c:	4680      	mov	r8, r0
 800aa0e:	b948      	cbnz	r0, 800aa24 <_strtod_l+0x6a4>
 800aa10:	f04f 0800 	mov.w	r8, #0
 800aa14:	e6d7      	b.n	800a7c6 <_strtod_l+0x446>
 800aa16:	f04f 32ff 	mov.w	r2, #4294967295
 800aa1a:	fa02 f303 	lsl.w	r3, r2, r3
 800aa1e:	ea03 0a0a 	and.w	sl, r3, sl
 800aa22:	e7af      	b.n	800a984 <_strtod_l+0x604>
 800aa24:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800aa26:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800aa28:	2d00      	cmp	r5, #0
 800aa2a:	bfab      	itete	ge
 800aa2c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800aa2e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800aa30:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800aa32:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800aa34:	bfac      	ite	ge
 800aa36:	18ef      	addge	r7, r5, r3
 800aa38:	1b5e      	sublt	r6, r3, r5
 800aa3a:	9b08      	ldr	r3, [sp, #32]
 800aa3c:	1aed      	subs	r5, r5, r3
 800aa3e:	4415      	add	r5, r2
 800aa40:	4b65      	ldr	r3, [pc, #404]	@ (800abd8 <_strtod_l+0x858>)
 800aa42:	3d01      	subs	r5, #1
 800aa44:	429d      	cmp	r5, r3
 800aa46:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800aa4a:	da50      	bge.n	800aaee <_strtod_l+0x76e>
 800aa4c:	1b5b      	subs	r3, r3, r5
 800aa4e:	2b1f      	cmp	r3, #31
 800aa50:	eba2 0203 	sub.w	r2, r2, r3
 800aa54:	f04f 0101 	mov.w	r1, #1
 800aa58:	dc3d      	bgt.n	800aad6 <_strtod_l+0x756>
 800aa5a:	fa01 f303 	lsl.w	r3, r1, r3
 800aa5e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa60:	2300      	movs	r3, #0
 800aa62:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa64:	18bd      	adds	r5, r7, r2
 800aa66:	9b08      	ldr	r3, [sp, #32]
 800aa68:	42af      	cmp	r7, r5
 800aa6a:	4416      	add	r6, r2
 800aa6c:	441e      	add	r6, r3
 800aa6e:	463b      	mov	r3, r7
 800aa70:	bfa8      	it	ge
 800aa72:	462b      	movge	r3, r5
 800aa74:	42b3      	cmp	r3, r6
 800aa76:	bfa8      	it	ge
 800aa78:	4633      	movge	r3, r6
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	bfc2      	ittt	gt
 800aa7e:	1aed      	subgt	r5, r5, r3
 800aa80:	1af6      	subgt	r6, r6, r3
 800aa82:	1aff      	subgt	r7, r7, r3
 800aa84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	dd16      	ble.n	800aab8 <_strtod_l+0x738>
 800aa8a:	4641      	mov	r1, r8
 800aa8c:	9805      	ldr	r0, [sp, #20]
 800aa8e:	461a      	mov	r2, r3
 800aa90:	f7ff f9a4 	bl	8009ddc <__pow5mult>
 800aa94:	4680      	mov	r8, r0
 800aa96:	2800      	cmp	r0, #0
 800aa98:	d0ba      	beq.n	800aa10 <_strtod_l+0x690>
 800aa9a:	4601      	mov	r1, r0
 800aa9c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aa9e:	9805      	ldr	r0, [sp, #20]
 800aaa0:	f7ff f8fa 	bl	8009c98 <__multiply>
 800aaa4:	900a      	str	r0, [sp, #40]	@ 0x28
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	f43f ae8d 	beq.w	800a7c6 <_strtod_l+0x446>
 800aaac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aaae:	9805      	ldr	r0, [sp, #20]
 800aab0:	f7fe ffde 	bl	8009a70 <_Bfree>
 800aab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aab6:	931a      	str	r3, [sp, #104]	@ 0x68
 800aab8:	2d00      	cmp	r5, #0
 800aaba:	dc1d      	bgt.n	800aaf8 <_strtod_l+0x778>
 800aabc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	dd23      	ble.n	800ab0a <_strtod_l+0x78a>
 800aac2:	4649      	mov	r1, r9
 800aac4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aac6:	9805      	ldr	r0, [sp, #20]
 800aac8:	f7ff f988 	bl	8009ddc <__pow5mult>
 800aacc:	4681      	mov	r9, r0
 800aace:	b9e0      	cbnz	r0, 800ab0a <_strtod_l+0x78a>
 800aad0:	f04f 0900 	mov.w	r9, #0
 800aad4:	e677      	b.n	800a7c6 <_strtod_l+0x446>
 800aad6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800aada:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800aade:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800aae2:	35e2      	adds	r5, #226	@ 0xe2
 800aae4:	fa01 f305 	lsl.w	r3, r1, r5
 800aae8:	9310      	str	r3, [sp, #64]	@ 0x40
 800aaea:	9113      	str	r1, [sp, #76]	@ 0x4c
 800aaec:	e7ba      	b.n	800aa64 <_strtod_l+0x6e4>
 800aaee:	2300      	movs	r3, #0
 800aaf0:	9310      	str	r3, [sp, #64]	@ 0x40
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aaf6:	e7b5      	b.n	800aa64 <_strtod_l+0x6e4>
 800aaf8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aafa:	9805      	ldr	r0, [sp, #20]
 800aafc:	462a      	mov	r2, r5
 800aafe:	f7ff f9c7 	bl	8009e90 <__lshift>
 800ab02:	901a      	str	r0, [sp, #104]	@ 0x68
 800ab04:	2800      	cmp	r0, #0
 800ab06:	d1d9      	bne.n	800aabc <_strtod_l+0x73c>
 800ab08:	e65d      	b.n	800a7c6 <_strtod_l+0x446>
 800ab0a:	2e00      	cmp	r6, #0
 800ab0c:	dd07      	ble.n	800ab1e <_strtod_l+0x79e>
 800ab0e:	4649      	mov	r1, r9
 800ab10:	9805      	ldr	r0, [sp, #20]
 800ab12:	4632      	mov	r2, r6
 800ab14:	f7ff f9bc 	bl	8009e90 <__lshift>
 800ab18:	4681      	mov	r9, r0
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	d0d8      	beq.n	800aad0 <_strtod_l+0x750>
 800ab1e:	2f00      	cmp	r7, #0
 800ab20:	dd08      	ble.n	800ab34 <_strtod_l+0x7b4>
 800ab22:	4641      	mov	r1, r8
 800ab24:	9805      	ldr	r0, [sp, #20]
 800ab26:	463a      	mov	r2, r7
 800ab28:	f7ff f9b2 	bl	8009e90 <__lshift>
 800ab2c:	4680      	mov	r8, r0
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	f43f ae49 	beq.w	800a7c6 <_strtod_l+0x446>
 800ab34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ab36:	9805      	ldr	r0, [sp, #20]
 800ab38:	464a      	mov	r2, r9
 800ab3a:	f7ff fa31 	bl	8009fa0 <__mdiff>
 800ab3e:	4604      	mov	r4, r0
 800ab40:	2800      	cmp	r0, #0
 800ab42:	f43f ae40 	beq.w	800a7c6 <_strtod_l+0x446>
 800ab46:	68c3      	ldr	r3, [r0, #12]
 800ab48:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	60c3      	str	r3, [r0, #12]
 800ab4e:	4641      	mov	r1, r8
 800ab50:	f7ff fa0a 	bl	8009f68 <__mcmp>
 800ab54:	2800      	cmp	r0, #0
 800ab56:	da45      	bge.n	800abe4 <_strtod_l+0x864>
 800ab58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab5a:	ea53 030a 	orrs.w	r3, r3, sl
 800ab5e:	d16b      	bne.n	800ac38 <_strtod_l+0x8b8>
 800ab60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d167      	bne.n	800ac38 <_strtod_l+0x8b8>
 800ab68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab6c:	0d1b      	lsrs	r3, r3, #20
 800ab6e:	051b      	lsls	r3, r3, #20
 800ab70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ab74:	d960      	bls.n	800ac38 <_strtod_l+0x8b8>
 800ab76:	6963      	ldr	r3, [r4, #20]
 800ab78:	b913      	cbnz	r3, 800ab80 <_strtod_l+0x800>
 800ab7a:	6923      	ldr	r3, [r4, #16]
 800ab7c:	2b01      	cmp	r3, #1
 800ab7e:	dd5b      	ble.n	800ac38 <_strtod_l+0x8b8>
 800ab80:	4621      	mov	r1, r4
 800ab82:	2201      	movs	r2, #1
 800ab84:	9805      	ldr	r0, [sp, #20]
 800ab86:	f7ff f983 	bl	8009e90 <__lshift>
 800ab8a:	4641      	mov	r1, r8
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	f7ff f9eb 	bl	8009f68 <__mcmp>
 800ab92:	2800      	cmp	r0, #0
 800ab94:	dd50      	ble.n	800ac38 <_strtod_l+0x8b8>
 800ab96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab9a:	9a08      	ldr	r2, [sp, #32]
 800ab9c:	0d1b      	lsrs	r3, r3, #20
 800ab9e:	051b      	lsls	r3, r3, #20
 800aba0:	2a00      	cmp	r2, #0
 800aba2:	d06a      	beq.n	800ac7a <_strtod_l+0x8fa>
 800aba4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aba8:	d867      	bhi.n	800ac7a <_strtod_l+0x8fa>
 800abaa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800abae:	f67f ae9d 	bls.w	800a8ec <_strtod_l+0x56c>
 800abb2:	4b0a      	ldr	r3, [pc, #40]	@ (800abdc <_strtod_l+0x85c>)
 800abb4:	4650      	mov	r0, sl
 800abb6:	4659      	mov	r1, fp
 800abb8:	2200      	movs	r2, #0
 800abba:	f7f5 fd1d 	bl	80005f8 <__aeabi_dmul>
 800abbe:	4b08      	ldr	r3, [pc, #32]	@ (800abe0 <_strtod_l+0x860>)
 800abc0:	400b      	ands	r3, r1
 800abc2:	4682      	mov	sl, r0
 800abc4:	468b      	mov	fp, r1
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f47f ae08 	bne.w	800a7dc <_strtod_l+0x45c>
 800abcc:	9a05      	ldr	r2, [sp, #20]
 800abce:	2322      	movs	r3, #34	@ 0x22
 800abd0:	6013      	str	r3, [r2, #0]
 800abd2:	e603      	b.n	800a7dc <_strtod_l+0x45c>
 800abd4:	0800c5f8 	.word	0x0800c5f8
 800abd8:	fffffc02 	.word	0xfffffc02
 800abdc:	39500000 	.word	0x39500000
 800abe0:	7ff00000 	.word	0x7ff00000
 800abe4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800abe8:	d165      	bne.n	800acb6 <_strtod_l+0x936>
 800abea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800abec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800abf0:	b35a      	cbz	r2, 800ac4a <_strtod_l+0x8ca>
 800abf2:	4a9f      	ldr	r2, [pc, #636]	@ (800ae70 <_strtod_l+0xaf0>)
 800abf4:	4293      	cmp	r3, r2
 800abf6:	d12b      	bne.n	800ac50 <_strtod_l+0x8d0>
 800abf8:	9b08      	ldr	r3, [sp, #32]
 800abfa:	4651      	mov	r1, sl
 800abfc:	b303      	cbz	r3, 800ac40 <_strtod_l+0x8c0>
 800abfe:	4b9d      	ldr	r3, [pc, #628]	@ (800ae74 <_strtod_l+0xaf4>)
 800ac00:	465a      	mov	r2, fp
 800ac02:	4013      	ands	r3, r2
 800ac04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ac08:	f04f 32ff 	mov.w	r2, #4294967295
 800ac0c:	d81b      	bhi.n	800ac46 <_strtod_l+0x8c6>
 800ac0e:	0d1b      	lsrs	r3, r3, #20
 800ac10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ac14:	fa02 f303 	lsl.w	r3, r2, r3
 800ac18:	4299      	cmp	r1, r3
 800ac1a:	d119      	bne.n	800ac50 <_strtod_l+0x8d0>
 800ac1c:	4b96      	ldr	r3, [pc, #600]	@ (800ae78 <_strtod_l+0xaf8>)
 800ac1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac20:	429a      	cmp	r2, r3
 800ac22:	d102      	bne.n	800ac2a <_strtod_l+0x8aa>
 800ac24:	3101      	adds	r1, #1
 800ac26:	f43f adce 	beq.w	800a7c6 <_strtod_l+0x446>
 800ac2a:	4b92      	ldr	r3, [pc, #584]	@ (800ae74 <_strtod_l+0xaf4>)
 800ac2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac2e:	401a      	ands	r2, r3
 800ac30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ac34:	f04f 0a00 	mov.w	sl, #0
 800ac38:	9b08      	ldr	r3, [sp, #32]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d1b9      	bne.n	800abb2 <_strtod_l+0x832>
 800ac3e:	e5cd      	b.n	800a7dc <_strtod_l+0x45c>
 800ac40:	f04f 33ff 	mov.w	r3, #4294967295
 800ac44:	e7e8      	b.n	800ac18 <_strtod_l+0x898>
 800ac46:	4613      	mov	r3, r2
 800ac48:	e7e6      	b.n	800ac18 <_strtod_l+0x898>
 800ac4a:	ea53 030a 	orrs.w	r3, r3, sl
 800ac4e:	d0a2      	beq.n	800ab96 <_strtod_l+0x816>
 800ac50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac52:	b1db      	cbz	r3, 800ac8c <_strtod_l+0x90c>
 800ac54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac56:	4213      	tst	r3, r2
 800ac58:	d0ee      	beq.n	800ac38 <_strtod_l+0x8b8>
 800ac5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac5c:	9a08      	ldr	r2, [sp, #32]
 800ac5e:	4650      	mov	r0, sl
 800ac60:	4659      	mov	r1, fp
 800ac62:	b1bb      	cbz	r3, 800ac94 <_strtod_l+0x914>
 800ac64:	f7ff fb6e 	bl	800a344 <sulp>
 800ac68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac6c:	ec53 2b10 	vmov	r2, r3, d0
 800ac70:	f7f5 fb0c 	bl	800028c <__adddf3>
 800ac74:	4682      	mov	sl, r0
 800ac76:	468b      	mov	fp, r1
 800ac78:	e7de      	b.n	800ac38 <_strtod_l+0x8b8>
 800ac7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ac7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ac82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ac86:	f04f 3aff 	mov.w	sl, #4294967295
 800ac8a:	e7d5      	b.n	800ac38 <_strtod_l+0x8b8>
 800ac8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac8e:	ea13 0f0a 	tst.w	r3, sl
 800ac92:	e7e1      	b.n	800ac58 <_strtod_l+0x8d8>
 800ac94:	f7ff fb56 	bl	800a344 <sulp>
 800ac98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac9c:	ec53 2b10 	vmov	r2, r3, d0
 800aca0:	f7f5 faf2 	bl	8000288 <__aeabi_dsub>
 800aca4:	2200      	movs	r2, #0
 800aca6:	2300      	movs	r3, #0
 800aca8:	4682      	mov	sl, r0
 800acaa:	468b      	mov	fp, r1
 800acac:	f7f5 ff0c 	bl	8000ac8 <__aeabi_dcmpeq>
 800acb0:	2800      	cmp	r0, #0
 800acb2:	d0c1      	beq.n	800ac38 <_strtod_l+0x8b8>
 800acb4:	e61a      	b.n	800a8ec <_strtod_l+0x56c>
 800acb6:	4641      	mov	r1, r8
 800acb8:	4620      	mov	r0, r4
 800acba:	f7ff facd 	bl	800a258 <__ratio>
 800acbe:	ec57 6b10 	vmov	r6, r7, d0
 800acc2:	2200      	movs	r2, #0
 800acc4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800acc8:	4630      	mov	r0, r6
 800acca:	4639      	mov	r1, r7
 800accc:	f7f5 ff10 	bl	8000af0 <__aeabi_dcmple>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	d06f      	beq.n	800adb4 <_strtod_l+0xa34>
 800acd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d17a      	bne.n	800add0 <_strtod_l+0xa50>
 800acda:	f1ba 0f00 	cmp.w	sl, #0
 800acde:	d158      	bne.n	800ad92 <_strtod_l+0xa12>
 800ace0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ace2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d15a      	bne.n	800ada0 <_strtod_l+0xa20>
 800acea:	4b64      	ldr	r3, [pc, #400]	@ (800ae7c <_strtod_l+0xafc>)
 800acec:	2200      	movs	r2, #0
 800acee:	4630      	mov	r0, r6
 800acf0:	4639      	mov	r1, r7
 800acf2:	f7f5 fef3 	bl	8000adc <__aeabi_dcmplt>
 800acf6:	2800      	cmp	r0, #0
 800acf8:	d159      	bne.n	800adae <_strtod_l+0xa2e>
 800acfa:	4630      	mov	r0, r6
 800acfc:	4639      	mov	r1, r7
 800acfe:	4b60      	ldr	r3, [pc, #384]	@ (800ae80 <_strtod_l+0xb00>)
 800ad00:	2200      	movs	r2, #0
 800ad02:	f7f5 fc79 	bl	80005f8 <__aeabi_dmul>
 800ad06:	4606      	mov	r6, r0
 800ad08:	460f      	mov	r7, r1
 800ad0a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ad0e:	9606      	str	r6, [sp, #24]
 800ad10:	9307      	str	r3, [sp, #28]
 800ad12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad16:	4d57      	ldr	r5, [pc, #348]	@ (800ae74 <_strtod_l+0xaf4>)
 800ad18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ad1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad1e:	401d      	ands	r5, r3
 800ad20:	4b58      	ldr	r3, [pc, #352]	@ (800ae84 <_strtod_l+0xb04>)
 800ad22:	429d      	cmp	r5, r3
 800ad24:	f040 80b2 	bne.w	800ae8c <_strtod_l+0xb0c>
 800ad28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ad2e:	ec4b ab10 	vmov	d0, sl, fp
 800ad32:	f7ff f9c9 	bl	800a0c8 <__ulp>
 800ad36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad3a:	ec51 0b10 	vmov	r0, r1, d0
 800ad3e:	f7f5 fc5b 	bl	80005f8 <__aeabi_dmul>
 800ad42:	4652      	mov	r2, sl
 800ad44:	465b      	mov	r3, fp
 800ad46:	f7f5 faa1 	bl	800028c <__adddf3>
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	4949      	ldr	r1, [pc, #292]	@ (800ae74 <_strtod_l+0xaf4>)
 800ad4e:	4a4e      	ldr	r2, [pc, #312]	@ (800ae88 <_strtod_l+0xb08>)
 800ad50:	4019      	ands	r1, r3
 800ad52:	4291      	cmp	r1, r2
 800ad54:	4682      	mov	sl, r0
 800ad56:	d942      	bls.n	800adde <_strtod_l+0xa5e>
 800ad58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad5a:	4b47      	ldr	r3, [pc, #284]	@ (800ae78 <_strtod_l+0xaf8>)
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d103      	bne.n	800ad68 <_strtod_l+0x9e8>
 800ad60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad62:	3301      	adds	r3, #1
 800ad64:	f43f ad2f 	beq.w	800a7c6 <_strtod_l+0x446>
 800ad68:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ae78 <_strtod_l+0xaf8>
 800ad6c:	f04f 3aff 	mov.w	sl, #4294967295
 800ad70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad72:	9805      	ldr	r0, [sp, #20]
 800ad74:	f7fe fe7c 	bl	8009a70 <_Bfree>
 800ad78:	9805      	ldr	r0, [sp, #20]
 800ad7a:	4649      	mov	r1, r9
 800ad7c:	f7fe fe78 	bl	8009a70 <_Bfree>
 800ad80:	9805      	ldr	r0, [sp, #20]
 800ad82:	4641      	mov	r1, r8
 800ad84:	f7fe fe74 	bl	8009a70 <_Bfree>
 800ad88:	9805      	ldr	r0, [sp, #20]
 800ad8a:	4621      	mov	r1, r4
 800ad8c:	f7fe fe70 	bl	8009a70 <_Bfree>
 800ad90:	e619      	b.n	800a9c6 <_strtod_l+0x646>
 800ad92:	f1ba 0f01 	cmp.w	sl, #1
 800ad96:	d103      	bne.n	800ada0 <_strtod_l+0xa20>
 800ad98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	f43f ada6 	beq.w	800a8ec <_strtod_l+0x56c>
 800ada0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ae50 <_strtod_l+0xad0>
 800ada4:	4f35      	ldr	r7, [pc, #212]	@ (800ae7c <_strtod_l+0xafc>)
 800ada6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800adaa:	2600      	movs	r6, #0
 800adac:	e7b1      	b.n	800ad12 <_strtod_l+0x992>
 800adae:	4f34      	ldr	r7, [pc, #208]	@ (800ae80 <_strtod_l+0xb00>)
 800adb0:	2600      	movs	r6, #0
 800adb2:	e7aa      	b.n	800ad0a <_strtod_l+0x98a>
 800adb4:	4b32      	ldr	r3, [pc, #200]	@ (800ae80 <_strtod_l+0xb00>)
 800adb6:	4630      	mov	r0, r6
 800adb8:	4639      	mov	r1, r7
 800adba:	2200      	movs	r2, #0
 800adbc:	f7f5 fc1c 	bl	80005f8 <__aeabi_dmul>
 800adc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adc2:	4606      	mov	r6, r0
 800adc4:	460f      	mov	r7, r1
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d09f      	beq.n	800ad0a <_strtod_l+0x98a>
 800adca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800adce:	e7a0      	b.n	800ad12 <_strtod_l+0x992>
 800add0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ae58 <_strtod_l+0xad8>
 800add4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800add8:	ec57 6b17 	vmov	r6, r7, d7
 800addc:	e799      	b.n	800ad12 <_strtod_l+0x992>
 800adde:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ade2:	9b08      	ldr	r3, [sp, #32]
 800ade4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1c1      	bne.n	800ad70 <_strtod_l+0x9f0>
 800adec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800adf0:	0d1b      	lsrs	r3, r3, #20
 800adf2:	051b      	lsls	r3, r3, #20
 800adf4:	429d      	cmp	r5, r3
 800adf6:	d1bb      	bne.n	800ad70 <_strtod_l+0x9f0>
 800adf8:	4630      	mov	r0, r6
 800adfa:	4639      	mov	r1, r7
 800adfc:	f7f5 ff5c 	bl	8000cb8 <__aeabi_d2lz>
 800ae00:	f7f5 fbcc 	bl	800059c <__aeabi_l2d>
 800ae04:	4602      	mov	r2, r0
 800ae06:	460b      	mov	r3, r1
 800ae08:	4630      	mov	r0, r6
 800ae0a:	4639      	mov	r1, r7
 800ae0c:	f7f5 fa3c 	bl	8000288 <__aeabi_dsub>
 800ae10:	460b      	mov	r3, r1
 800ae12:	4602      	mov	r2, r0
 800ae14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ae18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ae1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae1e:	ea46 060a 	orr.w	r6, r6, sl
 800ae22:	431e      	orrs	r6, r3
 800ae24:	d06f      	beq.n	800af06 <_strtod_l+0xb86>
 800ae26:	a30e      	add	r3, pc, #56	@ (adr r3, 800ae60 <_strtod_l+0xae0>)
 800ae28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae2c:	f7f5 fe56 	bl	8000adc <__aeabi_dcmplt>
 800ae30:	2800      	cmp	r0, #0
 800ae32:	f47f acd3 	bne.w	800a7dc <_strtod_l+0x45c>
 800ae36:	a30c      	add	r3, pc, #48	@ (adr r3, 800ae68 <_strtod_l+0xae8>)
 800ae38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae40:	f7f5 fe6a 	bl	8000b18 <__aeabi_dcmpgt>
 800ae44:	2800      	cmp	r0, #0
 800ae46:	d093      	beq.n	800ad70 <_strtod_l+0x9f0>
 800ae48:	e4c8      	b.n	800a7dc <_strtod_l+0x45c>
 800ae4a:	bf00      	nop
 800ae4c:	f3af 8000 	nop.w
 800ae50:	00000000 	.word	0x00000000
 800ae54:	bff00000 	.word	0xbff00000
 800ae58:	00000000 	.word	0x00000000
 800ae5c:	3ff00000 	.word	0x3ff00000
 800ae60:	94a03595 	.word	0x94a03595
 800ae64:	3fdfffff 	.word	0x3fdfffff
 800ae68:	35afe535 	.word	0x35afe535
 800ae6c:	3fe00000 	.word	0x3fe00000
 800ae70:	000fffff 	.word	0x000fffff
 800ae74:	7ff00000 	.word	0x7ff00000
 800ae78:	7fefffff 	.word	0x7fefffff
 800ae7c:	3ff00000 	.word	0x3ff00000
 800ae80:	3fe00000 	.word	0x3fe00000
 800ae84:	7fe00000 	.word	0x7fe00000
 800ae88:	7c9fffff 	.word	0x7c9fffff
 800ae8c:	9b08      	ldr	r3, [sp, #32]
 800ae8e:	b323      	cbz	r3, 800aeda <_strtod_l+0xb5a>
 800ae90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ae94:	d821      	bhi.n	800aeda <_strtod_l+0xb5a>
 800ae96:	a328      	add	r3, pc, #160	@ (adr r3, 800af38 <_strtod_l+0xbb8>)
 800ae98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae9c:	4630      	mov	r0, r6
 800ae9e:	4639      	mov	r1, r7
 800aea0:	f7f5 fe26 	bl	8000af0 <__aeabi_dcmple>
 800aea4:	b1a0      	cbz	r0, 800aed0 <_strtod_l+0xb50>
 800aea6:	4639      	mov	r1, r7
 800aea8:	4630      	mov	r0, r6
 800aeaa:	f7f5 fe7d 	bl	8000ba8 <__aeabi_d2uiz>
 800aeae:	2801      	cmp	r0, #1
 800aeb0:	bf38      	it	cc
 800aeb2:	2001      	movcc	r0, #1
 800aeb4:	f7f5 fb26 	bl	8000504 <__aeabi_ui2d>
 800aeb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aeba:	4606      	mov	r6, r0
 800aebc:	460f      	mov	r7, r1
 800aebe:	b9fb      	cbnz	r3, 800af00 <_strtod_l+0xb80>
 800aec0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aec4:	9014      	str	r0, [sp, #80]	@ 0x50
 800aec6:	9315      	str	r3, [sp, #84]	@ 0x54
 800aec8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800aecc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800aed0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aed2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800aed6:	1b5b      	subs	r3, r3, r5
 800aed8:	9311      	str	r3, [sp, #68]	@ 0x44
 800aeda:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800aede:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800aee2:	f7ff f8f1 	bl	800a0c8 <__ulp>
 800aee6:	4650      	mov	r0, sl
 800aee8:	ec53 2b10 	vmov	r2, r3, d0
 800aeec:	4659      	mov	r1, fp
 800aeee:	f7f5 fb83 	bl	80005f8 <__aeabi_dmul>
 800aef2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800aef6:	f7f5 f9c9 	bl	800028c <__adddf3>
 800aefa:	4682      	mov	sl, r0
 800aefc:	468b      	mov	fp, r1
 800aefe:	e770      	b.n	800ade2 <_strtod_l+0xa62>
 800af00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800af04:	e7e0      	b.n	800aec8 <_strtod_l+0xb48>
 800af06:	a30e      	add	r3, pc, #56	@ (adr r3, 800af40 <_strtod_l+0xbc0>)
 800af08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af0c:	f7f5 fde6 	bl	8000adc <__aeabi_dcmplt>
 800af10:	e798      	b.n	800ae44 <_strtod_l+0xac4>
 800af12:	2300      	movs	r3, #0
 800af14:	930e      	str	r3, [sp, #56]	@ 0x38
 800af16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800af18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af1a:	6013      	str	r3, [r2, #0]
 800af1c:	f7ff ba6d 	b.w	800a3fa <_strtod_l+0x7a>
 800af20:	2a65      	cmp	r2, #101	@ 0x65
 800af22:	f43f ab68 	beq.w	800a5f6 <_strtod_l+0x276>
 800af26:	2a45      	cmp	r2, #69	@ 0x45
 800af28:	f43f ab65 	beq.w	800a5f6 <_strtod_l+0x276>
 800af2c:	2301      	movs	r3, #1
 800af2e:	f7ff bba0 	b.w	800a672 <_strtod_l+0x2f2>
 800af32:	bf00      	nop
 800af34:	f3af 8000 	nop.w
 800af38:	ffc00000 	.word	0xffc00000
 800af3c:	41dfffff 	.word	0x41dfffff
 800af40:	94a03595 	.word	0x94a03595
 800af44:	3fcfffff 	.word	0x3fcfffff

0800af48 <_strtod_r>:
 800af48:	4b01      	ldr	r3, [pc, #4]	@ (800af50 <_strtod_r+0x8>)
 800af4a:	f7ff ba19 	b.w	800a380 <_strtod_l>
 800af4e:	bf00      	nop
 800af50:	20000070 	.word	0x20000070

0800af54 <_strtol_l.isra.0>:
 800af54:	2b24      	cmp	r3, #36	@ 0x24
 800af56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af5a:	4686      	mov	lr, r0
 800af5c:	4690      	mov	r8, r2
 800af5e:	d801      	bhi.n	800af64 <_strtol_l.isra.0+0x10>
 800af60:	2b01      	cmp	r3, #1
 800af62:	d106      	bne.n	800af72 <_strtol_l.isra.0+0x1e>
 800af64:	f7fd fdaa 	bl	8008abc <__errno>
 800af68:	2316      	movs	r3, #22
 800af6a:	6003      	str	r3, [r0, #0]
 800af6c:	2000      	movs	r0, #0
 800af6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af72:	4834      	ldr	r0, [pc, #208]	@ (800b044 <_strtol_l.isra.0+0xf0>)
 800af74:	460d      	mov	r5, r1
 800af76:	462a      	mov	r2, r5
 800af78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800af7c:	5d06      	ldrb	r6, [r0, r4]
 800af7e:	f016 0608 	ands.w	r6, r6, #8
 800af82:	d1f8      	bne.n	800af76 <_strtol_l.isra.0+0x22>
 800af84:	2c2d      	cmp	r4, #45	@ 0x2d
 800af86:	d110      	bne.n	800afaa <_strtol_l.isra.0+0x56>
 800af88:	782c      	ldrb	r4, [r5, #0]
 800af8a:	2601      	movs	r6, #1
 800af8c:	1c95      	adds	r5, r2, #2
 800af8e:	f033 0210 	bics.w	r2, r3, #16
 800af92:	d115      	bne.n	800afc0 <_strtol_l.isra.0+0x6c>
 800af94:	2c30      	cmp	r4, #48	@ 0x30
 800af96:	d10d      	bne.n	800afb4 <_strtol_l.isra.0+0x60>
 800af98:	782a      	ldrb	r2, [r5, #0]
 800af9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800af9e:	2a58      	cmp	r2, #88	@ 0x58
 800afa0:	d108      	bne.n	800afb4 <_strtol_l.isra.0+0x60>
 800afa2:	786c      	ldrb	r4, [r5, #1]
 800afa4:	3502      	adds	r5, #2
 800afa6:	2310      	movs	r3, #16
 800afa8:	e00a      	b.n	800afc0 <_strtol_l.isra.0+0x6c>
 800afaa:	2c2b      	cmp	r4, #43	@ 0x2b
 800afac:	bf04      	itt	eq
 800afae:	782c      	ldrbeq	r4, [r5, #0]
 800afb0:	1c95      	addeq	r5, r2, #2
 800afb2:	e7ec      	b.n	800af8e <_strtol_l.isra.0+0x3a>
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d1f6      	bne.n	800afa6 <_strtol_l.isra.0+0x52>
 800afb8:	2c30      	cmp	r4, #48	@ 0x30
 800afba:	bf14      	ite	ne
 800afbc:	230a      	movne	r3, #10
 800afbe:	2308      	moveq	r3, #8
 800afc0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800afc4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800afc8:	2200      	movs	r2, #0
 800afca:	fbbc f9f3 	udiv	r9, ip, r3
 800afce:	4610      	mov	r0, r2
 800afd0:	fb03 ca19 	mls	sl, r3, r9, ip
 800afd4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800afd8:	2f09      	cmp	r7, #9
 800afda:	d80f      	bhi.n	800affc <_strtol_l.isra.0+0xa8>
 800afdc:	463c      	mov	r4, r7
 800afde:	42a3      	cmp	r3, r4
 800afe0:	dd1b      	ble.n	800b01a <_strtol_l.isra.0+0xc6>
 800afe2:	1c57      	adds	r7, r2, #1
 800afe4:	d007      	beq.n	800aff6 <_strtol_l.isra.0+0xa2>
 800afe6:	4581      	cmp	r9, r0
 800afe8:	d314      	bcc.n	800b014 <_strtol_l.isra.0+0xc0>
 800afea:	d101      	bne.n	800aff0 <_strtol_l.isra.0+0x9c>
 800afec:	45a2      	cmp	sl, r4
 800afee:	db11      	blt.n	800b014 <_strtol_l.isra.0+0xc0>
 800aff0:	fb00 4003 	mla	r0, r0, r3, r4
 800aff4:	2201      	movs	r2, #1
 800aff6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800affa:	e7eb      	b.n	800afd4 <_strtol_l.isra.0+0x80>
 800affc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b000:	2f19      	cmp	r7, #25
 800b002:	d801      	bhi.n	800b008 <_strtol_l.isra.0+0xb4>
 800b004:	3c37      	subs	r4, #55	@ 0x37
 800b006:	e7ea      	b.n	800afde <_strtol_l.isra.0+0x8a>
 800b008:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b00c:	2f19      	cmp	r7, #25
 800b00e:	d804      	bhi.n	800b01a <_strtol_l.isra.0+0xc6>
 800b010:	3c57      	subs	r4, #87	@ 0x57
 800b012:	e7e4      	b.n	800afde <_strtol_l.isra.0+0x8a>
 800b014:	f04f 32ff 	mov.w	r2, #4294967295
 800b018:	e7ed      	b.n	800aff6 <_strtol_l.isra.0+0xa2>
 800b01a:	1c53      	adds	r3, r2, #1
 800b01c:	d108      	bne.n	800b030 <_strtol_l.isra.0+0xdc>
 800b01e:	2322      	movs	r3, #34	@ 0x22
 800b020:	f8ce 3000 	str.w	r3, [lr]
 800b024:	4660      	mov	r0, ip
 800b026:	f1b8 0f00 	cmp.w	r8, #0
 800b02a:	d0a0      	beq.n	800af6e <_strtol_l.isra.0+0x1a>
 800b02c:	1e69      	subs	r1, r5, #1
 800b02e:	e006      	b.n	800b03e <_strtol_l.isra.0+0xea>
 800b030:	b106      	cbz	r6, 800b034 <_strtol_l.isra.0+0xe0>
 800b032:	4240      	negs	r0, r0
 800b034:	f1b8 0f00 	cmp.w	r8, #0
 800b038:	d099      	beq.n	800af6e <_strtol_l.isra.0+0x1a>
 800b03a:	2a00      	cmp	r2, #0
 800b03c:	d1f6      	bne.n	800b02c <_strtol_l.isra.0+0xd8>
 800b03e:	f8c8 1000 	str.w	r1, [r8]
 800b042:	e794      	b.n	800af6e <_strtol_l.isra.0+0x1a>
 800b044:	0800c621 	.word	0x0800c621

0800b048 <_strtol_r>:
 800b048:	f7ff bf84 	b.w	800af54 <_strtol_l.isra.0>

0800b04c <__ssputs_r>:
 800b04c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b050:	688e      	ldr	r6, [r1, #8]
 800b052:	461f      	mov	r7, r3
 800b054:	42be      	cmp	r6, r7
 800b056:	680b      	ldr	r3, [r1, #0]
 800b058:	4682      	mov	sl, r0
 800b05a:	460c      	mov	r4, r1
 800b05c:	4690      	mov	r8, r2
 800b05e:	d82d      	bhi.n	800b0bc <__ssputs_r+0x70>
 800b060:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b064:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b068:	d026      	beq.n	800b0b8 <__ssputs_r+0x6c>
 800b06a:	6965      	ldr	r5, [r4, #20]
 800b06c:	6909      	ldr	r1, [r1, #16]
 800b06e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b072:	eba3 0901 	sub.w	r9, r3, r1
 800b076:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b07a:	1c7b      	adds	r3, r7, #1
 800b07c:	444b      	add	r3, r9
 800b07e:	106d      	asrs	r5, r5, #1
 800b080:	429d      	cmp	r5, r3
 800b082:	bf38      	it	cc
 800b084:	461d      	movcc	r5, r3
 800b086:	0553      	lsls	r3, r2, #21
 800b088:	d527      	bpl.n	800b0da <__ssputs_r+0x8e>
 800b08a:	4629      	mov	r1, r5
 800b08c:	f7fe fc24 	bl	80098d8 <_malloc_r>
 800b090:	4606      	mov	r6, r0
 800b092:	b360      	cbz	r0, 800b0ee <__ssputs_r+0xa2>
 800b094:	6921      	ldr	r1, [r4, #16]
 800b096:	464a      	mov	r2, r9
 800b098:	f7fd fd3d 	bl	8008b16 <memcpy>
 800b09c:	89a3      	ldrh	r3, [r4, #12]
 800b09e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b0a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0a6:	81a3      	strh	r3, [r4, #12]
 800b0a8:	6126      	str	r6, [r4, #16]
 800b0aa:	6165      	str	r5, [r4, #20]
 800b0ac:	444e      	add	r6, r9
 800b0ae:	eba5 0509 	sub.w	r5, r5, r9
 800b0b2:	6026      	str	r6, [r4, #0]
 800b0b4:	60a5      	str	r5, [r4, #8]
 800b0b6:	463e      	mov	r6, r7
 800b0b8:	42be      	cmp	r6, r7
 800b0ba:	d900      	bls.n	800b0be <__ssputs_r+0x72>
 800b0bc:	463e      	mov	r6, r7
 800b0be:	6820      	ldr	r0, [r4, #0]
 800b0c0:	4632      	mov	r2, r6
 800b0c2:	4641      	mov	r1, r8
 800b0c4:	f000 f9c6 	bl	800b454 <memmove>
 800b0c8:	68a3      	ldr	r3, [r4, #8]
 800b0ca:	1b9b      	subs	r3, r3, r6
 800b0cc:	60a3      	str	r3, [r4, #8]
 800b0ce:	6823      	ldr	r3, [r4, #0]
 800b0d0:	4433      	add	r3, r6
 800b0d2:	6023      	str	r3, [r4, #0]
 800b0d4:	2000      	movs	r0, #0
 800b0d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0da:	462a      	mov	r2, r5
 800b0dc:	f000 fd7d 	bl	800bbda <_realloc_r>
 800b0e0:	4606      	mov	r6, r0
 800b0e2:	2800      	cmp	r0, #0
 800b0e4:	d1e0      	bne.n	800b0a8 <__ssputs_r+0x5c>
 800b0e6:	6921      	ldr	r1, [r4, #16]
 800b0e8:	4650      	mov	r0, sl
 800b0ea:	f7fe fb81 	bl	80097f0 <_free_r>
 800b0ee:	230c      	movs	r3, #12
 800b0f0:	f8ca 3000 	str.w	r3, [sl]
 800b0f4:	89a3      	ldrh	r3, [r4, #12]
 800b0f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0fa:	81a3      	strh	r3, [r4, #12]
 800b0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b100:	e7e9      	b.n	800b0d6 <__ssputs_r+0x8a>
	...

0800b104 <_svfiprintf_r>:
 800b104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b108:	4698      	mov	r8, r3
 800b10a:	898b      	ldrh	r3, [r1, #12]
 800b10c:	061b      	lsls	r3, r3, #24
 800b10e:	b09d      	sub	sp, #116	@ 0x74
 800b110:	4607      	mov	r7, r0
 800b112:	460d      	mov	r5, r1
 800b114:	4614      	mov	r4, r2
 800b116:	d510      	bpl.n	800b13a <_svfiprintf_r+0x36>
 800b118:	690b      	ldr	r3, [r1, #16]
 800b11a:	b973      	cbnz	r3, 800b13a <_svfiprintf_r+0x36>
 800b11c:	2140      	movs	r1, #64	@ 0x40
 800b11e:	f7fe fbdb 	bl	80098d8 <_malloc_r>
 800b122:	6028      	str	r0, [r5, #0]
 800b124:	6128      	str	r0, [r5, #16]
 800b126:	b930      	cbnz	r0, 800b136 <_svfiprintf_r+0x32>
 800b128:	230c      	movs	r3, #12
 800b12a:	603b      	str	r3, [r7, #0]
 800b12c:	f04f 30ff 	mov.w	r0, #4294967295
 800b130:	b01d      	add	sp, #116	@ 0x74
 800b132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b136:	2340      	movs	r3, #64	@ 0x40
 800b138:	616b      	str	r3, [r5, #20]
 800b13a:	2300      	movs	r3, #0
 800b13c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b13e:	2320      	movs	r3, #32
 800b140:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b144:	f8cd 800c 	str.w	r8, [sp, #12]
 800b148:	2330      	movs	r3, #48	@ 0x30
 800b14a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b2e8 <_svfiprintf_r+0x1e4>
 800b14e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b152:	f04f 0901 	mov.w	r9, #1
 800b156:	4623      	mov	r3, r4
 800b158:	469a      	mov	sl, r3
 800b15a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b15e:	b10a      	cbz	r2, 800b164 <_svfiprintf_r+0x60>
 800b160:	2a25      	cmp	r2, #37	@ 0x25
 800b162:	d1f9      	bne.n	800b158 <_svfiprintf_r+0x54>
 800b164:	ebba 0b04 	subs.w	fp, sl, r4
 800b168:	d00b      	beq.n	800b182 <_svfiprintf_r+0x7e>
 800b16a:	465b      	mov	r3, fp
 800b16c:	4622      	mov	r2, r4
 800b16e:	4629      	mov	r1, r5
 800b170:	4638      	mov	r0, r7
 800b172:	f7ff ff6b 	bl	800b04c <__ssputs_r>
 800b176:	3001      	adds	r0, #1
 800b178:	f000 80a7 	beq.w	800b2ca <_svfiprintf_r+0x1c6>
 800b17c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b17e:	445a      	add	r2, fp
 800b180:	9209      	str	r2, [sp, #36]	@ 0x24
 800b182:	f89a 3000 	ldrb.w	r3, [sl]
 800b186:	2b00      	cmp	r3, #0
 800b188:	f000 809f 	beq.w	800b2ca <_svfiprintf_r+0x1c6>
 800b18c:	2300      	movs	r3, #0
 800b18e:	f04f 32ff 	mov.w	r2, #4294967295
 800b192:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b196:	f10a 0a01 	add.w	sl, sl, #1
 800b19a:	9304      	str	r3, [sp, #16]
 800b19c:	9307      	str	r3, [sp, #28]
 800b19e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b1a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800b1a4:	4654      	mov	r4, sl
 800b1a6:	2205      	movs	r2, #5
 800b1a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1ac:	484e      	ldr	r0, [pc, #312]	@ (800b2e8 <_svfiprintf_r+0x1e4>)
 800b1ae:	f7f5 f80f 	bl	80001d0 <memchr>
 800b1b2:	9a04      	ldr	r2, [sp, #16]
 800b1b4:	b9d8      	cbnz	r0, 800b1ee <_svfiprintf_r+0xea>
 800b1b6:	06d0      	lsls	r0, r2, #27
 800b1b8:	bf44      	itt	mi
 800b1ba:	2320      	movmi	r3, #32
 800b1bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1c0:	0711      	lsls	r1, r2, #28
 800b1c2:	bf44      	itt	mi
 800b1c4:	232b      	movmi	r3, #43	@ 0x2b
 800b1c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1ca:	f89a 3000 	ldrb.w	r3, [sl]
 800b1ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1d0:	d015      	beq.n	800b1fe <_svfiprintf_r+0xfa>
 800b1d2:	9a07      	ldr	r2, [sp, #28]
 800b1d4:	4654      	mov	r4, sl
 800b1d6:	2000      	movs	r0, #0
 800b1d8:	f04f 0c0a 	mov.w	ip, #10
 800b1dc:	4621      	mov	r1, r4
 800b1de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1e2:	3b30      	subs	r3, #48	@ 0x30
 800b1e4:	2b09      	cmp	r3, #9
 800b1e6:	d94b      	bls.n	800b280 <_svfiprintf_r+0x17c>
 800b1e8:	b1b0      	cbz	r0, 800b218 <_svfiprintf_r+0x114>
 800b1ea:	9207      	str	r2, [sp, #28]
 800b1ec:	e014      	b.n	800b218 <_svfiprintf_r+0x114>
 800b1ee:	eba0 0308 	sub.w	r3, r0, r8
 800b1f2:	fa09 f303 	lsl.w	r3, r9, r3
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	9304      	str	r3, [sp, #16]
 800b1fa:	46a2      	mov	sl, r4
 800b1fc:	e7d2      	b.n	800b1a4 <_svfiprintf_r+0xa0>
 800b1fe:	9b03      	ldr	r3, [sp, #12]
 800b200:	1d19      	adds	r1, r3, #4
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	9103      	str	r1, [sp, #12]
 800b206:	2b00      	cmp	r3, #0
 800b208:	bfbb      	ittet	lt
 800b20a:	425b      	neglt	r3, r3
 800b20c:	f042 0202 	orrlt.w	r2, r2, #2
 800b210:	9307      	strge	r3, [sp, #28]
 800b212:	9307      	strlt	r3, [sp, #28]
 800b214:	bfb8      	it	lt
 800b216:	9204      	strlt	r2, [sp, #16]
 800b218:	7823      	ldrb	r3, [r4, #0]
 800b21a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b21c:	d10a      	bne.n	800b234 <_svfiprintf_r+0x130>
 800b21e:	7863      	ldrb	r3, [r4, #1]
 800b220:	2b2a      	cmp	r3, #42	@ 0x2a
 800b222:	d132      	bne.n	800b28a <_svfiprintf_r+0x186>
 800b224:	9b03      	ldr	r3, [sp, #12]
 800b226:	1d1a      	adds	r2, r3, #4
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	9203      	str	r2, [sp, #12]
 800b22c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b230:	3402      	adds	r4, #2
 800b232:	9305      	str	r3, [sp, #20]
 800b234:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b2f8 <_svfiprintf_r+0x1f4>
 800b238:	7821      	ldrb	r1, [r4, #0]
 800b23a:	2203      	movs	r2, #3
 800b23c:	4650      	mov	r0, sl
 800b23e:	f7f4 ffc7 	bl	80001d0 <memchr>
 800b242:	b138      	cbz	r0, 800b254 <_svfiprintf_r+0x150>
 800b244:	9b04      	ldr	r3, [sp, #16]
 800b246:	eba0 000a 	sub.w	r0, r0, sl
 800b24a:	2240      	movs	r2, #64	@ 0x40
 800b24c:	4082      	lsls	r2, r0
 800b24e:	4313      	orrs	r3, r2
 800b250:	3401      	adds	r4, #1
 800b252:	9304      	str	r3, [sp, #16]
 800b254:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b258:	4824      	ldr	r0, [pc, #144]	@ (800b2ec <_svfiprintf_r+0x1e8>)
 800b25a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b25e:	2206      	movs	r2, #6
 800b260:	f7f4 ffb6 	bl	80001d0 <memchr>
 800b264:	2800      	cmp	r0, #0
 800b266:	d036      	beq.n	800b2d6 <_svfiprintf_r+0x1d2>
 800b268:	4b21      	ldr	r3, [pc, #132]	@ (800b2f0 <_svfiprintf_r+0x1ec>)
 800b26a:	bb1b      	cbnz	r3, 800b2b4 <_svfiprintf_r+0x1b0>
 800b26c:	9b03      	ldr	r3, [sp, #12]
 800b26e:	3307      	adds	r3, #7
 800b270:	f023 0307 	bic.w	r3, r3, #7
 800b274:	3308      	adds	r3, #8
 800b276:	9303      	str	r3, [sp, #12]
 800b278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b27a:	4433      	add	r3, r6
 800b27c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b27e:	e76a      	b.n	800b156 <_svfiprintf_r+0x52>
 800b280:	fb0c 3202 	mla	r2, ip, r2, r3
 800b284:	460c      	mov	r4, r1
 800b286:	2001      	movs	r0, #1
 800b288:	e7a8      	b.n	800b1dc <_svfiprintf_r+0xd8>
 800b28a:	2300      	movs	r3, #0
 800b28c:	3401      	adds	r4, #1
 800b28e:	9305      	str	r3, [sp, #20]
 800b290:	4619      	mov	r1, r3
 800b292:	f04f 0c0a 	mov.w	ip, #10
 800b296:	4620      	mov	r0, r4
 800b298:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b29c:	3a30      	subs	r2, #48	@ 0x30
 800b29e:	2a09      	cmp	r2, #9
 800b2a0:	d903      	bls.n	800b2aa <_svfiprintf_r+0x1a6>
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d0c6      	beq.n	800b234 <_svfiprintf_r+0x130>
 800b2a6:	9105      	str	r1, [sp, #20]
 800b2a8:	e7c4      	b.n	800b234 <_svfiprintf_r+0x130>
 800b2aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	e7f0      	b.n	800b296 <_svfiprintf_r+0x192>
 800b2b4:	ab03      	add	r3, sp, #12
 800b2b6:	9300      	str	r3, [sp, #0]
 800b2b8:	462a      	mov	r2, r5
 800b2ba:	4b0e      	ldr	r3, [pc, #56]	@ (800b2f4 <_svfiprintf_r+0x1f0>)
 800b2bc:	a904      	add	r1, sp, #16
 800b2be:	4638      	mov	r0, r7
 800b2c0:	f7fc fc60 	bl	8007b84 <_printf_float>
 800b2c4:	1c42      	adds	r2, r0, #1
 800b2c6:	4606      	mov	r6, r0
 800b2c8:	d1d6      	bne.n	800b278 <_svfiprintf_r+0x174>
 800b2ca:	89ab      	ldrh	r3, [r5, #12]
 800b2cc:	065b      	lsls	r3, r3, #25
 800b2ce:	f53f af2d 	bmi.w	800b12c <_svfiprintf_r+0x28>
 800b2d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2d4:	e72c      	b.n	800b130 <_svfiprintf_r+0x2c>
 800b2d6:	ab03      	add	r3, sp, #12
 800b2d8:	9300      	str	r3, [sp, #0]
 800b2da:	462a      	mov	r2, r5
 800b2dc:	4b05      	ldr	r3, [pc, #20]	@ (800b2f4 <_svfiprintf_r+0x1f0>)
 800b2de:	a904      	add	r1, sp, #16
 800b2e0:	4638      	mov	r0, r7
 800b2e2:	f7fc fee7 	bl	80080b4 <_printf_i>
 800b2e6:	e7ed      	b.n	800b2c4 <_svfiprintf_r+0x1c0>
 800b2e8:	0800c41d 	.word	0x0800c41d
 800b2ec:	0800c427 	.word	0x0800c427
 800b2f0:	08007b85 	.word	0x08007b85
 800b2f4:	0800b04d 	.word	0x0800b04d
 800b2f8:	0800c423 	.word	0x0800c423

0800b2fc <__sflush_r>:
 800b2fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b304:	0716      	lsls	r6, r2, #28
 800b306:	4605      	mov	r5, r0
 800b308:	460c      	mov	r4, r1
 800b30a:	d454      	bmi.n	800b3b6 <__sflush_r+0xba>
 800b30c:	684b      	ldr	r3, [r1, #4]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	dc02      	bgt.n	800b318 <__sflush_r+0x1c>
 800b312:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b314:	2b00      	cmp	r3, #0
 800b316:	dd48      	ble.n	800b3aa <__sflush_r+0xae>
 800b318:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b31a:	2e00      	cmp	r6, #0
 800b31c:	d045      	beq.n	800b3aa <__sflush_r+0xae>
 800b31e:	2300      	movs	r3, #0
 800b320:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b324:	682f      	ldr	r7, [r5, #0]
 800b326:	6a21      	ldr	r1, [r4, #32]
 800b328:	602b      	str	r3, [r5, #0]
 800b32a:	d030      	beq.n	800b38e <__sflush_r+0x92>
 800b32c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b32e:	89a3      	ldrh	r3, [r4, #12]
 800b330:	0759      	lsls	r1, r3, #29
 800b332:	d505      	bpl.n	800b340 <__sflush_r+0x44>
 800b334:	6863      	ldr	r3, [r4, #4]
 800b336:	1ad2      	subs	r2, r2, r3
 800b338:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b33a:	b10b      	cbz	r3, 800b340 <__sflush_r+0x44>
 800b33c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b33e:	1ad2      	subs	r2, r2, r3
 800b340:	2300      	movs	r3, #0
 800b342:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b344:	6a21      	ldr	r1, [r4, #32]
 800b346:	4628      	mov	r0, r5
 800b348:	47b0      	blx	r6
 800b34a:	1c43      	adds	r3, r0, #1
 800b34c:	89a3      	ldrh	r3, [r4, #12]
 800b34e:	d106      	bne.n	800b35e <__sflush_r+0x62>
 800b350:	6829      	ldr	r1, [r5, #0]
 800b352:	291d      	cmp	r1, #29
 800b354:	d82b      	bhi.n	800b3ae <__sflush_r+0xb2>
 800b356:	4a2a      	ldr	r2, [pc, #168]	@ (800b400 <__sflush_r+0x104>)
 800b358:	40ca      	lsrs	r2, r1
 800b35a:	07d6      	lsls	r6, r2, #31
 800b35c:	d527      	bpl.n	800b3ae <__sflush_r+0xb2>
 800b35e:	2200      	movs	r2, #0
 800b360:	6062      	str	r2, [r4, #4]
 800b362:	04d9      	lsls	r1, r3, #19
 800b364:	6922      	ldr	r2, [r4, #16]
 800b366:	6022      	str	r2, [r4, #0]
 800b368:	d504      	bpl.n	800b374 <__sflush_r+0x78>
 800b36a:	1c42      	adds	r2, r0, #1
 800b36c:	d101      	bne.n	800b372 <__sflush_r+0x76>
 800b36e:	682b      	ldr	r3, [r5, #0]
 800b370:	b903      	cbnz	r3, 800b374 <__sflush_r+0x78>
 800b372:	6560      	str	r0, [r4, #84]	@ 0x54
 800b374:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b376:	602f      	str	r7, [r5, #0]
 800b378:	b1b9      	cbz	r1, 800b3aa <__sflush_r+0xae>
 800b37a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b37e:	4299      	cmp	r1, r3
 800b380:	d002      	beq.n	800b388 <__sflush_r+0x8c>
 800b382:	4628      	mov	r0, r5
 800b384:	f7fe fa34 	bl	80097f0 <_free_r>
 800b388:	2300      	movs	r3, #0
 800b38a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b38c:	e00d      	b.n	800b3aa <__sflush_r+0xae>
 800b38e:	2301      	movs	r3, #1
 800b390:	4628      	mov	r0, r5
 800b392:	47b0      	blx	r6
 800b394:	4602      	mov	r2, r0
 800b396:	1c50      	adds	r0, r2, #1
 800b398:	d1c9      	bne.n	800b32e <__sflush_r+0x32>
 800b39a:	682b      	ldr	r3, [r5, #0]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d0c6      	beq.n	800b32e <__sflush_r+0x32>
 800b3a0:	2b1d      	cmp	r3, #29
 800b3a2:	d001      	beq.n	800b3a8 <__sflush_r+0xac>
 800b3a4:	2b16      	cmp	r3, #22
 800b3a6:	d11e      	bne.n	800b3e6 <__sflush_r+0xea>
 800b3a8:	602f      	str	r7, [r5, #0]
 800b3aa:	2000      	movs	r0, #0
 800b3ac:	e022      	b.n	800b3f4 <__sflush_r+0xf8>
 800b3ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3b2:	b21b      	sxth	r3, r3
 800b3b4:	e01b      	b.n	800b3ee <__sflush_r+0xf2>
 800b3b6:	690f      	ldr	r7, [r1, #16]
 800b3b8:	2f00      	cmp	r7, #0
 800b3ba:	d0f6      	beq.n	800b3aa <__sflush_r+0xae>
 800b3bc:	0793      	lsls	r3, r2, #30
 800b3be:	680e      	ldr	r6, [r1, #0]
 800b3c0:	bf08      	it	eq
 800b3c2:	694b      	ldreq	r3, [r1, #20]
 800b3c4:	600f      	str	r7, [r1, #0]
 800b3c6:	bf18      	it	ne
 800b3c8:	2300      	movne	r3, #0
 800b3ca:	eba6 0807 	sub.w	r8, r6, r7
 800b3ce:	608b      	str	r3, [r1, #8]
 800b3d0:	f1b8 0f00 	cmp.w	r8, #0
 800b3d4:	dde9      	ble.n	800b3aa <__sflush_r+0xae>
 800b3d6:	6a21      	ldr	r1, [r4, #32]
 800b3d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b3da:	4643      	mov	r3, r8
 800b3dc:	463a      	mov	r2, r7
 800b3de:	4628      	mov	r0, r5
 800b3e0:	47b0      	blx	r6
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	dc08      	bgt.n	800b3f8 <__sflush_r+0xfc>
 800b3e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3ee:	81a3      	strh	r3, [r4, #12]
 800b3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3f8:	4407      	add	r7, r0
 800b3fa:	eba8 0800 	sub.w	r8, r8, r0
 800b3fe:	e7e7      	b.n	800b3d0 <__sflush_r+0xd4>
 800b400:	20400001 	.word	0x20400001

0800b404 <_fflush_r>:
 800b404:	b538      	push	{r3, r4, r5, lr}
 800b406:	690b      	ldr	r3, [r1, #16]
 800b408:	4605      	mov	r5, r0
 800b40a:	460c      	mov	r4, r1
 800b40c:	b913      	cbnz	r3, 800b414 <_fflush_r+0x10>
 800b40e:	2500      	movs	r5, #0
 800b410:	4628      	mov	r0, r5
 800b412:	bd38      	pop	{r3, r4, r5, pc}
 800b414:	b118      	cbz	r0, 800b41e <_fflush_r+0x1a>
 800b416:	6a03      	ldr	r3, [r0, #32]
 800b418:	b90b      	cbnz	r3, 800b41e <_fflush_r+0x1a>
 800b41a:	f7fd fa03 	bl	8008824 <__sinit>
 800b41e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d0f3      	beq.n	800b40e <_fflush_r+0xa>
 800b426:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b428:	07d0      	lsls	r0, r2, #31
 800b42a:	d404      	bmi.n	800b436 <_fflush_r+0x32>
 800b42c:	0599      	lsls	r1, r3, #22
 800b42e:	d402      	bmi.n	800b436 <_fflush_r+0x32>
 800b430:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b432:	f7fd fb6e 	bl	8008b12 <__retarget_lock_acquire_recursive>
 800b436:	4628      	mov	r0, r5
 800b438:	4621      	mov	r1, r4
 800b43a:	f7ff ff5f 	bl	800b2fc <__sflush_r>
 800b43e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b440:	07da      	lsls	r2, r3, #31
 800b442:	4605      	mov	r5, r0
 800b444:	d4e4      	bmi.n	800b410 <_fflush_r+0xc>
 800b446:	89a3      	ldrh	r3, [r4, #12]
 800b448:	059b      	lsls	r3, r3, #22
 800b44a:	d4e1      	bmi.n	800b410 <_fflush_r+0xc>
 800b44c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b44e:	f7fd fb61 	bl	8008b14 <__retarget_lock_release_recursive>
 800b452:	e7dd      	b.n	800b410 <_fflush_r+0xc>

0800b454 <memmove>:
 800b454:	4288      	cmp	r0, r1
 800b456:	b510      	push	{r4, lr}
 800b458:	eb01 0402 	add.w	r4, r1, r2
 800b45c:	d902      	bls.n	800b464 <memmove+0x10>
 800b45e:	4284      	cmp	r4, r0
 800b460:	4623      	mov	r3, r4
 800b462:	d807      	bhi.n	800b474 <memmove+0x20>
 800b464:	1e43      	subs	r3, r0, #1
 800b466:	42a1      	cmp	r1, r4
 800b468:	d008      	beq.n	800b47c <memmove+0x28>
 800b46a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b46e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b472:	e7f8      	b.n	800b466 <memmove+0x12>
 800b474:	4402      	add	r2, r0
 800b476:	4601      	mov	r1, r0
 800b478:	428a      	cmp	r2, r1
 800b47a:	d100      	bne.n	800b47e <memmove+0x2a>
 800b47c:	bd10      	pop	{r4, pc}
 800b47e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b482:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b486:	e7f7      	b.n	800b478 <memmove+0x24>

0800b488 <strncmp>:
 800b488:	b510      	push	{r4, lr}
 800b48a:	b16a      	cbz	r2, 800b4a8 <strncmp+0x20>
 800b48c:	3901      	subs	r1, #1
 800b48e:	1884      	adds	r4, r0, r2
 800b490:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b494:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b498:	429a      	cmp	r2, r3
 800b49a:	d103      	bne.n	800b4a4 <strncmp+0x1c>
 800b49c:	42a0      	cmp	r0, r4
 800b49e:	d001      	beq.n	800b4a4 <strncmp+0x1c>
 800b4a0:	2a00      	cmp	r2, #0
 800b4a2:	d1f5      	bne.n	800b490 <strncmp+0x8>
 800b4a4:	1ad0      	subs	r0, r2, r3
 800b4a6:	bd10      	pop	{r4, pc}
 800b4a8:	4610      	mov	r0, r2
 800b4aa:	e7fc      	b.n	800b4a6 <strncmp+0x1e>

0800b4ac <_sbrk_r>:
 800b4ac:	b538      	push	{r3, r4, r5, lr}
 800b4ae:	4d06      	ldr	r5, [pc, #24]	@ (800b4c8 <_sbrk_r+0x1c>)
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	4604      	mov	r4, r0
 800b4b4:	4608      	mov	r0, r1
 800b4b6:	602b      	str	r3, [r5, #0]
 800b4b8:	f7f6 fd04 	bl	8001ec4 <_sbrk>
 800b4bc:	1c43      	adds	r3, r0, #1
 800b4be:	d102      	bne.n	800b4c6 <_sbrk_r+0x1a>
 800b4c0:	682b      	ldr	r3, [r5, #0]
 800b4c2:	b103      	cbz	r3, 800b4c6 <_sbrk_r+0x1a>
 800b4c4:	6023      	str	r3, [r4, #0]
 800b4c6:	bd38      	pop	{r3, r4, r5, pc}
 800b4c8:	200047f0 	.word	0x200047f0
 800b4cc:	00000000 	.word	0x00000000

0800b4d0 <nan>:
 800b4d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b4d8 <nan+0x8>
 800b4d4:	4770      	bx	lr
 800b4d6:	bf00      	nop
 800b4d8:	00000000 	.word	0x00000000
 800b4dc:	7ff80000 	.word	0x7ff80000

0800b4e0 <__assert_func>:
 800b4e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b4e2:	4614      	mov	r4, r2
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	4b09      	ldr	r3, [pc, #36]	@ (800b50c <__assert_func+0x2c>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4605      	mov	r5, r0
 800b4ec:	68d8      	ldr	r0, [r3, #12]
 800b4ee:	b14c      	cbz	r4, 800b504 <__assert_func+0x24>
 800b4f0:	4b07      	ldr	r3, [pc, #28]	@ (800b510 <__assert_func+0x30>)
 800b4f2:	9100      	str	r1, [sp, #0]
 800b4f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b4f8:	4906      	ldr	r1, [pc, #24]	@ (800b514 <__assert_func+0x34>)
 800b4fa:	462b      	mov	r3, r5
 800b4fc:	f000 fba8 	bl	800bc50 <fiprintf>
 800b500:	f000 fbb8 	bl	800bc74 <abort>
 800b504:	4b04      	ldr	r3, [pc, #16]	@ (800b518 <__assert_func+0x38>)
 800b506:	461c      	mov	r4, r3
 800b508:	e7f3      	b.n	800b4f2 <__assert_func+0x12>
 800b50a:	bf00      	nop
 800b50c:	20000020 	.word	0x20000020
 800b510:	0800c436 	.word	0x0800c436
 800b514:	0800c443 	.word	0x0800c443
 800b518:	0800c471 	.word	0x0800c471

0800b51c <_calloc_r>:
 800b51c:	b570      	push	{r4, r5, r6, lr}
 800b51e:	fba1 5402 	umull	r5, r4, r1, r2
 800b522:	b934      	cbnz	r4, 800b532 <_calloc_r+0x16>
 800b524:	4629      	mov	r1, r5
 800b526:	f7fe f9d7 	bl	80098d8 <_malloc_r>
 800b52a:	4606      	mov	r6, r0
 800b52c:	b928      	cbnz	r0, 800b53a <_calloc_r+0x1e>
 800b52e:	4630      	mov	r0, r6
 800b530:	bd70      	pop	{r4, r5, r6, pc}
 800b532:	220c      	movs	r2, #12
 800b534:	6002      	str	r2, [r0, #0]
 800b536:	2600      	movs	r6, #0
 800b538:	e7f9      	b.n	800b52e <_calloc_r+0x12>
 800b53a:	462a      	mov	r2, r5
 800b53c:	4621      	mov	r1, r4
 800b53e:	f7fd fa0c 	bl	800895a <memset>
 800b542:	e7f4      	b.n	800b52e <_calloc_r+0x12>

0800b544 <rshift>:
 800b544:	6903      	ldr	r3, [r0, #16]
 800b546:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b54a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b54e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b552:	f100 0414 	add.w	r4, r0, #20
 800b556:	dd45      	ble.n	800b5e4 <rshift+0xa0>
 800b558:	f011 011f 	ands.w	r1, r1, #31
 800b55c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b560:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b564:	d10c      	bne.n	800b580 <rshift+0x3c>
 800b566:	f100 0710 	add.w	r7, r0, #16
 800b56a:	4629      	mov	r1, r5
 800b56c:	42b1      	cmp	r1, r6
 800b56e:	d334      	bcc.n	800b5da <rshift+0x96>
 800b570:	1a9b      	subs	r3, r3, r2
 800b572:	009b      	lsls	r3, r3, #2
 800b574:	1eea      	subs	r2, r5, #3
 800b576:	4296      	cmp	r6, r2
 800b578:	bf38      	it	cc
 800b57a:	2300      	movcc	r3, #0
 800b57c:	4423      	add	r3, r4
 800b57e:	e015      	b.n	800b5ac <rshift+0x68>
 800b580:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b584:	f1c1 0820 	rsb	r8, r1, #32
 800b588:	40cf      	lsrs	r7, r1
 800b58a:	f105 0e04 	add.w	lr, r5, #4
 800b58e:	46a1      	mov	r9, r4
 800b590:	4576      	cmp	r6, lr
 800b592:	46f4      	mov	ip, lr
 800b594:	d815      	bhi.n	800b5c2 <rshift+0x7e>
 800b596:	1a9a      	subs	r2, r3, r2
 800b598:	0092      	lsls	r2, r2, #2
 800b59a:	3a04      	subs	r2, #4
 800b59c:	3501      	adds	r5, #1
 800b59e:	42ae      	cmp	r6, r5
 800b5a0:	bf38      	it	cc
 800b5a2:	2200      	movcc	r2, #0
 800b5a4:	18a3      	adds	r3, r4, r2
 800b5a6:	50a7      	str	r7, [r4, r2]
 800b5a8:	b107      	cbz	r7, 800b5ac <rshift+0x68>
 800b5aa:	3304      	adds	r3, #4
 800b5ac:	1b1a      	subs	r2, r3, r4
 800b5ae:	42a3      	cmp	r3, r4
 800b5b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b5b4:	bf08      	it	eq
 800b5b6:	2300      	moveq	r3, #0
 800b5b8:	6102      	str	r2, [r0, #16]
 800b5ba:	bf08      	it	eq
 800b5bc:	6143      	streq	r3, [r0, #20]
 800b5be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5c2:	f8dc c000 	ldr.w	ip, [ip]
 800b5c6:	fa0c fc08 	lsl.w	ip, ip, r8
 800b5ca:	ea4c 0707 	orr.w	r7, ip, r7
 800b5ce:	f849 7b04 	str.w	r7, [r9], #4
 800b5d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b5d6:	40cf      	lsrs	r7, r1
 800b5d8:	e7da      	b.n	800b590 <rshift+0x4c>
 800b5da:	f851 cb04 	ldr.w	ip, [r1], #4
 800b5de:	f847 cf04 	str.w	ip, [r7, #4]!
 800b5e2:	e7c3      	b.n	800b56c <rshift+0x28>
 800b5e4:	4623      	mov	r3, r4
 800b5e6:	e7e1      	b.n	800b5ac <rshift+0x68>

0800b5e8 <__hexdig_fun>:
 800b5e8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b5ec:	2b09      	cmp	r3, #9
 800b5ee:	d802      	bhi.n	800b5f6 <__hexdig_fun+0xe>
 800b5f0:	3820      	subs	r0, #32
 800b5f2:	b2c0      	uxtb	r0, r0
 800b5f4:	4770      	bx	lr
 800b5f6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b5fa:	2b05      	cmp	r3, #5
 800b5fc:	d801      	bhi.n	800b602 <__hexdig_fun+0x1a>
 800b5fe:	3847      	subs	r0, #71	@ 0x47
 800b600:	e7f7      	b.n	800b5f2 <__hexdig_fun+0xa>
 800b602:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b606:	2b05      	cmp	r3, #5
 800b608:	d801      	bhi.n	800b60e <__hexdig_fun+0x26>
 800b60a:	3827      	subs	r0, #39	@ 0x27
 800b60c:	e7f1      	b.n	800b5f2 <__hexdig_fun+0xa>
 800b60e:	2000      	movs	r0, #0
 800b610:	4770      	bx	lr
	...

0800b614 <__gethex>:
 800b614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b618:	b085      	sub	sp, #20
 800b61a:	468a      	mov	sl, r1
 800b61c:	9302      	str	r3, [sp, #8]
 800b61e:	680b      	ldr	r3, [r1, #0]
 800b620:	9001      	str	r0, [sp, #4]
 800b622:	4690      	mov	r8, r2
 800b624:	1c9c      	adds	r4, r3, #2
 800b626:	46a1      	mov	r9, r4
 800b628:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b62c:	2830      	cmp	r0, #48	@ 0x30
 800b62e:	d0fa      	beq.n	800b626 <__gethex+0x12>
 800b630:	eba9 0303 	sub.w	r3, r9, r3
 800b634:	f1a3 0b02 	sub.w	fp, r3, #2
 800b638:	f7ff ffd6 	bl	800b5e8 <__hexdig_fun>
 800b63c:	4605      	mov	r5, r0
 800b63e:	2800      	cmp	r0, #0
 800b640:	d168      	bne.n	800b714 <__gethex+0x100>
 800b642:	49a0      	ldr	r1, [pc, #640]	@ (800b8c4 <__gethex+0x2b0>)
 800b644:	2201      	movs	r2, #1
 800b646:	4648      	mov	r0, r9
 800b648:	f7ff ff1e 	bl	800b488 <strncmp>
 800b64c:	4607      	mov	r7, r0
 800b64e:	2800      	cmp	r0, #0
 800b650:	d167      	bne.n	800b722 <__gethex+0x10e>
 800b652:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b656:	4626      	mov	r6, r4
 800b658:	f7ff ffc6 	bl	800b5e8 <__hexdig_fun>
 800b65c:	2800      	cmp	r0, #0
 800b65e:	d062      	beq.n	800b726 <__gethex+0x112>
 800b660:	4623      	mov	r3, r4
 800b662:	7818      	ldrb	r0, [r3, #0]
 800b664:	2830      	cmp	r0, #48	@ 0x30
 800b666:	4699      	mov	r9, r3
 800b668:	f103 0301 	add.w	r3, r3, #1
 800b66c:	d0f9      	beq.n	800b662 <__gethex+0x4e>
 800b66e:	f7ff ffbb 	bl	800b5e8 <__hexdig_fun>
 800b672:	fab0 f580 	clz	r5, r0
 800b676:	096d      	lsrs	r5, r5, #5
 800b678:	f04f 0b01 	mov.w	fp, #1
 800b67c:	464a      	mov	r2, r9
 800b67e:	4616      	mov	r6, r2
 800b680:	3201      	adds	r2, #1
 800b682:	7830      	ldrb	r0, [r6, #0]
 800b684:	f7ff ffb0 	bl	800b5e8 <__hexdig_fun>
 800b688:	2800      	cmp	r0, #0
 800b68a:	d1f8      	bne.n	800b67e <__gethex+0x6a>
 800b68c:	498d      	ldr	r1, [pc, #564]	@ (800b8c4 <__gethex+0x2b0>)
 800b68e:	2201      	movs	r2, #1
 800b690:	4630      	mov	r0, r6
 800b692:	f7ff fef9 	bl	800b488 <strncmp>
 800b696:	2800      	cmp	r0, #0
 800b698:	d13f      	bne.n	800b71a <__gethex+0x106>
 800b69a:	b944      	cbnz	r4, 800b6ae <__gethex+0x9a>
 800b69c:	1c74      	adds	r4, r6, #1
 800b69e:	4622      	mov	r2, r4
 800b6a0:	4616      	mov	r6, r2
 800b6a2:	3201      	adds	r2, #1
 800b6a4:	7830      	ldrb	r0, [r6, #0]
 800b6a6:	f7ff ff9f 	bl	800b5e8 <__hexdig_fun>
 800b6aa:	2800      	cmp	r0, #0
 800b6ac:	d1f8      	bne.n	800b6a0 <__gethex+0x8c>
 800b6ae:	1ba4      	subs	r4, r4, r6
 800b6b0:	00a7      	lsls	r7, r4, #2
 800b6b2:	7833      	ldrb	r3, [r6, #0]
 800b6b4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b6b8:	2b50      	cmp	r3, #80	@ 0x50
 800b6ba:	d13e      	bne.n	800b73a <__gethex+0x126>
 800b6bc:	7873      	ldrb	r3, [r6, #1]
 800b6be:	2b2b      	cmp	r3, #43	@ 0x2b
 800b6c0:	d033      	beq.n	800b72a <__gethex+0x116>
 800b6c2:	2b2d      	cmp	r3, #45	@ 0x2d
 800b6c4:	d034      	beq.n	800b730 <__gethex+0x11c>
 800b6c6:	1c71      	adds	r1, r6, #1
 800b6c8:	2400      	movs	r4, #0
 800b6ca:	7808      	ldrb	r0, [r1, #0]
 800b6cc:	f7ff ff8c 	bl	800b5e8 <__hexdig_fun>
 800b6d0:	1e43      	subs	r3, r0, #1
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	2b18      	cmp	r3, #24
 800b6d6:	d830      	bhi.n	800b73a <__gethex+0x126>
 800b6d8:	f1a0 0210 	sub.w	r2, r0, #16
 800b6dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b6e0:	f7ff ff82 	bl	800b5e8 <__hexdig_fun>
 800b6e4:	f100 3cff 	add.w	ip, r0, #4294967295
 800b6e8:	fa5f fc8c 	uxtb.w	ip, ip
 800b6ec:	f1bc 0f18 	cmp.w	ip, #24
 800b6f0:	f04f 030a 	mov.w	r3, #10
 800b6f4:	d91e      	bls.n	800b734 <__gethex+0x120>
 800b6f6:	b104      	cbz	r4, 800b6fa <__gethex+0xe6>
 800b6f8:	4252      	negs	r2, r2
 800b6fa:	4417      	add	r7, r2
 800b6fc:	f8ca 1000 	str.w	r1, [sl]
 800b700:	b1ed      	cbz	r5, 800b73e <__gethex+0x12a>
 800b702:	f1bb 0f00 	cmp.w	fp, #0
 800b706:	bf0c      	ite	eq
 800b708:	2506      	moveq	r5, #6
 800b70a:	2500      	movne	r5, #0
 800b70c:	4628      	mov	r0, r5
 800b70e:	b005      	add	sp, #20
 800b710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b714:	2500      	movs	r5, #0
 800b716:	462c      	mov	r4, r5
 800b718:	e7b0      	b.n	800b67c <__gethex+0x68>
 800b71a:	2c00      	cmp	r4, #0
 800b71c:	d1c7      	bne.n	800b6ae <__gethex+0x9a>
 800b71e:	4627      	mov	r7, r4
 800b720:	e7c7      	b.n	800b6b2 <__gethex+0x9e>
 800b722:	464e      	mov	r6, r9
 800b724:	462f      	mov	r7, r5
 800b726:	2501      	movs	r5, #1
 800b728:	e7c3      	b.n	800b6b2 <__gethex+0x9e>
 800b72a:	2400      	movs	r4, #0
 800b72c:	1cb1      	adds	r1, r6, #2
 800b72e:	e7cc      	b.n	800b6ca <__gethex+0xb6>
 800b730:	2401      	movs	r4, #1
 800b732:	e7fb      	b.n	800b72c <__gethex+0x118>
 800b734:	fb03 0002 	mla	r0, r3, r2, r0
 800b738:	e7ce      	b.n	800b6d8 <__gethex+0xc4>
 800b73a:	4631      	mov	r1, r6
 800b73c:	e7de      	b.n	800b6fc <__gethex+0xe8>
 800b73e:	eba6 0309 	sub.w	r3, r6, r9
 800b742:	3b01      	subs	r3, #1
 800b744:	4629      	mov	r1, r5
 800b746:	2b07      	cmp	r3, #7
 800b748:	dc0a      	bgt.n	800b760 <__gethex+0x14c>
 800b74a:	9801      	ldr	r0, [sp, #4]
 800b74c:	f7fe f950 	bl	80099f0 <_Balloc>
 800b750:	4604      	mov	r4, r0
 800b752:	b940      	cbnz	r0, 800b766 <__gethex+0x152>
 800b754:	4b5c      	ldr	r3, [pc, #368]	@ (800b8c8 <__gethex+0x2b4>)
 800b756:	4602      	mov	r2, r0
 800b758:	21e4      	movs	r1, #228	@ 0xe4
 800b75a:	485c      	ldr	r0, [pc, #368]	@ (800b8cc <__gethex+0x2b8>)
 800b75c:	f7ff fec0 	bl	800b4e0 <__assert_func>
 800b760:	3101      	adds	r1, #1
 800b762:	105b      	asrs	r3, r3, #1
 800b764:	e7ef      	b.n	800b746 <__gethex+0x132>
 800b766:	f100 0a14 	add.w	sl, r0, #20
 800b76a:	2300      	movs	r3, #0
 800b76c:	4655      	mov	r5, sl
 800b76e:	469b      	mov	fp, r3
 800b770:	45b1      	cmp	r9, r6
 800b772:	d337      	bcc.n	800b7e4 <__gethex+0x1d0>
 800b774:	f845 bb04 	str.w	fp, [r5], #4
 800b778:	eba5 050a 	sub.w	r5, r5, sl
 800b77c:	10ad      	asrs	r5, r5, #2
 800b77e:	6125      	str	r5, [r4, #16]
 800b780:	4658      	mov	r0, fp
 800b782:	f7fe fa27 	bl	8009bd4 <__hi0bits>
 800b786:	016d      	lsls	r5, r5, #5
 800b788:	f8d8 6000 	ldr.w	r6, [r8]
 800b78c:	1a2d      	subs	r5, r5, r0
 800b78e:	42b5      	cmp	r5, r6
 800b790:	dd54      	ble.n	800b83c <__gethex+0x228>
 800b792:	1bad      	subs	r5, r5, r6
 800b794:	4629      	mov	r1, r5
 800b796:	4620      	mov	r0, r4
 800b798:	f7fe fdb3 	bl	800a302 <__any_on>
 800b79c:	4681      	mov	r9, r0
 800b79e:	b178      	cbz	r0, 800b7c0 <__gethex+0x1ac>
 800b7a0:	1e6b      	subs	r3, r5, #1
 800b7a2:	1159      	asrs	r1, r3, #5
 800b7a4:	f003 021f 	and.w	r2, r3, #31
 800b7a8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b7ac:	f04f 0901 	mov.w	r9, #1
 800b7b0:	fa09 f202 	lsl.w	r2, r9, r2
 800b7b4:	420a      	tst	r2, r1
 800b7b6:	d003      	beq.n	800b7c0 <__gethex+0x1ac>
 800b7b8:	454b      	cmp	r3, r9
 800b7ba:	dc36      	bgt.n	800b82a <__gethex+0x216>
 800b7bc:	f04f 0902 	mov.w	r9, #2
 800b7c0:	4629      	mov	r1, r5
 800b7c2:	4620      	mov	r0, r4
 800b7c4:	f7ff febe 	bl	800b544 <rshift>
 800b7c8:	442f      	add	r7, r5
 800b7ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7ce:	42bb      	cmp	r3, r7
 800b7d0:	da42      	bge.n	800b858 <__gethex+0x244>
 800b7d2:	9801      	ldr	r0, [sp, #4]
 800b7d4:	4621      	mov	r1, r4
 800b7d6:	f7fe f94b 	bl	8009a70 <_Bfree>
 800b7da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b7dc:	2300      	movs	r3, #0
 800b7de:	6013      	str	r3, [r2, #0]
 800b7e0:	25a3      	movs	r5, #163	@ 0xa3
 800b7e2:	e793      	b.n	800b70c <__gethex+0xf8>
 800b7e4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b7e8:	2a2e      	cmp	r2, #46	@ 0x2e
 800b7ea:	d012      	beq.n	800b812 <__gethex+0x1fe>
 800b7ec:	2b20      	cmp	r3, #32
 800b7ee:	d104      	bne.n	800b7fa <__gethex+0x1e6>
 800b7f0:	f845 bb04 	str.w	fp, [r5], #4
 800b7f4:	f04f 0b00 	mov.w	fp, #0
 800b7f8:	465b      	mov	r3, fp
 800b7fa:	7830      	ldrb	r0, [r6, #0]
 800b7fc:	9303      	str	r3, [sp, #12]
 800b7fe:	f7ff fef3 	bl	800b5e8 <__hexdig_fun>
 800b802:	9b03      	ldr	r3, [sp, #12]
 800b804:	f000 000f 	and.w	r0, r0, #15
 800b808:	4098      	lsls	r0, r3
 800b80a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b80e:	3304      	adds	r3, #4
 800b810:	e7ae      	b.n	800b770 <__gethex+0x15c>
 800b812:	45b1      	cmp	r9, r6
 800b814:	d8ea      	bhi.n	800b7ec <__gethex+0x1d8>
 800b816:	492b      	ldr	r1, [pc, #172]	@ (800b8c4 <__gethex+0x2b0>)
 800b818:	9303      	str	r3, [sp, #12]
 800b81a:	2201      	movs	r2, #1
 800b81c:	4630      	mov	r0, r6
 800b81e:	f7ff fe33 	bl	800b488 <strncmp>
 800b822:	9b03      	ldr	r3, [sp, #12]
 800b824:	2800      	cmp	r0, #0
 800b826:	d1e1      	bne.n	800b7ec <__gethex+0x1d8>
 800b828:	e7a2      	b.n	800b770 <__gethex+0x15c>
 800b82a:	1ea9      	subs	r1, r5, #2
 800b82c:	4620      	mov	r0, r4
 800b82e:	f7fe fd68 	bl	800a302 <__any_on>
 800b832:	2800      	cmp	r0, #0
 800b834:	d0c2      	beq.n	800b7bc <__gethex+0x1a8>
 800b836:	f04f 0903 	mov.w	r9, #3
 800b83a:	e7c1      	b.n	800b7c0 <__gethex+0x1ac>
 800b83c:	da09      	bge.n	800b852 <__gethex+0x23e>
 800b83e:	1b75      	subs	r5, r6, r5
 800b840:	4621      	mov	r1, r4
 800b842:	9801      	ldr	r0, [sp, #4]
 800b844:	462a      	mov	r2, r5
 800b846:	f7fe fb23 	bl	8009e90 <__lshift>
 800b84a:	1b7f      	subs	r7, r7, r5
 800b84c:	4604      	mov	r4, r0
 800b84e:	f100 0a14 	add.w	sl, r0, #20
 800b852:	f04f 0900 	mov.w	r9, #0
 800b856:	e7b8      	b.n	800b7ca <__gethex+0x1b6>
 800b858:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b85c:	42bd      	cmp	r5, r7
 800b85e:	dd6f      	ble.n	800b940 <__gethex+0x32c>
 800b860:	1bed      	subs	r5, r5, r7
 800b862:	42ae      	cmp	r6, r5
 800b864:	dc34      	bgt.n	800b8d0 <__gethex+0x2bc>
 800b866:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d022      	beq.n	800b8b4 <__gethex+0x2a0>
 800b86e:	2b03      	cmp	r3, #3
 800b870:	d024      	beq.n	800b8bc <__gethex+0x2a8>
 800b872:	2b01      	cmp	r3, #1
 800b874:	d115      	bne.n	800b8a2 <__gethex+0x28e>
 800b876:	42ae      	cmp	r6, r5
 800b878:	d113      	bne.n	800b8a2 <__gethex+0x28e>
 800b87a:	2e01      	cmp	r6, #1
 800b87c:	d10b      	bne.n	800b896 <__gethex+0x282>
 800b87e:	9a02      	ldr	r2, [sp, #8]
 800b880:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b884:	6013      	str	r3, [r2, #0]
 800b886:	2301      	movs	r3, #1
 800b888:	6123      	str	r3, [r4, #16]
 800b88a:	f8ca 3000 	str.w	r3, [sl]
 800b88e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b890:	2562      	movs	r5, #98	@ 0x62
 800b892:	601c      	str	r4, [r3, #0]
 800b894:	e73a      	b.n	800b70c <__gethex+0xf8>
 800b896:	1e71      	subs	r1, r6, #1
 800b898:	4620      	mov	r0, r4
 800b89a:	f7fe fd32 	bl	800a302 <__any_on>
 800b89e:	2800      	cmp	r0, #0
 800b8a0:	d1ed      	bne.n	800b87e <__gethex+0x26a>
 800b8a2:	9801      	ldr	r0, [sp, #4]
 800b8a4:	4621      	mov	r1, r4
 800b8a6:	f7fe f8e3 	bl	8009a70 <_Bfree>
 800b8aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	6013      	str	r3, [r2, #0]
 800b8b0:	2550      	movs	r5, #80	@ 0x50
 800b8b2:	e72b      	b.n	800b70c <__gethex+0xf8>
 800b8b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d1f3      	bne.n	800b8a2 <__gethex+0x28e>
 800b8ba:	e7e0      	b.n	800b87e <__gethex+0x26a>
 800b8bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d1dd      	bne.n	800b87e <__gethex+0x26a>
 800b8c2:	e7ee      	b.n	800b8a2 <__gethex+0x28e>
 800b8c4:	0800c41b 	.word	0x0800c41b
 800b8c8:	0800c3b1 	.word	0x0800c3b1
 800b8cc:	0800c472 	.word	0x0800c472
 800b8d0:	1e6f      	subs	r7, r5, #1
 800b8d2:	f1b9 0f00 	cmp.w	r9, #0
 800b8d6:	d130      	bne.n	800b93a <__gethex+0x326>
 800b8d8:	b127      	cbz	r7, 800b8e4 <__gethex+0x2d0>
 800b8da:	4639      	mov	r1, r7
 800b8dc:	4620      	mov	r0, r4
 800b8de:	f7fe fd10 	bl	800a302 <__any_on>
 800b8e2:	4681      	mov	r9, r0
 800b8e4:	117a      	asrs	r2, r7, #5
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b8ec:	f007 071f 	and.w	r7, r7, #31
 800b8f0:	40bb      	lsls	r3, r7
 800b8f2:	4213      	tst	r3, r2
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	4620      	mov	r0, r4
 800b8f8:	bf18      	it	ne
 800b8fa:	f049 0902 	orrne.w	r9, r9, #2
 800b8fe:	f7ff fe21 	bl	800b544 <rshift>
 800b902:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b906:	1b76      	subs	r6, r6, r5
 800b908:	2502      	movs	r5, #2
 800b90a:	f1b9 0f00 	cmp.w	r9, #0
 800b90e:	d047      	beq.n	800b9a0 <__gethex+0x38c>
 800b910:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b914:	2b02      	cmp	r3, #2
 800b916:	d015      	beq.n	800b944 <__gethex+0x330>
 800b918:	2b03      	cmp	r3, #3
 800b91a:	d017      	beq.n	800b94c <__gethex+0x338>
 800b91c:	2b01      	cmp	r3, #1
 800b91e:	d109      	bne.n	800b934 <__gethex+0x320>
 800b920:	f019 0f02 	tst.w	r9, #2
 800b924:	d006      	beq.n	800b934 <__gethex+0x320>
 800b926:	f8da 3000 	ldr.w	r3, [sl]
 800b92a:	ea49 0903 	orr.w	r9, r9, r3
 800b92e:	f019 0f01 	tst.w	r9, #1
 800b932:	d10e      	bne.n	800b952 <__gethex+0x33e>
 800b934:	f045 0510 	orr.w	r5, r5, #16
 800b938:	e032      	b.n	800b9a0 <__gethex+0x38c>
 800b93a:	f04f 0901 	mov.w	r9, #1
 800b93e:	e7d1      	b.n	800b8e4 <__gethex+0x2d0>
 800b940:	2501      	movs	r5, #1
 800b942:	e7e2      	b.n	800b90a <__gethex+0x2f6>
 800b944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b946:	f1c3 0301 	rsb	r3, r3, #1
 800b94a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b94c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d0f0      	beq.n	800b934 <__gethex+0x320>
 800b952:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b956:	f104 0314 	add.w	r3, r4, #20
 800b95a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b95e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b962:	f04f 0c00 	mov.w	ip, #0
 800b966:	4618      	mov	r0, r3
 800b968:	f853 2b04 	ldr.w	r2, [r3], #4
 800b96c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b970:	d01b      	beq.n	800b9aa <__gethex+0x396>
 800b972:	3201      	adds	r2, #1
 800b974:	6002      	str	r2, [r0, #0]
 800b976:	2d02      	cmp	r5, #2
 800b978:	f104 0314 	add.w	r3, r4, #20
 800b97c:	d13c      	bne.n	800b9f8 <__gethex+0x3e4>
 800b97e:	f8d8 2000 	ldr.w	r2, [r8]
 800b982:	3a01      	subs	r2, #1
 800b984:	42b2      	cmp	r2, r6
 800b986:	d109      	bne.n	800b99c <__gethex+0x388>
 800b988:	1171      	asrs	r1, r6, #5
 800b98a:	2201      	movs	r2, #1
 800b98c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b990:	f006 061f 	and.w	r6, r6, #31
 800b994:	fa02 f606 	lsl.w	r6, r2, r6
 800b998:	421e      	tst	r6, r3
 800b99a:	d13a      	bne.n	800ba12 <__gethex+0x3fe>
 800b99c:	f045 0520 	orr.w	r5, r5, #32
 800b9a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9a2:	601c      	str	r4, [r3, #0]
 800b9a4:	9b02      	ldr	r3, [sp, #8]
 800b9a6:	601f      	str	r7, [r3, #0]
 800b9a8:	e6b0      	b.n	800b70c <__gethex+0xf8>
 800b9aa:	4299      	cmp	r1, r3
 800b9ac:	f843 cc04 	str.w	ip, [r3, #-4]
 800b9b0:	d8d9      	bhi.n	800b966 <__gethex+0x352>
 800b9b2:	68a3      	ldr	r3, [r4, #8]
 800b9b4:	459b      	cmp	fp, r3
 800b9b6:	db17      	blt.n	800b9e8 <__gethex+0x3d4>
 800b9b8:	6861      	ldr	r1, [r4, #4]
 800b9ba:	9801      	ldr	r0, [sp, #4]
 800b9bc:	3101      	adds	r1, #1
 800b9be:	f7fe f817 	bl	80099f0 <_Balloc>
 800b9c2:	4681      	mov	r9, r0
 800b9c4:	b918      	cbnz	r0, 800b9ce <__gethex+0x3ba>
 800b9c6:	4b1a      	ldr	r3, [pc, #104]	@ (800ba30 <__gethex+0x41c>)
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	2184      	movs	r1, #132	@ 0x84
 800b9cc:	e6c5      	b.n	800b75a <__gethex+0x146>
 800b9ce:	6922      	ldr	r2, [r4, #16]
 800b9d0:	3202      	adds	r2, #2
 800b9d2:	f104 010c 	add.w	r1, r4, #12
 800b9d6:	0092      	lsls	r2, r2, #2
 800b9d8:	300c      	adds	r0, #12
 800b9da:	f7fd f89c 	bl	8008b16 <memcpy>
 800b9de:	4621      	mov	r1, r4
 800b9e0:	9801      	ldr	r0, [sp, #4]
 800b9e2:	f7fe f845 	bl	8009a70 <_Bfree>
 800b9e6:	464c      	mov	r4, r9
 800b9e8:	6923      	ldr	r3, [r4, #16]
 800b9ea:	1c5a      	adds	r2, r3, #1
 800b9ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b9f0:	6122      	str	r2, [r4, #16]
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	615a      	str	r2, [r3, #20]
 800b9f6:	e7be      	b.n	800b976 <__gethex+0x362>
 800b9f8:	6922      	ldr	r2, [r4, #16]
 800b9fa:	455a      	cmp	r2, fp
 800b9fc:	dd0b      	ble.n	800ba16 <__gethex+0x402>
 800b9fe:	2101      	movs	r1, #1
 800ba00:	4620      	mov	r0, r4
 800ba02:	f7ff fd9f 	bl	800b544 <rshift>
 800ba06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba0a:	3701      	adds	r7, #1
 800ba0c:	42bb      	cmp	r3, r7
 800ba0e:	f6ff aee0 	blt.w	800b7d2 <__gethex+0x1be>
 800ba12:	2501      	movs	r5, #1
 800ba14:	e7c2      	b.n	800b99c <__gethex+0x388>
 800ba16:	f016 061f 	ands.w	r6, r6, #31
 800ba1a:	d0fa      	beq.n	800ba12 <__gethex+0x3fe>
 800ba1c:	4453      	add	r3, sl
 800ba1e:	f1c6 0620 	rsb	r6, r6, #32
 800ba22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ba26:	f7fe f8d5 	bl	8009bd4 <__hi0bits>
 800ba2a:	42b0      	cmp	r0, r6
 800ba2c:	dbe7      	blt.n	800b9fe <__gethex+0x3ea>
 800ba2e:	e7f0      	b.n	800ba12 <__gethex+0x3fe>
 800ba30:	0800c3b1 	.word	0x0800c3b1

0800ba34 <L_shift>:
 800ba34:	f1c2 0208 	rsb	r2, r2, #8
 800ba38:	0092      	lsls	r2, r2, #2
 800ba3a:	b570      	push	{r4, r5, r6, lr}
 800ba3c:	f1c2 0620 	rsb	r6, r2, #32
 800ba40:	6843      	ldr	r3, [r0, #4]
 800ba42:	6804      	ldr	r4, [r0, #0]
 800ba44:	fa03 f506 	lsl.w	r5, r3, r6
 800ba48:	432c      	orrs	r4, r5
 800ba4a:	40d3      	lsrs	r3, r2
 800ba4c:	6004      	str	r4, [r0, #0]
 800ba4e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ba52:	4288      	cmp	r0, r1
 800ba54:	d3f4      	bcc.n	800ba40 <L_shift+0xc>
 800ba56:	bd70      	pop	{r4, r5, r6, pc}

0800ba58 <__match>:
 800ba58:	b530      	push	{r4, r5, lr}
 800ba5a:	6803      	ldr	r3, [r0, #0]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba62:	b914      	cbnz	r4, 800ba6a <__match+0x12>
 800ba64:	6003      	str	r3, [r0, #0]
 800ba66:	2001      	movs	r0, #1
 800ba68:	bd30      	pop	{r4, r5, pc}
 800ba6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba6e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ba72:	2d19      	cmp	r5, #25
 800ba74:	bf98      	it	ls
 800ba76:	3220      	addls	r2, #32
 800ba78:	42a2      	cmp	r2, r4
 800ba7a:	d0f0      	beq.n	800ba5e <__match+0x6>
 800ba7c:	2000      	movs	r0, #0
 800ba7e:	e7f3      	b.n	800ba68 <__match+0x10>

0800ba80 <__hexnan>:
 800ba80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba84:	680b      	ldr	r3, [r1, #0]
 800ba86:	6801      	ldr	r1, [r0, #0]
 800ba88:	115e      	asrs	r6, r3, #5
 800ba8a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ba8e:	f013 031f 	ands.w	r3, r3, #31
 800ba92:	b087      	sub	sp, #28
 800ba94:	bf18      	it	ne
 800ba96:	3604      	addne	r6, #4
 800ba98:	2500      	movs	r5, #0
 800ba9a:	1f37      	subs	r7, r6, #4
 800ba9c:	4682      	mov	sl, r0
 800ba9e:	4690      	mov	r8, r2
 800baa0:	9301      	str	r3, [sp, #4]
 800baa2:	f846 5c04 	str.w	r5, [r6, #-4]
 800baa6:	46b9      	mov	r9, r7
 800baa8:	463c      	mov	r4, r7
 800baaa:	9502      	str	r5, [sp, #8]
 800baac:	46ab      	mov	fp, r5
 800baae:	784a      	ldrb	r2, [r1, #1]
 800bab0:	1c4b      	adds	r3, r1, #1
 800bab2:	9303      	str	r3, [sp, #12]
 800bab4:	b342      	cbz	r2, 800bb08 <__hexnan+0x88>
 800bab6:	4610      	mov	r0, r2
 800bab8:	9105      	str	r1, [sp, #20]
 800baba:	9204      	str	r2, [sp, #16]
 800babc:	f7ff fd94 	bl	800b5e8 <__hexdig_fun>
 800bac0:	2800      	cmp	r0, #0
 800bac2:	d151      	bne.n	800bb68 <__hexnan+0xe8>
 800bac4:	9a04      	ldr	r2, [sp, #16]
 800bac6:	9905      	ldr	r1, [sp, #20]
 800bac8:	2a20      	cmp	r2, #32
 800baca:	d818      	bhi.n	800bafe <__hexnan+0x7e>
 800bacc:	9b02      	ldr	r3, [sp, #8]
 800bace:	459b      	cmp	fp, r3
 800bad0:	dd13      	ble.n	800bafa <__hexnan+0x7a>
 800bad2:	454c      	cmp	r4, r9
 800bad4:	d206      	bcs.n	800bae4 <__hexnan+0x64>
 800bad6:	2d07      	cmp	r5, #7
 800bad8:	dc04      	bgt.n	800bae4 <__hexnan+0x64>
 800bada:	462a      	mov	r2, r5
 800badc:	4649      	mov	r1, r9
 800bade:	4620      	mov	r0, r4
 800bae0:	f7ff ffa8 	bl	800ba34 <L_shift>
 800bae4:	4544      	cmp	r4, r8
 800bae6:	d952      	bls.n	800bb8e <__hexnan+0x10e>
 800bae8:	2300      	movs	r3, #0
 800baea:	f1a4 0904 	sub.w	r9, r4, #4
 800baee:	f844 3c04 	str.w	r3, [r4, #-4]
 800baf2:	f8cd b008 	str.w	fp, [sp, #8]
 800baf6:	464c      	mov	r4, r9
 800baf8:	461d      	mov	r5, r3
 800bafa:	9903      	ldr	r1, [sp, #12]
 800bafc:	e7d7      	b.n	800baae <__hexnan+0x2e>
 800bafe:	2a29      	cmp	r2, #41	@ 0x29
 800bb00:	d157      	bne.n	800bbb2 <__hexnan+0x132>
 800bb02:	3102      	adds	r1, #2
 800bb04:	f8ca 1000 	str.w	r1, [sl]
 800bb08:	f1bb 0f00 	cmp.w	fp, #0
 800bb0c:	d051      	beq.n	800bbb2 <__hexnan+0x132>
 800bb0e:	454c      	cmp	r4, r9
 800bb10:	d206      	bcs.n	800bb20 <__hexnan+0xa0>
 800bb12:	2d07      	cmp	r5, #7
 800bb14:	dc04      	bgt.n	800bb20 <__hexnan+0xa0>
 800bb16:	462a      	mov	r2, r5
 800bb18:	4649      	mov	r1, r9
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	f7ff ff8a 	bl	800ba34 <L_shift>
 800bb20:	4544      	cmp	r4, r8
 800bb22:	d936      	bls.n	800bb92 <__hexnan+0x112>
 800bb24:	f1a8 0204 	sub.w	r2, r8, #4
 800bb28:	4623      	mov	r3, r4
 800bb2a:	f853 1b04 	ldr.w	r1, [r3], #4
 800bb2e:	f842 1f04 	str.w	r1, [r2, #4]!
 800bb32:	429f      	cmp	r7, r3
 800bb34:	d2f9      	bcs.n	800bb2a <__hexnan+0xaa>
 800bb36:	1b3b      	subs	r3, r7, r4
 800bb38:	f023 0303 	bic.w	r3, r3, #3
 800bb3c:	3304      	adds	r3, #4
 800bb3e:	3401      	adds	r4, #1
 800bb40:	3e03      	subs	r6, #3
 800bb42:	42b4      	cmp	r4, r6
 800bb44:	bf88      	it	hi
 800bb46:	2304      	movhi	r3, #4
 800bb48:	4443      	add	r3, r8
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	f843 2b04 	str.w	r2, [r3], #4
 800bb50:	429f      	cmp	r7, r3
 800bb52:	d2fb      	bcs.n	800bb4c <__hexnan+0xcc>
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	b91b      	cbnz	r3, 800bb60 <__hexnan+0xe0>
 800bb58:	4547      	cmp	r7, r8
 800bb5a:	d128      	bne.n	800bbae <__hexnan+0x12e>
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	603b      	str	r3, [r7, #0]
 800bb60:	2005      	movs	r0, #5
 800bb62:	b007      	add	sp, #28
 800bb64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb68:	3501      	adds	r5, #1
 800bb6a:	2d08      	cmp	r5, #8
 800bb6c:	f10b 0b01 	add.w	fp, fp, #1
 800bb70:	dd06      	ble.n	800bb80 <__hexnan+0x100>
 800bb72:	4544      	cmp	r4, r8
 800bb74:	d9c1      	bls.n	800bafa <__hexnan+0x7a>
 800bb76:	2300      	movs	r3, #0
 800bb78:	f844 3c04 	str.w	r3, [r4, #-4]
 800bb7c:	2501      	movs	r5, #1
 800bb7e:	3c04      	subs	r4, #4
 800bb80:	6822      	ldr	r2, [r4, #0]
 800bb82:	f000 000f 	and.w	r0, r0, #15
 800bb86:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bb8a:	6020      	str	r0, [r4, #0]
 800bb8c:	e7b5      	b.n	800bafa <__hexnan+0x7a>
 800bb8e:	2508      	movs	r5, #8
 800bb90:	e7b3      	b.n	800bafa <__hexnan+0x7a>
 800bb92:	9b01      	ldr	r3, [sp, #4]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d0dd      	beq.n	800bb54 <__hexnan+0xd4>
 800bb98:	f1c3 0320 	rsb	r3, r3, #32
 800bb9c:	f04f 32ff 	mov.w	r2, #4294967295
 800bba0:	40da      	lsrs	r2, r3
 800bba2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bba6:	4013      	ands	r3, r2
 800bba8:	f846 3c04 	str.w	r3, [r6, #-4]
 800bbac:	e7d2      	b.n	800bb54 <__hexnan+0xd4>
 800bbae:	3f04      	subs	r7, #4
 800bbb0:	e7d0      	b.n	800bb54 <__hexnan+0xd4>
 800bbb2:	2004      	movs	r0, #4
 800bbb4:	e7d5      	b.n	800bb62 <__hexnan+0xe2>

0800bbb6 <__ascii_mbtowc>:
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	b901      	cbnz	r1, 800bbbc <__ascii_mbtowc+0x6>
 800bbba:	a901      	add	r1, sp, #4
 800bbbc:	b142      	cbz	r2, 800bbd0 <__ascii_mbtowc+0x1a>
 800bbbe:	b14b      	cbz	r3, 800bbd4 <__ascii_mbtowc+0x1e>
 800bbc0:	7813      	ldrb	r3, [r2, #0]
 800bbc2:	600b      	str	r3, [r1, #0]
 800bbc4:	7812      	ldrb	r2, [r2, #0]
 800bbc6:	1e10      	subs	r0, r2, #0
 800bbc8:	bf18      	it	ne
 800bbca:	2001      	movne	r0, #1
 800bbcc:	b002      	add	sp, #8
 800bbce:	4770      	bx	lr
 800bbd0:	4610      	mov	r0, r2
 800bbd2:	e7fb      	b.n	800bbcc <__ascii_mbtowc+0x16>
 800bbd4:	f06f 0001 	mvn.w	r0, #1
 800bbd8:	e7f8      	b.n	800bbcc <__ascii_mbtowc+0x16>

0800bbda <_realloc_r>:
 800bbda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbde:	4607      	mov	r7, r0
 800bbe0:	4614      	mov	r4, r2
 800bbe2:	460d      	mov	r5, r1
 800bbe4:	b921      	cbnz	r1, 800bbf0 <_realloc_r+0x16>
 800bbe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbea:	4611      	mov	r1, r2
 800bbec:	f7fd be74 	b.w	80098d8 <_malloc_r>
 800bbf0:	b92a      	cbnz	r2, 800bbfe <_realloc_r+0x24>
 800bbf2:	f7fd fdfd 	bl	80097f0 <_free_r>
 800bbf6:	4625      	mov	r5, r4
 800bbf8:	4628      	mov	r0, r5
 800bbfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbfe:	f000 f840 	bl	800bc82 <_malloc_usable_size_r>
 800bc02:	4284      	cmp	r4, r0
 800bc04:	4606      	mov	r6, r0
 800bc06:	d802      	bhi.n	800bc0e <_realloc_r+0x34>
 800bc08:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc0c:	d8f4      	bhi.n	800bbf8 <_realloc_r+0x1e>
 800bc0e:	4621      	mov	r1, r4
 800bc10:	4638      	mov	r0, r7
 800bc12:	f7fd fe61 	bl	80098d8 <_malloc_r>
 800bc16:	4680      	mov	r8, r0
 800bc18:	b908      	cbnz	r0, 800bc1e <_realloc_r+0x44>
 800bc1a:	4645      	mov	r5, r8
 800bc1c:	e7ec      	b.n	800bbf8 <_realloc_r+0x1e>
 800bc1e:	42b4      	cmp	r4, r6
 800bc20:	4622      	mov	r2, r4
 800bc22:	4629      	mov	r1, r5
 800bc24:	bf28      	it	cs
 800bc26:	4632      	movcs	r2, r6
 800bc28:	f7fc ff75 	bl	8008b16 <memcpy>
 800bc2c:	4629      	mov	r1, r5
 800bc2e:	4638      	mov	r0, r7
 800bc30:	f7fd fdde 	bl	80097f0 <_free_r>
 800bc34:	e7f1      	b.n	800bc1a <_realloc_r+0x40>

0800bc36 <__ascii_wctomb>:
 800bc36:	4603      	mov	r3, r0
 800bc38:	4608      	mov	r0, r1
 800bc3a:	b141      	cbz	r1, 800bc4e <__ascii_wctomb+0x18>
 800bc3c:	2aff      	cmp	r2, #255	@ 0xff
 800bc3e:	d904      	bls.n	800bc4a <__ascii_wctomb+0x14>
 800bc40:	228a      	movs	r2, #138	@ 0x8a
 800bc42:	601a      	str	r2, [r3, #0]
 800bc44:	f04f 30ff 	mov.w	r0, #4294967295
 800bc48:	4770      	bx	lr
 800bc4a:	700a      	strb	r2, [r1, #0]
 800bc4c:	2001      	movs	r0, #1
 800bc4e:	4770      	bx	lr

0800bc50 <fiprintf>:
 800bc50:	b40e      	push	{r1, r2, r3}
 800bc52:	b503      	push	{r0, r1, lr}
 800bc54:	4601      	mov	r1, r0
 800bc56:	ab03      	add	r3, sp, #12
 800bc58:	4805      	ldr	r0, [pc, #20]	@ (800bc70 <fiprintf+0x20>)
 800bc5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc5e:	6800      	ldr	r0, [r0, #0]
 800bc60:	9301      	str	r3, [sp, #4]
 800bc62:	f000 f83f 	bl	800bce4 <_vfiprintf_r>
 800bc66:	b002      	add	sp, #8
 800bc68:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc6c:	b003      	add	sp, #12
 800bc6e:	4770      	bx	lr
 800bc70:	20000020 	.word	0x20000020

0800bc74 <abort>:
 800bc74:	b508      	push	{r3, lr}
 800bc76:	2006      	movs	r0, #6
 800bc78:	f000 fa08 	bl	800c08c <raise>
 800bc7c:	2001      	movs	r0, #1
 800bc7e:	f7f6 f8a9 	bl	8001dd4 <_exit>

0800bc82 <_malloc_usable_size_r>:
 800bc82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc86:	1f18      	subs	r0, r3, #4
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	bfbc      	itt	lt
 800bc8c:	580b      	ldrlt	r3, [r1, r0]
 800bc8e:	18c0      	addlt	r0, r0, r3
 800bc90:	4770      	bx	lr

0800bc92 <__sfputc_r>:
 800bc92:	6893      	ldr	r3, [r2, #8]
 800bc94:	3b01      	subs	r3, #1
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	b410      	push	{r4}
 800bc9a:	6093      	str	r3, [r2, #8]
 800bc9c:	da08      	bge.n	800bcb0 <__sfputc_r+0x1e>
 800bc9e:	6994      	ldr	r4, [r2, #24]
 800bca0:	42a3      	cmp	r3, r4
 800bca2:	db01      	blt.n	800bca8 <__sfputc_r+0x16>
 800bca4:	290a      	cmp	r1, #10
 800bca6:	d103      	bne.n	800bcb0 <__sfputc_r+0x1e>
 800bca8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcac:	f000 b932 	b.w	800bf14 <__swbuf_r>
 800bcb0:	6813      	ldr	r3, [r2, #0]
 800bcb2:	1c58      	adds	r0, r3, #1
 800bcb4:	6010      	str	r0, [r2, #0]
 800bcb6:	7019      	strb	r1, [r3, #0]
 800bcb8:	4608      	mov	r0, r1
 800bcba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcbe:	4770      	bx	lr

0800bcc0 <__sfputs_r>:
 800bcc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcc2:	4606      	mov	r6, r0
 800bcc4:	460f      	mov	r7, r1
 800bcc6:	4614      	mov	r4, r2
 800bcc8:	18d5      	adds	r5, r2, r3
 800bcca:	42ac      	cmp	r4, r5
 800bccc:	d101      	bne.n	800bcd2 <__sfputs_r+0x12>
 800bcce:	2000      	movs	r0, #0
 800bcd0:	e007      	b.n	800bce2 <__sfputs_r+0x22>
 800bcd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcd6:	463a      	mov	r2, r7
 800bcd8:	4630      	mov	r0, r6
 800bcda:	f7ff ffda 	bl	800bc92 <__sfputc_r>
 800bcde:	1c43      	adds	r3, r0, #1
 800bce0:	d1f3      	bne.n	800bcca <__sfputs_r+0xa>
 800bce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bce4 <_vfiprintf_r>:
 800bce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bce8:	460d      	mov	r5, r1
 800bcea:	b09d      	sub	sp, #116	@ 0x74
 800bcec:	4614      	mov	r4, r2
 800bcee:	4698      	mov	r8, r3
 800bcf0:	4606      	mov	r6, r0
 800bcf2:	b118      	cbz	r0, 800bcfc <_vfiprintf_r+0x18>
 800bcf4:	6a03      	ldr	r3, [r0, #32]
 800bcf6:	b90b      	cbnz	r3, 800bcfc <_vfiprintf_r+0x18>
 800bcf8:	f7fc fd94 	bl	8008824 <__sinit>
 800bcfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bcfe:	07d9      	lsls	r1, r3, #31
 800bd00:	d405      	bmi.n	800bd0e <_vfiprintf_r+0x2a>
 800bd02:	89ab      	ldrh	r3, [r5, #12]
 800bd04:	059a      	lsls	r2, r3, #22
 800bd06:	d402      	bmi.n	800bd0e <_vfiprintf_r+0x2a>
 800bd08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd0a:	f7fc ff02 	bl	8008b12 <__retarget_lock_acquire_recursive>
 800bd0e:	89ab      	ldrh	r3, [r5, #12]
 800bd10:	071b      	lsls	r3, r3, #28
 800bd12:	d501      	bpl.n	800bd18 <_vfiprintf_r+0x34>
 800bd14:	692b      	ldr	r3, [r5, #16]
 800bd16:	b99b      	cbnz	r3, 800bd40 <_vfiprintf_r+0x5c>
 800bd18:	4629      	mov	r1, r5
 800bd1a:	4630      	mov	r0, r6
 800bd1c:	f000 f938 	bl	800bf90 <__swsetup_r>
 800bd20:	b170      	cbz	r0, 800bd40 <_vfiprintf_r+0x5c>
 800bd22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd24:	07dc      	lsls	r4, r3, #31
 800bd26:	d504      	bpl.n	800bd32 <_vfiprintf_r+0x4e>
 800bd28:	f04f 30ff 	mov.w	r0, #4294967295
 800bd2c:	b01d      	add	sp, #116	@ 0x74
 800bd2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd32:	89ab      	ldrh	r3, [r5, #12]
 800bd34:	0598      	lsls	r0, r3, #22
 800bd36:	d4f7      	bmi.n	800bd28 <_vfiprintf_r+0x44>
 800bd38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd3a:	f7fc feeb 	bl	8008b14 <__retarget_lock_release_recursive>
 800bd3e:	e7f3      	b.n	800bd28 <_vfiprintf_r+0x44>
 800bd40:	2300      	movs	r3, #0
 800bd42:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd44:	2320      	movs	r3, #32
 800bd46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd4a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd4e:	2330      	movs	r3, #48	@ 0x30
 800bd50:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bf00 <_vfiprintf_r+0x21c>
 800bd54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd58:	f04f 0901 	mov.w	r9, #1
 800bd5c:	4623      	mov	r3, r4
 800bd5e:	469a      	mov	sl, r3
 800bd60:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd64:	b10a      	cbz	r2, 800bd6a <_vfiprintf_r+0x86>
 800bd66:	2a25      	cmp	r2, #37	@ 0x25
 800bd68:	d1f9      	bne.n	800bd5e <_vfiprintf_r+0x7a>
 800bd6a:	ebba 0b04 	subs.w	fp, sl, r4
 800bd6e:	d00b      	beq.n	800bd88 <_vfiprintf_r+0xa4>
 800bd70:	465b      	mov	r3, fp
 800bd72:	4622      	mov	r2, r4
 800bd74:	4629      	mov	r1, r5
 800bd76:	4630      	mov	r0, r6
 800bd78:	f7ff ffa2 	bl	800bcc0 <__sfputs_r>
 800bd7c:	3001      	adds	r0, #1
 800bd7e:	f000 80a7 	beq.w	800bed0 <_vfiprintf_r+0x1ec>
 800bd82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd84:	445a      	add	r2, fp
 800bd86:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd88:	f89a 3000 	ldrb.w	r3, [sl]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	f000 809f 	beq.w	800bed0 <_vfiprintf_r+0x1ec>
 800bd92:	2300      	movs	r3, #0
 800bd94:	f04f 32ff 	mov.w	r2, #4294967295
 800bd98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd9c:	f10a 0a01 	add.w	sl, sl, #1
 800bda0:	9304      	str	r3, [sp, #16]
 800bda2:	9307      	str	r3, [sp, #28]
 800bda4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bda8:	931a      	str	r3, [sp, #104]	@ 0x68
 800bdaa:	4654      	mov	r4, sl
 800bdac:	2205      	movs	r2, #5
 800bdae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdb2:	4853      	ldr	r0, [pc, #332]	@ (800bf00 <_vfiprintf_r+0x21c>)
 800bdb4:	f7f4 fa0c 	bl	80001d0 <memchr>
 800bdb8:	9a04      	ldr	r2, [sp, #16]
 800bdba:	b9d8      	cbnz	r0, 800bdf4 <_vfiprintf_r+0x110>
 800bdbc:	06d1      	lsls	r1, r2, #27
 800bdbe:	bf44      	itt	mi
 800bdc0:	2320      	movmi	r3, #32
 800bdc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdc6:	0713      	lsls	r3, r2, #28
 800bdc8:	bf44      	itt	mi
 800bdca:	232b      	movmi	r3, #43	@ 0x2b
 800bdcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdd0:	f89a 3000 	ldrb.w	r3, [sl]
 800bdd4:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdd6:	d015      	beq.n	800be04 <_vfiprintf_r+0x120>
 800bdd8:	9a07      	ldr	r2, [sp, #28]
 800bdda:	4654      	mov	r4, sl
 800bddc:	2000      	movs	r0, #0
 800bdde:	f04f 0c0a 	mov.w	ip, #10
 800bde2:	4621      	mov	r1, r4
 800bde4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bde8:	3b30      	subs	r3, #48	@ 0x30
 800bdea:	2b09      	cmp	r3, #9
 800bdec:	d94b      	bls.n	800be86 <_vfiprintf_r+0x1a2>
 800bdee:	b1b0      	cbz	r0, 800be1e <_vfiprintf_r+0x13a>
 800bdf0:	9207      	str	r2, [sp, #28]
 800bdf2:	e014      	b.n	800be1e <_vfiprintf_r+0x13a>
 800bdf4:	eba0 0308 	sub.w	r3, r0, r8
 800bdf8:	fa09 f303 	lsl.w	r3, r9, r3
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	9304      	str	r3, [sp, #16]
 800be00:	46a2      	mov	sl, r4
 800be02:	e7d2      	b.n	800bdaa <_vfiprintf_r+0xc6>
 800be04:	9b03      	ldr	r3, [sp, #12]
 800be06:	1d19      	adds	r1, r3, #4
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	9103      	str	r1, [sp, #12]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	bfbb      	ittet	lt
 800be10:	425b      	neglt	r3, r3
 800be12:	f042 0202 	orrlt.w	r2, r2, #2
 800be16:	9307      	strge	r3, [sp, #28]
 800be18:	9307      	strlt	r3, [sp, #28]
 800be1a:	bfb8      	it	lt
 800be1c:	9204      	strlt	r2, [sp, #16]
 800be1e:	7823      	ldrb	r3, [r4, #0]
 800be20:	2b2e      	cmp	r3, #46	@ 0x2e
 800be22:	d10a      	bne.n	800be3a <_vfiprintf_r+0x156>
 800be24:	7863      	ldrb	r3, [r4, #1]
 800be26:	2b2a      	cmp	r3, #42	@ 0x2a
 800be28:	d132      	bne.n	800be90 <_vfiprintf_r+0x1ac>
 800be2a:	9b03      	ldr	r3, [sp, #12]
 800be2c:	1d1a      	adds	r2, r3, #4
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	9203      	str	r2, [sp, #12]
 800be32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be36:	3402      	adds	r4, #2
 800be38:	9305      	str	r3, [sp, #20]
 800be3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bf10 <_vfiprintf_r+0x22c>
 800be3e:	7821      	ldrb	r1, [r4, #0]
 800be40:	2203      	movs	r2, #3
 800be42:	4650      	mov	r0, sl
 800be44:	f7f4 f9c4 	bl	80001d0 <memchr>
 800be48:	b138      	cbz	r0, 800be5a <_vfiprintf_r+0x176>
 800be4a:	9b04      	ldr	r3, [sp, #16]
 800be4c:	eba0 000a 	sub.w	r0, r0, sl
 800be50:	2240      	movs	r2, #64	@ 0x40
 800be52:	4082      	lsls	r2, r0
 800be54:	4313      	orrs	r3, r2
 800be56:	3401      	adds	r4, #1
 800be58:	9304      	str	r3, [sp, #16]
 800be5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be5e:	4829      	ldr	r0, [pc, #164]	@ (800bf04 <_vfiprintf_r+0x220>)
 800be60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be64:	2206      	movs	r2, #6
 800be66:	f7f4 f9b3 	bl	80001d0 <memchr>
 800be6a:	2800      	cmp	r0, #0
 800be6c:	d03f      	beq.n	800beee <_vfiprintf_r+0x20a>
 800be6e:	4b26      	ldr	r3, [pc, #152]	@ (800bf08 <_vfiprintf_r+0x224>)
 800be70:	bb1b      	cbnz	r3, 800beba <_vfiprintf_r+0x1d6>
 800be72:	9b03      	ldr	r3, [sp, #12]
 800be74:	3307      	adds	r3, #7
 800be76:	f023 0307 	bic.w	r3, r3, #7
 800be7a:	3308      	adds	r3, #8
 800be7c:	9303      	str	r3, [sp, #12]
 800be7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be80:	443b      	add	r3, r7
 800be82:	9309      	str	r3, [sp, #36]	@ 0x24
 800be84:	e76a      	b.n	800bd5c <_vfiprintf_r+0x78>
 800be86:	fb0c 3202 	mla	r2, ip, r2, r3
 800be8a:	460c      	mov	r4, r1
 800be8c:	2001      	movs	r0, #1
 800be8e:	e7a8      	b.n	800bde2 <_vfiprintf_r+0xfe>
 800be90:	2300      	movs	r3, #0
 800be92:	3401      	adds	r4, #1
 800be94:	9305      	str	r3, [sp, #20]
 800be96:	4619      	mov	r1, r3
 800be98:	f04f 0c0a 	mov.w	ip, #10
 800be9c:	4620      	mov	r0, r4
 800be9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bea2:	3a30      	subs	r2, #48	@ 0x30
 800bea4:	2a09      	cmp	r2, #9
 800bea6:	d903      	bls.n	800beb0 <_vfiprintf_r+0x1cc>
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d0c6      	beq.n	800be3a <_vfiprintf_r+0x156>
 800beac:	9105      	str	r1, [sp, #20]
 800beae:	e7c4      	b.n	800be3a <_vfiprintf_r+0x156>
 800beb0:	fb0c 2101 	mla	r1, ip, r1, r2
 800beb4:	4604      	mov	r4, r0
 800beb6:	2301      	movs	r3, #1
 800beb8:	e7f0      	b.n	800be9c <_vfiprintf_r+0x1b8>
 800beba:	ab03      	add	r3, sp, #12
 800bebc:	9300      	str	r3, [sp, #0]
 800bebe:	462a      	mov	r2, r5
 800bec0:	4b12      	ldr	r3, [pc, #72]	@ (800bf0c <_vfiprintf_r+0x228>)
 800bec2:	a904      	add	r1, sp, #16
 800bec4:	4630      	mov	r0, r6
 800bec6:	f7fb fe5d 	bl	8007b84 <_printf_float>
 800beca:	4607      	mov	r7, r0
 800becc:	1c78      	adds	r0, r7, #1
 800bece:	d1d6      	bne.n	800be7e <_vfiprintf_r+0x19a>
 800bed0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bed2:	07d9      	lsls	r1, r3, #31
 800bed4:	d405      	bmi.n	800bee2 <_vfiprintf_r+0x1fe>
 800bed6:	89ab      	ldrh	r3, [r5, #12]
 800bed8:	059a      	lsls	r2, r3, #22
 800beda:	d402      	bmi.n	800bee2 <_vfiprintf_r+0x1fe>
 800bedc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bede:	f7fc fe19 	bl	8008b14 <__retarget_lock_release_recursive>
 800bee2:	89ab      	ldrh	r3, [r5, #12]
 800bee4:	065b      	lsls	r3, r3, #25
 800bee6:	f53f af1f 	bmi.w	800bd28 <_vfiprintf_r+0x44>
 800beea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800beec:	e71e      	b.n	800bd2c <_vfiprintf_r+0x48>
 800beee:	ab03      	add	r3, sp, #12
 800bef0:	9300      	str	r3, [sp, #0]
 800bef2:	462a      	mov	r2, r5
 800bef4:	4b05      	ldr	r3, [pc, #20]	@ (800bf0c <_vfiprintf_r+0x228>)
 800bef6:	a904      	add	r1, sp, #16
 800bef8:	4630      	mov	r0, r6
 800befa:	f7fc f8db 	bl	80080b4 <_printf_i>
 800befe:	e7e4      	b.n	800beca <_vfiprintf_r+0x1e6>
 800bf00:	0800c41d 	.word	0x0800c41d
 800bf04:	0800c427 	.word	0x0800c427
 800bf08:	08007b85 	.word	0x08007b85
 800bf0c:	0800bcc1 	.word	0x0800bcc1
 800bf10:	0800c423 	.word	0x0800c423

0800bf14 <__swbuf_r>:
 800bf14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf16:	460e      	mov	r6, r1
 800bf18:	4614      	mov	r4, r2
 800bf1a:	4605      	mov	r5, r0
 800bf1c:	b118      	cbz	r0, 800bf26 <__swbuf_r+0x12>
 800bf1e:	6a03      	ldr	r3, [r0, #32]
 800bf20:	b90b      	cbnz	r3, 800bf26 <__swbuf_r+0x12>
 800bf22:	f7fc fc7f 	bl	8008824 <__sinit>
 800bf26:	69a3      	ldr	r3, [r4, #24]
 800bf28:	60a3      	str	r3, [r4, #8]
 800bf2a:	89a3      	ldrh	r3, [r4, #12]
 800bf2c:	071a      	lsls	r2, r3, #28
 800bf2e:	d501      	bpl.n	800bf34 <__swbuf_r+0x20>
 800bf30:	6923      	ldr	r3, [r4, #16]
 800bf32:	b943      	cbnz	r3, 800bf46 <__swbuf_r+0x32>
 800bf34:	4621      	mov	r1, r4
 800bf36:	4628      	mov	r0, r5
 800bf38:	f000 f82a 	bl	800bf90 <__swsetup_r>
 800bf3c:	b118      	cbz	r0, 800bf46 <__swbuf_r+0x32>
 800bf3e:	f04f 37ff 	mov.w	r7, #4294967295
 800bf42:	4638      	mov	r0, r7
 800bf44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf46:	6823      	ldr	r3, [r4, #0]
 800bf48:	6922      	ldr	r2, [r4, #16]
 800bf4a:	1a98      	subs	r0, r3, r2
 800bf4c:	6963      	ldr	r3, [r4, #20]
 800bf4e:	b2f6      	uxtb	r6, r6
 800bf50:	4283      	cmp	r3, r0
 800bf52:	4637      	mov	r7, r6
 800bf54:	dc05      	bgt.n	800bf62 <__swbuf_r+0x4e>
 800bf56:	4621      	mov	r1, r4
 800bf58:	4628      	mov	r0, r5
 800bf5a:	f7ff fa53 	bl	800b404 <_fflush_r>
 800bf5e:	2800      	cmp	r0, #0
 800bf60:	d1ed      	bne.n	800bf3e <__swbuf_r+0x2a>
 800bf62:	68a3      	ldr	r3, [r4, #8]
 800bf64:	3b01      	subs	r3, #1
 800bf66:	60a3      	str	r3, [r4, #8]
 800bf68:	6823      	ldr	r3, [r4, #0]
 800bf6a:	1c5a      	adds	r2, r3, #1
 800bf6c:	6022      	str	r2, [r4, #0]
 800bf6e:	701e      	strb	r6, [r3, #0]
 800bf70:	6962      	ldr	r2, [r4, #20]
 800bf72:	1c43      	adds	r3, r0, #1
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d004      	beq.n	800bf82 <__swbuf_r+0x6e>
 800bf78:	89a3      	ldrh	r3, [r4, #12]
 800bf7a:	07db      	lsls	r3, r3, #31
 800bf7c:	d5e1      	bpl.n	800bf42 <__swbuf_r+0x2e>
 800bf7e:	2e0a      	cmp	r6, #10
 800bf80:	d1df      	bne.n	800bf42 <__swbuf_r+0x2e>
 800bf82:	4621      	mov	r1, r4
 800bf84:	4628      	mov	r0, r5
 800bf86:	f7ff fa3d 	bl	800b404 <_fflush_r>
 800bf8a:	2800      	cmp	r0, #0
 800bf8c:	d0d9      	beq.n	800bf42 <__swbuf_r+0x2e>
 800bf8e:	e7d6      	b.n	800bf3e <__swbuf_r+0x2a>

0800bf90 <__swsetup_r>:
 800bf90:	b538      	push	{r3, r4, r5, lr}
 800bf92:	4b29      	ldr	r3, [pc, #164]	@ (800c038 <__swsetup_r+0xa8>)
 800bf94:	4605      	mov	r5, r0
 800bf96:	6818      	ldr	r0, [r3, #0]
 800bf98:	460c      	mov	r4, r1
 800bf9a:	b118      	cbz	r0, 800bfa4 <__swsetup_r+0x14>
 800bf9c:	6a03      	ldr	r3, [r0, #32]
 800bf9e:	b90b      	cbnz	r3, 800bfa4 <__swsetup_r+0x14>
 800bfa0:	f7fc fc40 	bl	8008824 <__sinit>
 800bfa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfa8:	0719      	lsls	r1, r3, #28
 800bfaa:	d422      	bmi.n	800bff2 <__swsetup_r+0x62>
 800bfac:	06da      	lsls	r2, r3, #27
 800bfae:	d407      	bmi.n	800bfc0 <__swsetup_r+0x30>
 800bfb0:	2209      	movs	r2, #9
 800bfb2:	602a      	str	r2, [r5, #0]
 800bfb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfb8:	81a3      	strh	r3, [r4, #12]
 800bfba:	f04f 30ff 	mov.w	r0, #4294967295
 800bfbe:	e033      	b.n	800c028 <__swsetup_r+0x98>
 800bfc0:	0758      	lsls	r0, r3, #29
 800bfc2:	d512      	bpl.n	800bfea <__swsetup_r+0x5a>
 800bfc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bfc6:	b141      	cbz	r1, 800bfda <__swsetup_r+0x4a>
 800bfc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bfcc:	4299      	cmp	r1, r3
 800bfce:	d002      	beq.n	800bfd6 <__swsetup_r+0x46>
 800bfd0:	4628      	mov	r0, r5
 800bfd2:	f7fd fc0d 	bl	80097f0 <_free_r>
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	6363      	str	r3, [r4, #52]	@ 0x34
 800bfda:	89a3      	ldrh	r3, [r4, #12]
 800bfdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bfe0:	81a3      	strh	r3, [r4, #12]
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	6063      	str	r3, [r4, #4]
 800bfe6:	6923      	ldr	r3, [r4, #16]
 800bfe8:	6023      	str	r3, [r4, #0]
 800bfea:	89a3      	ldrh	r3, [r4, #12]
 800bfec:	f043 0308 	orr.w	r3, r3, #8
 800bff0:	81a3      	strh	r3, [r4, #12]
 800bff2:	6923      	ldr	r3, [r4, #16]
 800bff4:	b94b      	cbnz	r3, 800c00a <__swsetup_r+0x7a>
 800bff6:	89a3      	ldrh	r3, [r4, #12]
 800bff8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c000:	d003      	beq.n	800c00a <__swsetup_r+0x7a>
 800c002:	4621      	mov	r1, r4
 800c004:	4628      	mov	r0, r5
 800c006:	f000 f883 	bl	800c110 <__smakebuf_r>
 800c00a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c00e:	f013 0201 	ands.w	r2, r3, #1
 800c012:	d00a      	beq.n	800c02a <__swsetup_r+0x9a>
 800c014:	2200      	movs	r2, #0
 800c016:	60a2      	str	r2, [r4, #8]
 800c018:	6962      	ldr	r2, [r4, #20]
 800c01a:	4252      	negs	r2, r2
 800c01c:	61a2      	str	r2, [r4, #24]
 800c01e:	6922      	ldr	r2, [r4, #16]
 800c020:	b942      	cbnz	r2, 800c034 <__swsetup_r+0xa4>
 800c022:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c026:	d1c5      	bne.n	800bfb4 <__swsetup_r+0x24>
 800c028:	bd38      	pop	{r3, r4, r5, pc}
 800c02a:	0799      	lsls	r1, r3, #30
 800c02c:	bf58      	it	pl
 800c02e:	6962      	ldrpl	r2, [r4, #20]
 800c030:	60a2      	str	r2, [r4, #8]
 800c032:	e7f4      	b.n	800c01e <__swsetup_r+0x8e>
 800c034:	2000      	movs	r0, #0
 800c036:	e7f7      	b.n	800c028 <__swsetup_r+0x98>
 800c038:	20000020 	.word	0x20000020

0800c03c <_raise_r>:
 800c03c:	291f      	cmp	r1, #31
 800c03e:	b538      	push	{r3, r4, r5, lr}
 800c040:	4605      	mov	r5, r0
 800c042:	460c      	mov	r4, r1
 800c044:	d904      	bls.n	800c050 <_raise_r+0x14>
 800c046:	2316      	movs	r3, #22
 800c048:	6003      	str	r3, [r0, #0]
 800c04a:	f04f 30ff 	mov.w	r0, #4294967295
 800c04e:	bd38      	pop	{r3, r4, r5, pc}
 800c050:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c052:	b112      	cbz	r2, 800c05a <_raise_r+0x1e>
 800c054:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c058:	b94b      	cbnz	r3, 800c06e <_raise_r+0x32>
 800c05a:	4628      	mov	r0, r5
 800c05c:	f000 f830 	bl	800c0c0 <_getpid_r>
 800c060:	4622      	mov	r2, r4
 800c062:	4601      	mov	r1, r0
 800c064:	4628      	mov	r0, r5
 800c066:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c06a:	f000 b817 	b.w	800c09c <_kill_r>
 800c06e:	2b01      	cmp	r3, #1
 800c070:	d00a      	beq.n	800c088 <_raise_r+0x4c>
 800c072:	1c59      	adds	r1, r3, #1
 800c074:	d103      	bne.n	800c07e <_raise_r+0x42>
 800c076:	2316      	movs	r3, #22
 800c078:	6003      	str	r3, [r0, #0]
 800c07a:	2001      	movs	r0, #1
 800c07c:	e7e7      	b.n	800c04e <_raise_r+0x12>
 800c07e:	2100      	movs	r1, #0
 800c080:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c084:	4620      	mov	r0, r4
 800c086:	4798      	blx	r3
 800c088:	2000      	movs	r0, #0
 800c08a:	e7e0      	b.n	800c04e <_raise_r+0x12>

0800c08c <raise>:
 800c08c:	4b02      	ldr	r3, [pc, #8]	@ (800c098 <raise+0xc>)
 800c08e:	4601      	mov	r1, r0
 800c090:	6818      	ldr	r0, [r3, #0]
 800c092:	f7ff bfd3 	b.w	800c03c <_raise_r>
 800c096:	bf00      	nop
 800c098:	20000020 	.word	0x20000020

0800c09c <_kill_r>:
 800c09c:	b538      	push	{r3, r4, r5, lr}
 800c09e:	4d07      	ldr	r5, [pc, #28]	@ (800c0bc <_kill_r+0x20>)
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	4604      	mov	r4, r0
 800c0a4:	4608      	mov	r0, r1
 800c0a6:	4611      	mov	r1, r2
 800c0a8:	602b      	str	r3, [r5, #0]
 800c0aa:	f7f5 fe83 	bl	8001db4 <_kill>
 800c0ae:	1c43      	adds	r3, r0, #1
 800c0b0:	d102      	bne.n	800c0b8 <_kill_r+0x1c>
 800c0b2:	682b      	ldr	r3, [r5, #0]
 800c0b4:	b103      	cbz	r3, 800c0b8 <_kill_r+0x1c>
 800c0b6:	6023      	str	r3, [r4, #0]
 800c0b8:	bd38      	pop	{r3, r4, r5, pc}
 800c0ba:	bf00      	nop
 800c0bc:	200047f0 	.word	0x200047f0

0800c0c0 <_getpid_r>:
 800c0c0:	f7f5 be70 	b.w	8001da4 <_getpid>

0800c0c4 <__swhatbuf_r>:
 800c0c4:	b570      	push	{r4, r5, r6, lr}
 800c0c6:	460c      	mov	r4, r1
 800c0c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0cc:	2900      	cmp	r1, #0
 800c0ce:	b096      	sub	sp, #88	@ 0x58
 800c0d0:	4615      	mov	r5, r2
 800c0d2:	461e      	mov	r6, r3
 800c0d4:	da0d      	bge.n	800c0f2 <__swhatbuf_r+0x2e>
 800c0d6:	89a3      	ldrh	r3, [r4, #12]
 800c0d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c0dc:	f04f 0100 	mov.w	r1, #0
 800c0e0:	bf14      	ite	ne
 800c0e2:	2340      	movne	r3, #64	@ 0x40
 800c0e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c0e8:	2000      	movs	r0, #0
 800c0ea:	6031      	str	r1, [r6, #0]
 800c0ec:	602b      	str	r3, [r5, #0]
 800c0ee:	b016      	add	sp, #88	@ 0x58
 800c0f0:	bd70      	pop	{r4, r5, r6, pc}
 800c0f2:	466a      	mov	r2, sp
 800c0f4:	f000 f848 	bl	800c188 <_fstat_r>
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	dbec      	blt.n	800c0d6 <__swhatbuf_r+0x12>
 800c0fc:	9901      	ldr	r1, [sp, #4]
 800c0fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c102:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c106:	4259      	negs	r1, r3
 800c108:	4159      	adcs	r1, r3
 800c10a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c10e:	e7eb      	b.n	800c0e8 <__swhatbuf_r+0x24>

0800c110 <__smakebuf_r>:
 800c110:	898b      	ldrh	r3, [r1, #12]
 800c112:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c114:	079d      	lsls	r5, r3, #30
 800c116:	4606      	mov	r6, r0
 800c118:	460c      	mov	r4, r1
 800c11a:	d507      	bpl.n	800c12c <__smakebuf_r+0x1c>
 800c11c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c120:	6023      	str	r3, [r4, #0]
 800c122:	6123      	str	r3, [r4, #16]
 800c124:	2301      	movs	r3, #1
 800c126:	6163      	str	r3, [r4, #20]
 800c128:	b003      	add	sp, #12
 800c12a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c12c:	ab01      	add	r3, sp, #4
 800c12e:	466a      	mov	r2, sp
 800c130:	f7ff ffc8 	bl	800c0c4 <__swhatbuf_r>
 800c134:	9f00      	ldr	r7, [sp, #0]
 800c136:	4605      	mov	r5, r0
 800c138:	4639      	mov	r1, r7
 800c13a:	4630      	mov	r0, r6
 800c13c:	f7fd fbcc 	bl	80098d8 <_malloc_r>
 800c140:	b948      	cbnz	r0, 800c156 <__smakebuf_r+0x46>
 800c142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c146:	059a      	lsls	r2, r3, #22
 800c148:	d4ee      	bmi.n	800c128 <__smakebuf_r+0x18>
 800c14a:	f023 0303 	bic.w	r3, r3, #3
 800c14e:	f043 0302 	orr.w	r3, r3, #2
 800c152:	81a3      	strh	r3, [r4, #12]
 800c154:	e7e2      	b.n	800c11c <__smakebuf_r+0xc>
 800c156:	89a3      	ldrh	r3, [r4, #12]
 800c158:	6020      	str	r0, [r4, #0]
 800c15a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c15e:	81a3      	strh	r3, [r4, #12]
 800c160:	9b01      	ldr	r3, [sp, #4]
 800c162:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c166:	b15b      	cbz	r3, 800c180 <__smakebuf_r+0x70>
 800c168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c16c:	4630      	mov	r0, r6
 800c16e:	f000 f81d 	bl	800c1ac <_isatty_r>
 800c172:	b128      	cbz	r0, 800c180 <__smakebuf_r+0x70>
 800c174:	89a3      	ldrh	r3, [r4, #12]
 800c176:	f023 0303 	bic.w	r3, r3, #3
 800c17a:	f043 0301 	orr.w	r3, r3, #1
 800c17e:	81a3      	strh	r3, [r4, #12]
 800c180:	89a3      	ldrh	r3, [r4, #12]
 800c182:	431d      	orrs	r5, r3
 800c184:	81a5      	strh	r5, [r4, #12]
 800c186:	e7cf      	b.n	800c128 <__smakebuf_r+0x18>

0800c188 <_fstat_r>:
 800c188:	b538      	push	{r3, r4, r5, lr}
 800c18a:	4d07      	ldr	r5, [pc, #28]	@ (800c1a8 <_fstat_r+0x20>)
 800c18c:	2300      	movs	r3, #0
 800c18e:	4604      	mov	r4, r0
 800c190:	4608      	mov	r0, r1
 800c192:	4611      	mov	r1, r2
 800c194:	602b      	str	r3, [r5, #0]
 800c196:	f7f5 fe6d 	bl	8001e74 <_fstat>
 800c19a:	1c43      	adds	r3, r0, #1
 800c19c:	d102      	bne.n	800c1a4 <_fstat_r+0x1c>
 800c19e:	682b      	ldr	r3, [r5, #0]
 800c1a0:	b103      	cbz	r3, 800c1a4 <_fstat_r+0x1c>
 800c1a2:	6023      	str	r3, [r4, #0]
 800c1a4:	bd38      	pop	{r3, r4, r5, pc}
 800c1a6:	bf00      	nop
 800c1a8:	200047f0 	.word	0x200047f0

0800c1ac <_isatty_r>:
 800c1ac:	b538      	push	{r3, r4, r5, lr}
 800c1ae:	4d06      	ldr	r5, [pc, #24]	@ (800c1c8 <_isatty_r+0x1c>)
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	4604      	mov	r4, r0
 800c1b4:	4608      	mov	r0, r1
 800c1b6:	602b      	str	r3, [r5, #0]
 800c1b8:	f7f5 fe6c 	bl	8001e94 <_isatty>
 800c1bc:	1c43      	adds	r3, r0, #1
 800c1be:	d102      	bne.n	800c1c6 <_isatty_r+0x1a>
 800c1c0:	682b      	ldr	r3, [r5, #0]
 800c1c2:	b103      	cbz	r3, 800c1c6 <_isatty_r+0x1a>
 800c1c4:	6023      	str	r3, [r4, #0]
 800c1c6:	bd38      	pop	{r3, r4, r5, pc}
 800c1c8:	200047f0 	.word	0x200047f0

0800c1cc <_init>:
 800c1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ce:	bf00      	nop
 800c1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1d2:	bc08      	pop	{r3}
 800c1d4:	469e      	mov	lr, r3
 800c1d6:	4770      	bx	lr

0800c1d8 <_fini>:
 800c1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1da:	bf00      	nop
 800c1dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1de:	bc08      	pop	{r3}
 800c1e0:	469e      	mov	lr, r3
 800c1e2:	4770      	bx	lr
