$date
	Wed Jan 12 16:52:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ! \registers[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 " \registers[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 # \registers[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 $ \registers[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 % \registers[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 & \registers[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ' \registers[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ( \registers[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ) \registers[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 * \registers[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 + \registers[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 , \registers[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 - \registers[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 . \registers[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 / \registers[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 0 \registers[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 1 \registers[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 2 \registers[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 3 \registers[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 4 \registers[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 5 \registers[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 6 \registers[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 7 \registers[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 8 \registers[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 9 \registers[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 : \registers[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ; \registers[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 < \registers[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 = \registers[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 > \registers[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 ? \registers[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module registers $end
$var reg 32 @ \registers[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 A \memory[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 B \memory[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 C \memory[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 D \memory[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 E \memory[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 F \memory[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 G \memory[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 H \memory[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 I \memory[8] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 J \memory[9] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 K \memory[10] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 L \memory[11] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 M \memory[12] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 N \memory[13] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 O \memory[14] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 P \memory[15] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Q \memory[16] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 R \memory[17] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 S \memory[18] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 T \memory[19] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 U \memory[20] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 V \memory[21] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 W \memory[22] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 X \memory[23] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Y \memory[24] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Z \memory[25] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 [ \memory[26] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 \ \memory[27] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ] \memory[28] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ^ \memory[29] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 _ \memory[30] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ` \memory[31] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 a \memory[32] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 b \memory[33] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 c \memory[34] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 d \memory[35] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 e \memory[36] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 f \memory[37] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 g \memory[38] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 h \memory[39] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 i \memory[40] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 j \memory[41] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 k \memory[42] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 l \memory[43] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 m \memory[44] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 n \memory[45] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 o \memory[46] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 p \memory[47] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 q \memory[48] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 r \memory[49] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 s \memory[50] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 t \memory[51] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 u \memory[52] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 v \memory[53] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 w \memory[54] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 x \memory[55] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 y \memory[56] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 z \memory[57] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 { \memory[58] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 | \memory[59] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 } \memory[60] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ~ \memory[61] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 !" \memory[62] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 "" \memory[63] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 #" \memory[64] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 $" \memory[65] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 %" \memory[66] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 &" \memory[67] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 '" \memory[68] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 (" \memory[69] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 )" \memory[70] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 *" \memory[71] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 +" \memory[72] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ," \memory[73] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 -" \memory[74] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ." \memory[75] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 /" \memory[76] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 0" \memory[77] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 1" \memory[78] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 2" \memory[79] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 3" \memory[80] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 4" \memory[81] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 5" \memory[82] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 6" \memory[83] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 7" \memory[84] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 8" \memory[85] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 9" \memory[86] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 :" \memory[87] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ;" \memory[88] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 <" \memory[89] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 =" \memory[90] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 >" \memory[91] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ?" \memory[92] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 @" \memory[93] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 A" \memory[94] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 B" \memory[95] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 C" \memory[96] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 D" \memory[97] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 E" \memory[98] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 F" \memory[99] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 G" \memory[100] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 H" \memory[101] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 I" \memory[102] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 J" \memory[103] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 K" \memory[104] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 L" \memory[105] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 M" \memory[106] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 N" \memory[107] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 O" \memory[108] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 P" \memory[109] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Q" \memory[110] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 R" \memory[111] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 S" \memory[112] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 T" \memory[113] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 U" \memory[114] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 V" \memory[115] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 W" \memory[116] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 X" \memory[117] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Y" \memory[118] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 Z" \memory[119] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 [" \memory[120] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 \" \memory[121] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ]" \memory[122] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ^" \memory[123] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 _" \memory[124] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 `" \memory[125] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 a" \memory[126] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 b" \memory[127] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 c" \memory[128] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 d" \memory[129] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 e" \memory[130] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 f" \memory[131] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 g" \memory[132] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 h" \memory[133] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 i" \memory[134] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 j" \memory[135] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 k" \memory[136] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 l" \memory[137] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 m" \memory[138] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 n" \memory[139] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 o" \memory[140] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 p" \memory[141] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 q" \memory[142] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 r" \memory[143] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 s" \memory[144] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 t" \memory[145] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 u" \memory[146] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 v" \memory[147] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 w" \memory[148] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 x" \memory[149] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 y" \memory[150] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 z" \memory[151] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 {" \memory[152] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 |" \memory[153] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 }" \memory[154] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ~" \memory[155] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 !# \memory[156] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 "# \memory[157] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ## \memory[158] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 $# \memory[159] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 %# \memory[160] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 &# \memory[161] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 '# \memory[162] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 (# \memory[163] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 )# \memory[164] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 *# \memory[165] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 +# \memory[166] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ,# \memory[167] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 -# \memory[168] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 .# \memory[169] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 /# \memory[170] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 0# \memory[171] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 1# \memory[172] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 2# \memory[173] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 3# \memory[174] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 4# \memory[175] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 5# \memory[176] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 6# \memory[177] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 7# \memory[178] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 8# \memory[179] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 9# \memory[180] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 :# \memory[181] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ;# \memory[182] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 <# \memory[183] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 =# \memory[184] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ># \memory[185] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 ?# \memory[186] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 @# \memory[187] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 A# \memory[188] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 B# \memory[189] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 C# \memory[190] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 D# \memory[191] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 E# \memory[192] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 F# \memory[193] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 G# \memory[194] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 H# \memory[195] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 I# \memory[196] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 J# \memory[197] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 K# \memory[198] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$scope module c $end
$scope module dmem $end
$var reg 8 L# \memory[199] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module core_tb $end
$var reg 1 M# clk $end
$scope module c $end
$var wire 1 M# clk $end
$var wire 1 N# pc_write $end
$var wire 32 O# rs2_or_imm [31:0] $end
$var wire 32 P# rs2 [31:0] $end
$var wire 32 Q# rs1 [31:0] $end
$var wire 1 R# regfile_write $end
$var wire 32 S# regfile_data [31:0] $end
$var wire 32 T# pc_out [31:0] $end
$var wire 32 U# pc_next [31:0] $end
$var wire 32 V# ins [31:0] $end
$var wire 1 W# dmem_write $end
$var wire 32 X# dmem_sel_data_out [31:0] $end
$var wire 32 Y# dmem_out [31:0] $end
$var wire 32 Z# dmem_data [31:0] $end
$var wire 32 [# dmem_address_calc [31:0] $end
$var wire 32 \# alu_out [31:0] $end
$scope module alunit $end
$var wire 32 ]# and_res [31:0] $end
$var wire 32 ^# b [31:0] $end
$var wire 10 _# op [9:0] $end
$var wire 32 `# or_res [31:0] $end
$var wire 32 a# xor_res [31:0] $end
$var wire 32 b# srl_or_sra_res [31:0] $end
$var wire 32 c# sltu_res [31:0] $end
$var wire 32 d# slt_res [31:0] $end
$var wire 32 e# sll_res [31:0] $end
$var wire 32 f# out [31:0] $end
$var wire 32 g# mulhu_res [31:0] $end
$var wire 32 h# mulh_res [31:0] $end
$var wire 32 i# mul_res [31:0] $end
$var wire 32 j# add_or_sub_res [31:0] $end
$var wire 32 k# a [31:0] $end
$var reg 32 l# zero [31:0] $end
$scope module add_or_sub_circ $end
$var wire 32 m# b [31:0] $end
$var wire 1 n# op $end
$var wire 32 o# sub_res [31:0] $end
$var wire 32 p# out [31:0] $end
$var wire 32 q# adder_res [31:0] $end
$var wire 32 r# a [31:0] $end
$upscope $end
$scope module mulh_circ $end
$var wire 32 s# b [31:0] $end
$var wire 32 t# out [31:0] $end
$var wire 64 u# full_result [63:0] $end
$var wire 64 v# extended_b [63:0] $end
$var wire 64 w# extended_a [63:0] $end
$var wire 32 x# a [31:0] $end
$upscope $end
$scope module mulhu_circ $end
$var wire 32 y# b [31:0] $end
$var wire 32 z# out [31:0] $end
$var wire 64 {# full_result [63:0] $end
$var wire 64 |# extended_b [63:0] $end
$var wire 64 }# extended_a [63:0] $end
$var wire 32 ~# a [31:0] $end
$upscope $end
$scope module mux_ops $end
$var wire 32 !$ in_0 [31:0] $end
$var wire 32 "$ in_1 [31:0] $end
$var wire 32 #$ in_10 [31:0] $end
$var wire 32 $$ in_11 [31:0] $end
$var wire 32 %$ in_12 [31:0] $end
$var wire 32 &$ in_13 [31:0] $end
$var wire 32 '$ in_14 [31:0] $end
$var wire 32 ($ in_15 [31:0] $end
$var wire 32 )$ in_2 [31:0] $end
$var wire 32 *$ in_3 [31:0] $end
$var wire 32 +$ in_4 [31:0] $end
$var wire 32 ,$ in_6 [31:0] $end
$var wire 32 -$ in_7 [31:0] $end
$var wire 32 .$ in_8 [31:0] $end
$var wire 32 /$ in_9 [31:0] $end
$var wire 3 0$ sel [2:0] $end
$var wire 32 1$ out [31:0] $end
$var wire 32 2$ in_5 [31:0] $end
$var wire 32 3$ imm_05 [31:0] $end
$var wire 32 4$ imm_04 [31:0] $end
$var wire 32 5$ imm_03 [31:0] $end
$var wire 32 6$ imm_02 [31:0] $end
$var wire 32 7$ imm_01 [31:0] $end
$var wire 32 8$ imm_00 [31:0] $end
$upscope $end
$scope module srl_or_sra_circ $end
$var wire 32 9$ b [31:0] $end
$var wire 1 :$ op $end
$var wire 32 ;$ srl_res [31:0] $end
$var wire 32 <$ sra_res [31:0] $end
$var wire 32 =$ out [31:0] $end
$var wire 32 >$ a [31:0] $end
$upscope $end
$upscope $end
$scope module datamem_size_sel $end
$var wire 3 ?$ sel [2:0] $end
$var wire 32 @$ out [31:0] $end
$var wire 16 A$ lhu [15:0] $end
$var wire 16 B$ lh [15:0] $end
$var wire 8 C$ lbu [7:0] $end
$var wire 8 D$ lb [7:0] $end
$var wire 32 E$ dmem_out [31:0] $end
$upscope $end
$scope module dmem $end
$var wire 32 F$ addr [31:0] $end
$var wire 1 M# clk $end
$var wire 32 G$ data [31:0] $end
$var wire 1 W# write $end
$var wire 3 H$ write_sel [2:0] $end
$var reg 32 I$ out [31:0] $end
$var integer 32 J$ i [31:0] $end
$upscope $end
$scope module imem $end
$var wire 32 K$ ins_out [31:0] $end
$var wire 32 L$ address [31:0] $end
$upscope $end
$scope module program_counter $end
$var wire 1 M# clk $end
$var wire 32 M$ next_address [31:0] $end
$var wire 1 N# w $end
$var reg 32 N$ out [31:0] $end
$upscope $end
$scope module registers $end
$var wire 5 O$ addr1 [4:0] $end
$var wire 5 P$ addr2 [4:0] $end
$var wire 5 Q$ addrWrite [4:0] $end
$var wire 1 M# clk $end
$var wire 32 R$ dataWrite [31:0] $end
$var wire 1 R# write $end
$var reg 32 S$ rs1 [31:0] $end
$var reg 32 T$ rs2 [31:0] $end
$var integer 32 U$ i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 U$
b0 T$
b0 S$
b101 R$
b1 Q$
b101 P$
b0 O$
b0 N$
b100 M$
b0 L$
b10100000000000010010011 K$
b11001000 J$
bx I$
b0 H$
b0 G$
b101 F$
bx E$
bx D$
bx C$
bx B$
bx A$
b0xxxxxxxx @$
b0 ?$
b0 >$
b0 =$
b0 <$
b0 ;$
0:$
b101 9$
b101 8$
b1 7$
b101 6$
b101 5$
b101 4$
b101 3$
b0 2$
b101 1$
b0 0$
bz /$
bz .$
b0 -$
b101 ,$
b101 +$
b1 *$
b1 )$
bz ($
bz '$
bz &$
bz %$
bz $$
bz #$
b0 "$
b101 !$
b0 ~#
b0 }#
b101 |#
b0 {#
b0 z#
b101 y#
b0 x#
b0 w#
b101 v#
b0 u#
b0 t#
b101 s#
b0 r#
b101 q#
b101 p#
b11111111111111111111111111111011 o#
0n#
b101 m#
b0 l#
b0 k#
b101 j#
b0 i#
b0 h#
b0 g#
b101 f#
b0 e#
b1 d#
b1 c#
b0 b#
b101 a#
b101 `#
b0 _#
b101 ^#
b0 ]#
b101 \#
b101 [#
b0 Z#
bx Y#
b0xxxxxxxx X#
0W#
b10100000000000010010011 V#
b100 U#
b0 T#
b101 S#
1R#
b0 Q#
b0 P#
b101 O#
0N#
0M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b1001 S#
b1001 R$
b1001 \#
b1001 f#
b1001 1$
b1001 3$
b1001 4$
b1001 5$
b1001 6$
b1001 8$
b0 X#
b0 @$
b1001 `#
b1001 ,$
b1001 a#
b1001 +$
b1001 j#
b1001 p#
b1001 !$
b0 B$
b0 D$
b1001 [#
b1001 F$
b1001 q#
b11111111111111111111111111110111 o#
b1001 v#
b1001 |#
b1001 O#
b1001 ^#
b1001 m#
b1001 s#
b1001 y#
b1001 9$
b10 Q$
b1001 P$
b0 A$
b0 C$
b100100000000000100010011 V#
b100100000000000100010011 K$
b1000 U#
b1000 M$
b100 T#
b100 L$
b100 N$
b101 "
b0 Y#
b0 E$
b0 I$
1N#
1M#
#10
0N#
0M#
#15
b1 ]#
b1 -$
b101101 i#
b101101 u#
b101101 {#
b0 b#
b0 2$
b0 =$
b1001 P#
b1001 T$
b0 <$
b0 ;$
b101 }#
b101 w#
b101000000000 e#
b101000000000 "$
b101 Q#
b101 k#
b101 r#
b101 x#
b101 ~#
b101 >$
b101 S$
b1110 S#
b1110 R$
b1110 \#
b1110 f#
b1110 1$
b1100 3$
b1110 4$
b1101 5$
b1100 6$
b1 7$
b1110 8$
b1101 `#
b1101 ,$
b1100 a#
b1100 +$
b1 d#
b1 )$
b1 c#
b1 *$
b1110 j#
b1110 p#
b1110 !$
b111 [#
b111 F$
b1110 q#
b11111111111111111111111111111100 o#
b1001 v#
b1001 |#
b1001 O#
b1001 ^#
b1001 m#
b1001 s#
b1001 y#
b1001 9$
b1 Q$
b1 O$
b10 P$
b1001 #
b1000001000000010110011 V#
b1000001000000010110011 K$
b1100 U#
b1100 M$
b1000 T#
b1000 L$
b1000 N$
1N#
1M#
#20
0N#
0M#
#25
b10111 8$
b1 7$
b111 6$
b1111 5$
b1110 v#
b1110 |#
b1110 O#
b1110 ^#
b1110 m#
b1110 s#
b1110 y#
b1110 9$
b10111 j#
b10111 p#
b10111 !$
b1 c#
b1 *$
b1 d#
b1 )$
b111 a#
b111 +$
b1111 `#
b1111 ,$
b1000 ]#
b1000 -$
b1110 P#
b1110 T$
b1111110 {#
b1001 }#
b1111110 u#
b1001 w#
b11111111111111111111111111111011 o#
b10111 q#
b1111110 i#
b100100000000000000 e#
b100100000000000000 "$
b1001 Q#
b1001 k#
b1001 r#
b1001 x#
b1001 ~#
b1001 >$
b1001 S$
b1 S#
b1 R$
b1 \#
b1 f#
b1 1$
b1 4$
b1111 3$
1W#
b1110 Z#
b1110 G$
0R#
b10 0$
b1001 [#
b1001 F$
b0 Q$
b10 ?$
b10 H$
b10 _#
b1 P$
b10 O$
b100010010000000100011 V#
b100010010000000100011 K$
b10000 U#
b10000 M$
b1100 T#
b1100 L$
b1100 N$
b1110 "
1N#
1M#
#30
0N#
0M#
#35
bx P#
bx T$
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }#
bx w#
bx Q#
bx k#
bx r#
bx x#
bx ~#
bx >$
bx S$
bx h#
bx t#
bx g#
bx z#
b0x 7$
bx 6$
bx 5$
bx 4$
bx 3$
bx \#
bx f#
bx 1$
bx 8$
bx ]#
bx -$
bx `#
bx ,$
bx a#
bx +$
b0x d#
b0x )$
b0x c#
b0x *$
xW#
bx j#
bx p#
bx !$
bx b#
bx 2$
bx =$
bx S#
bx R$
bx e#
bx "$
bx i#
bx q#
bx o#
bx u#
bx v#
bx {#
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx |#
bx ;$
bx <$
bx O#
bx ^#
bx m#
bx s#
bx y#
bx 9$
bx Z#
bx G$
xR#
bx 0$
xn#
x:$
bx [#
bx F$
bx ?$
bx H$
bx Q$
bx O$
bx _#
bx P$
b0 M
b0 L
b0 K
b1110 J
bx V#
bx K$
b10100 U#
b10100 M$
b10000 T#
b10000 L$
b10000 N$
1N#
1M#
#40
0N#
0M#
#45
bx X#
bx @$
bx B$
bx D$
bx A$
bx C$
b11000 U#
b11000 M$
b10100 T#
b10100 L$
b10100 N$
bx Y#
bx E$
bx I$
1N#
1M#
#50
0N#
0M#
#55
b11100 U#
b11100 M$
b11000 T#
b11000 L$
b11000 N$
1N#
1M#
#60
0N#
0M#
#65
b100000 U#
b100000 M$
b11100 T#
b11100 L$
b11100 N$
1N#
1M#
#70
0N#
0M#
#75
b100100 U#
b100100 M$
b100000 T#
b100000 L$
b100000 N$
1N#
1M#
#80
0N#
0M#
#85
b101000 U#
b101000 M$
b100100 T#
b100100 L$
b100100 N$
1N#
1M#
#90
0N#
0M#
#95
b101100 U#
b101100 M$
b101000 T#
b101000 L$
b101000 N$
1N#
1M#
#100
0N#
0M#
