{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 10:01:55 2016 " "Info: Processing started: Tue Dec 13 10:01:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Control:UC\|Ty\[1\] " "Warning: Node \"Control:UC\|Ty\[1\]\" is a latch" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:UC\|Ty\[0\] " "Warning: Node \"Control:UC\|Ty\[0\]\" is a latch" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:UC\|Tx\[1\] " "Warning: Node \"Control:UC\|Tx\[1\]\" is a latch" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:UC\|Tx\[0\] " "Warning: Node \"Control:UC\|Tx\[0\]\" is a latch" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|funcao\[2\] " "Warning: Node \"memory:mem\|funcao\[2\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|funcao\[1\] " "Warning: Node \"memory:mem\|funcao\[1\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|funcao\[0\] " "Warning: Node \"memory:mem\|funcao\[0\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|valor\[1\] " "Warning: Node \"memory:mem\|valor\[1\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|valor\[2\] " "Warning: Node \"memory:mem\|valor\[2\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:UC\|Tz\[1\] " "Warning: Node \"Control:UC\|Tz\[1\]\" is a latch" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:UC\|Tz\[0\] " "Warning: Node \"Control:UC\|Tz\[0\]\" is a latch" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "memory:mem\|funcao\[0\] " "Info: Detected ripple clock \"memory:mem\|funcao\[0\]\" as buffer" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "memory:mem\|funcao\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "memory:mem\|funcao\[1\] " "Info: Detected ripple clock \"memory:mem\|funcao\[1\]\" as buffer" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "memory:mem\|funcao\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "memory:mem\|funcao\[2\] " "Info: Detected ripple clock \"memory:mem\|funcao\[2\]\" as buffer" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "memory:mem\|funcao\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:contador\|out\[3\] " "Info: Detected ripple clock \"PC:contador\|out\[3\]\" as buffer" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:contador\|out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:contador\|out\[0\] " "Info: Detected ripple clock \"PC:contador\|out\[0\]\" as buffer" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:contador\|out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:contador\|out\[1\] " "Info: Detected ripple clock \"PC:contador\|out\[1\]\" as buffer" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:contador\|out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:contador\|out\[2\] " "Info: Detected ripple clock \"PC:contador\|out\[2\]\" as buffer" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:contador\|out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memory:mem\|Mux5~0 " "Info: Detected gated clock \"memory:mem\|Mux5~0\" as buffer" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 15 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "memory:mem\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:UC\|Mux6~0 " "Info: Detected gated clock \"Control:UC\|Mux6~0\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:UC\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Control:UC\|Ty\[0\] register registrador:REGY\|out\[0\] 61.34 MHz 16.302 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.34 MHz between source register \"Control:UC\|Ty\[0\]\" and destination register \"registrador:REGY\|out\[0\]\" (period= 16.302 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.462 ns + Longest register register " "Info: + Longest register to register delay is 1.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:UC\|Ty\[0\] 1 REG LCCOMB_X7_Y4_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y4_N20; Fanout = 5; REG Node = 'Control:UC\|Ty\[0\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:UC|Ty[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.228 ns) 0.493 ns registrador:REGY\|out\[0\]~0 2 COMB LCCOMB_X7_Y4_N8 3 " "Info: 2: + IC(0.265 ns) + CELL(0.228 ns) = 0.493 ns; Loc. = LCCOMB_X7_Y4_N8; Fanout = 3; COMB Node = 'registrador:REGY\|out\[0\]~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { Control:UC|Ty[0] registrador:REGY|out[0]~0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.746 ns) 1.462 ns registrador:REGY\|out\[0\] 3 REG LCFF_X7_Y4_N17 3 " "Info: 3: + IC(0.223 ns) + CELL(0.746 ns) = 1.462 ns; Loc. = LCFF_X7_Y4_N17; Fanout = 3; REG Node = 'registrador:REGY\|out\[0\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { registrador:REGY|out[0]~0 registrador:REGY|out[0] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 66.62 % ) " "Info: Total cell delay = 0.974 ns ( 66.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.488 ns ( 33.38 % ) " "Info: Total interconnect delay = 0.488 ns ( 33.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { Control:UC|Ty[0] registrador:REGY|out[0]~0 registrador:REGY|out[0] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "1.462 ns" { Control:UC|Ty[0] {} registrador:REGY|out[0]~0 {} registrador:REGY|out[0] {} } { 0.000ns 0.265ns 0.223ns } { 0.000ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.599 ns - Smallest " "Info: - Smallest clock skew is -6.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns registrador:REGY\|out\[0\] 3 REG LCFF_X7_Y4_N17 3 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y4_N17; Fanout = 3; REG Node = 'registrador:REGY\|out\[0\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl registrador:REGY|out[0] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl registrador:REGY|out[0] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGY|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.085 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.712 ns) 2.749 ns PC:contador\|out\[0\] 2 REG LCFF_X11_Y6_N13 8 " "Info: 2: + IC(1.183 ns) + CELL(0.712 ns) = 2.749 ns; Loc. = LCFF_X11_Y6_N13; Fanout = 8; REG Node = 'PC:contador\|out\[0\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { clk PC:contador|out[0] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.346 ns) 3.984 ns memory:mem\|Mux5~0 3 COMB LCCOMB_X10_Y1_N12 4 " "Info: 3: + IC(0.889 ns) + CELL(0.346 ns) = 3.984 ns; Loc. = LCCOMB_X10_Y1_N12; Fanout = 4; COMB Node = 'memory:mem\|Mux5~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { PC:contador|out[0] memory:mem|Mux5~0 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.228 ns) 4.479 ns memory:mem\|funcao\[2\] 4 REG LCCOMB_X10_Y1_N0 3 " "Info: 4: + IC(0.267 ns) + CELL(0.228 ns) = 4.479 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 3; REG Node = 'memory:mem\|funcao\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { memory:mem|Mux5~0 memory:mem|funcao[2] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.346 ns) 5.717 ns Control:UC\|Mux6~0 5 COMB LCCOMB_X11_Y6_N20 1 " "Info: 5: + IC(0.892 ns) + CELL(0.346 ns) = 5.717 ns; Loc. = LCCOMB_X11_Y6_N20; Fanout = 1; COMB Node = 'Control:UC\|Mux6~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { memory:mem|funcao[2] Control:UC|Mux6~0 } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.000 ns) 8.128 ns Control:UC\|Mux6~0clkctrl 6 COMB CLKCTRL_G15 6 " "Info: 6: + IC(2.411 ns) + CELL(0.000 ns) = 8.128 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Control:UC\|Mux6~0clkctrl'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { Control:UC|Mux6~0 Control:UC|Mux6~0clkctrl } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.053 ns) 9.085 ns Control:UC\|Ty\[0\] 7 REG LCCOMB_X7_Y4_N20 5 " "Info: 7: + IC(0.904 ns) + CELL(0.053 ns) = 9.085 ns; Loc. = LCCOMB_X7_Y4_N20; Fanout = 5; REG Node = 'Control:UC\|Ty\[0\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { Control:UC|Mux6~0clkctrl Control:UC|Ty[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.539 ns ( 27.95 % ) " "Info: Total cell delay = 2.539 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.546 ns ( 72.05 % ) " "Info: Total interconnect delay = 6.546 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.085 ns" { clk PC:contador|out[0] memory:mem|Mux5~0 memory:mem|funcao[2] Control:UC|Mux6~0 Control:UC|Mux6~0clkctrl Control:UC|Ty[0] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "9.085 ns" { clk {} clk~combout {} PC:contador|out[0] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} Control:UC|Mux6~0 {} Control:UC|Mux6~0clkctrl {} Control:UC|Ty[0] {} } { 0.000ns 0.000ns 1.183ns 0.889ns 0.267ns 0.892ns 2.411ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.228ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl registrador:REGY|out[0] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGY|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.085 ns" { clk PC:contador|out[0] memory:mem|Mux5~0 memory:mem|funcao[2] Control:UC|Mux6~0 Control:UC|Mux6~0clkctrl Control:UC|Ty[0] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "9.085 ns" { clk {} clk~combout {} PC:contador|out[0] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} Control:UC|Mux6~0 {} Control:UC|Mux6~0clkctrl {} Control:UC|Ty[0] {} } { 0.000ns 0.000ns 1.183ns 0.889ns 0.267ns 0.892ns 2.411ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.228ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { Control:UC|Ty[0] registrador:REGY|out[0]~0 registrador:REGY|out[0] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "1.462 ns" { Control:UC|Ty[0] {} registrador:REGY|out[0]~0 {} registrador:REGY|out[0] {} } { 0.000ns 0.265ns 0.223ns } { 0.000ns 0.228ns 0.746ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl registrador:REGY|out[0] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGY|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.085 ns" { clk PC:contador|out[0] memory:mem|Mux5~0 memory:mem|funcao[2] Control:UC|Mux6~0 Control:UC|Mux6~0clkctrl Control:UC|Ty[0] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "9.085 ns" { clk {} clk~combout {} PC:contador|out[0] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} Control:UC|Mux6~0 {} Control:UC|Mux6~0clkctrl {} Control:UC|Ty[0] {} } { 0.000ns 0.000ns 1.183ns 0.889ns 0.267ns 0.892ns 2.411ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.228ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory:mem\|funcao\[2\] Control:UC\|Tx\[1\] clk 4.786 ns " "Info: Found hold time violation between source  pin or register \"memory:mem\|funcao\[2\]\" and destination pin or register \"Control:UC\|Tx\[1\]\" for clock \"clk\" (Hold time is 4.786 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.319 ns + Largest " "Info: + Largest clock skew is 5.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.079 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.712 ns) 2.749 ns PC:contador\|out\[0\] 2 REG LCFF_X11_Y6_N13 8 " "Info: 2: + IC(1.183 ns) + CELL(0.712 ns) = 2.749 ns; Loc. = LCFF_X11_Y6_N13; Fanout = 8; REG Node = 'PC:contador\|out\[0\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { clk PC:contador|out[0] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.346 ns) 3.984 ns memory:mem\|Mux5~0 3 COMB LCCOMB_X10_Y1_N12 4 " "Info: 3: + IC(0.889 ns) + CELL(0.346 ns) = 3.984 ns; Loc. = LCCOMB_X10_Y1_N12; Fanout = 4; COMB Node = 'memory:mem\|Mux5~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { PC:contador|out[0] memory:mem|Mux5~0 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.228 ns) 4.479 ns memory:mem\|funcao\[2\] 4 REG LCCOMB_X10_Y1_N0 3 " "Info: 4: + IC(0.267 ns) + CELL(0.228 ns) = 4.479 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 3; REG Node = 'memory:mem\|funcao\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { memory:mem|Mux5~0 memory:mem|funcao[2] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.346 ns) 5.717 ns Control:UC\|Mux6~0 5 COMB LCCOMB_X11_Y6_N20 1 " "Info: 5: + IC(0.892 ns) + CELL(0.346 ns) = 5.717 ns; Loc. = LCCOMB_X11_Y6_N20; Fanout = 1; COMB Node = 'Control:UC\|Mux6~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { memory:mem|funcao[2] Control:UC|Mux6~0 } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.000 ns) 8.128 ns Control:UC\|Mux6~0clkctrl 6 COMB CLKCTRL_G15 6 " "Info: 6: + IC(2.411 ns) + CELL(0.000 ns) = 8.128 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Control:UC\|Mux6~0clkctrl'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { Control:UC|Mux6~0 Control:UC|Mux6~0clkctrl } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 9.079 ns Control:UC\|Tx\[1\] 7 REG LCCOMB_X10_Y1_N28 3 " "Info: 7: + IC(0.898 ns) + CELL(0.053 ns) = 9.079 ns; Loc. = LCCOMB_X10_Y1_N28; Fanout = 3; REG Node = 'Control:UC\|Tx\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Control:UC|Mux6~0clkctrl Control:UC|Tx[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.539 ns ( 27.97 % ) " "Info: Total cell delay = 2.539 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.540 ns ( 72.03 % ) " "Info: Total interconnect delay = 6.540 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.079 ns" { clk PC:contador|out[0] memory:mem|Mux5~0 memory:mem|funcao[2] Control:UC|Mux6~0 Control:UC|Mux6~0clkctrl Control:UC|Tx[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "9.079 ns" { clk {} clk~combout {} PC:contador|out[0] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} Control:UC|Mux6~0 {} Control:UC|Mux6~0clkctrl {} Control:UC|Tx[1] {} } { 0.000ns 0.000ns 1.183ns 0.889ns 0.267ns 0.892ns 2.411ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.228ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.760 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.712 ns) 2.994 ns PC:contador\|out\[3\] 2 REG LCFF_X10_Y1_N15 2 " "Info: 2: + IC(1.428 ns) + CELL(0.712 ns) = 2.994 ns; Loc. = LCFF_X10_Y1_N15; Fanout = 2; REG Node = 'PC:contador\|out\[3\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { clk PC:contador|out[3] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 3.265 ns memory:mem\|Mux5~0 3 COMB LCCOMB_X10_Y1_N12 4 " "Info: 3: + IC(0.218 ns) + CELL(0.053 ns) = 3.265 ns; Loc. = LCCOMB_X10_Y1_N12; Fanout = 4; COMB Node = 'memory:mem\|Mux5~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { PC:contador|out[3] memory:mem|Mux5~0 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.228 ns) 3.760 ns memory:mem\|funcao\[2\] 4 REG LCCOMB_X10_Y1_N0 3 " "Info: 4: + IC(0.267 ns) + CELL(0.228 ns) = 3.760 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 3; REG Node = 'memory:mem\|funcao\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { memory:mem|Mux5~0 memory:mem|funcao[2] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 49.12 % ) " "Info: Total cell delay = 1.847 ns ( 49.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.913 ns ( 50.88 % ) " "Info: Total interconnect delay = 1.913 ns ( 50.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { clk PC:contador|out[3] memory:mem|Mux5~0 memory:mem|funcao[2] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.760 ns" { clk {} clk~combout {} PC:contador|out[3] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} } { 0.000ns 0.000ns 1.428ns 0.218ns 0.267ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.079 ns" { clk PC:contador|out[0] memory:mem|Mux5~0 memory:mem|funcao[2] Control:UC|Mux6~0 Control:UC|Mux6~0clkctrl Control:UC|Tx[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "9.079 ns" { clk {} clk~combout {} PC:contador|out[0] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} Control:UC|Mux6~0 {} Control:UC|Mux6~0clkctrl {} Control:UC|Tx[1] {} } { 0.000ns 0.000ns 1.183ns 0.889ns 0.267ns 0.892ns 2.411ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.228ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { clk PC:contador|out[3] memory:mem|Mux5~0 memory:mem|funcao[2] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.760 ns" { clk {} clk~combout {} PC:contador|out[3] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} } { 0.000ns 0.000ns 1.428ns 0.218ns 0.267ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.533 ns - Shortest register register " "Info: - Shortest register to register delay is 0.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:mem\|funcao\[2\] 1 REG LCCOMB_X10_Y1_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 3; REG Node = 'memory:mem\|funcao\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:mem|funcao[2] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 0.533 ns Control:UC\|Tx\[1\] 2 REG LCCOMB_X10_Y1_N28 3 " "Info: 2: + IC(0.308 ns) + CELL(0.225 ns) = 0.533 ns; Loc. = LCCOMB_X10_Y1_N28; Fanout = 3; REG Node = 'Control:UC\|Tx\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { memory:mem|funcao[2] Control:UC|Tx[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 42.21 % ) " "Info: Total cell delay = 0.225 ns ( 42.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.308 ns ( 57.79 % ) " "Info: Total interconnect delay = 0.308 ns ( 57.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { memory:mem|funcao[2] Control:UC|Tx[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { memory:mem|funcao[2] {} Control:UC|Tx[1] {} } { 0.000ns 0.308ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 14 -1 0 } } { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.079 ns" { clk PC:contador|out[0] memory:mem|Mux5~0 memory:mem|funcao[2] Control:UC|Mux6~0 Control:UC|Mux6~0clkctrl Control:UC|Tx[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "9.079 ns" { clk {} clk~combout {} PC:contador|out[0] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} Control:UC|Mux6~0 {} Control:UC|Mux6~0clkctrl {} Control:UC|Tx[1] {} } { 0.000ns 0.000ns 1.183ns 0.889ns 0.267ns 0.892ns 2.411ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.228ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { clk PC:contador|out[3] memory:mem|Mux5~0 memory:mem|funcao[2] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.760 ns" { clk {} clk~combout {} PC:contador|out[3] {} memory:mem|Mux5~0 {} memory:mem|funcao[2] {} } { 0.000ns 0.000ns 1.428ns 0.218ns 0.267ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.228ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { memory:mem|funcao[2] Control:UC|Tx[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { memory:mem|funcao[2] {} Control:UC|Tx[1] {} } { 0.000ns 0.308ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outZ\[1\] registrador:REGZ\|out\[1\] 7.788 ns register " "Info: tco from clock \"clk\" to destination pin \"outZ\[1\]\" through register \"registrador:REGZ\|out\[1\]\" is 7.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.486 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns registrador:REGZ\|out\[1\] 3 REG LCFF_X7_Y4_N23 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y4_N23; Fanout = 2; REG Node = 'registrador:REGZ\|out\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl registrador:REGZ|out[1] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl registrador:REGZ|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGZ|out[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.208 ns + Longest register pin " "Info: + Longest register to pin delay is 5.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registrador:REGZ\|out\[1\] 1 REG LCFF_X7_Y4_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y4_N23; Fanout = 2; REG Node = 'registrador:REGZ\|out\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { registrador:REGZ|out[1] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.064 ns) + CELL(2.144 ns) 5.208 ns outZ\[1\] 2 PIN PIN_L2 0 " "Info: 2: + IC(3.064 ns) + CELL(2.144 ns) = 5.208 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'outZ\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.208 ns" { registrador:REGZ|out[1] outZ[1] } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 41.17 % ) " "Info: Total cell delay = 2.144 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 58.83 % ) " "Info: Total interconnect delay = 3.064 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.208 ns" { registrador:REGZ|out[1] outZ[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "5.208 ns" { registrador:REGZ|out[1] {} outZ[1] {} } { 0.000ns 3.064ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl registrador:REGZ|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGZ|out[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.208 ns" { registrador:REGZ|out[1] outZ[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "5.208 ns" { registrador:REGZ|out[1] {} outZ[1] {} } { 0.000ns 3.064ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 10:01:56 2016 " "Info: Processing ended: Tue Dec 13 10:01:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
