#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Tue Apr 27 10:59:28 2021
# Process ID: 26208
# Current directory: /home/training/Projects/bsp_build_tests/test_tag/u96v2_sbc_base/hdl/projects/u96v2_sbc_base_2020_2/u96v2_sbc_base.runs/u96v2_sbc_base_PWM_w_Int_0_0_synth_1
# Command line: vivado -log u96v2_sbc_base_PWM_w_Int_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_base_PWM_w_Int_0_0.tcl
# Log file: /home/training/Projects/bsp_build_tests/test_tag/u96v2_sbc_base/hdl/projects/u96v2_sbc_base_2020_2/u96v2_sbc_base.runs/u96v2_sbc_base_PWM_w_Int_0_0_synth_1/u96v2_sbc_base_PWM_w_Int_0_0.vds
# Journal file: /home/training/Projects/bsp_build_tests/test_tag/u96v2_sbc_base/hdl/projects/u96v2_sbc_base_2020_2/u96v2_sbc_base.runs/u96v2_sbc_base_PWM_w_Int_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/tools/Xilinx/Vivado/2020.2/scripts/Vivado_init.tcl'
4 Beta devices matching pattern found, 0 enabled.
Set Board Part RepoPath: /home/training/git/avnet/bdf /home/training/Documents/KV260/vivado_humboldt_som_ea2_release_2020.2.2/som_ea_drop
source u96v2_sbc_base_PWM_w_Int_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/training/Projects/bsp_build_tests/test_tag/u96v2_sbc_base/hdl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2329.059 ; gain = 0.000 ; free physical = 7222 ; free virtual = 12152
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP u96v2_sbc_base_PWM_w_Int_0_0, cache-ID = 943183caf9d1a801.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 10:59:54 2021...
