******* ./Test0/bar2.ic ************************
001	/********************************************************************
002	 *
003	 *	bar2.ic - vertical bar demo
004	 *
005	 *	QX0 to QX3 output the values of shift registers clocked by
006	 *	internally generated clocks. They look like running lights
007	 *	when displayed.
008	 *
009	 *	By changing the input sliders IB4 to IB7 the clocking speed
010	 *	on QX0 is set to IB4 * 50 ms, QX1 is set to IB5 * 50 ms etc.
011	 *	A value of 0 on inputs IB4 to IB7 lets you clock the running
012	 *	lights manually via inputs IX0.0 to IX3.0.
013	 *
014	 *	Outputs QX8.0 to QX8.3 indicate the direction of the running
015	 *	lights on QX0 to QX4 - just to show a bit of internal logic.
016	 *
017	 *******************************************************************/
018
019	imm timer t = TIMER(TX0.4, ~TX0.4);	/* 50 ms timer */

	t_1     T ---!  t       !
	t_2     T ---!

	iClock  : ---|  t_1     T
	TX0.4     ---|

	iClock  : ---|  t_2     T
	TX0.4   ~ ---|

020
021	/* Bar0 */
022
023	imm int d0 = IB4;

	IB4     A ---@  d0      A

024	imm bit f0 = IB4;

	IB4     A ---+  f0              IB4     // 1

025
026	imm bit b0 = D(~b0 & f0, t, d0) | CHANGE(IX0.0 & ~f0);

	b0_1      ---|  b0
	b0_2      ---|

	b0_4    D ---#  b0_1

	b0_3    V --->  b0_2

	iClock  : ---&  b0_3    V
	IX0.0     ---&
	f0      ~ ---&

	t       ! ---&  b0_4    D
	IB4     A<---&
	b0      ~ ---&
	f0        ---&

027	imm clock c0 = CLOCK(b0);

	c0_1    C ---:  c0      :

	iClock  : ---|  c0_1    C
	b0        ---|

028
029	imm bit m00 = SR(~up0      , up0 & ~m01, c0);

	m00_1   S ---#  m00
	m00_2   R ---#

	c0      : ---|  m00_1   S
	up0     ~ ---|

	c0      : ---&  m00_2   R
	up0       ---&
	m01     ~ ---&

030	imm bit m01 = SR(~up0 & m00, up0 & ~m02, c0);

	m01_1   S ---#  m01
	m01_2   R ---#

	c0      : ---&  m01_1   S
	up0     ~ ---&
	m00       ---&

	c0      : ---&  m01_2   R
	up0       ---&
	m02     ~ ---&

031	imm bit m02 = SR(~up0 & m01, up0 & ~m03, c0);

	m02_1   S ---#  m02
	m02_2   R ---#

	c0      : ---&  m02_1   S
	up0     ~ ---&
	m01       ---&

	c0      : ---&  m02_2   R
	up0       ---&
	m03     ~ ---&

032	imm bit m03 = SR(~up0 & m02, up0 & ~m04, c0);

	m03_1   S ---#  m03
	m03_2   R ---#

	c0      : ---&  m03_1   S
	up0     ~ ---&
	m02       ---&

	c0      : ---&  m03_2   R
	up0       ---&
	m04     ~ ---&

033	imm bit m04 = SR(~up0 & m03, up0 & ~m05, c0);

	m04_1   S ---#  m04
	m04_2   R ---#

	c0      : ---&  m04_1   S
	up0     ~ ---&
	m03       ---&

	c0      : ---&  m04_2   R
	up0       ---&
	m05     ~ ---&

034	imm bit m05 = SR(~up0 & m04, up0 & ~m06, c0);

	m05_1   S ---#  m05
	m05_2   R ---#

	c0      : ---&  m05_1   S
	up0     ~ ---&
	m04       ---&

	c0      : ---&  m05_2   R
	up0       ---&
	m06     ~ ---&

035	imm bit m06 = SR(~up0 & m05, up0 & ~m07, c0);

	m06_1   S ---#  m06
	m06_2   R ---#

	c0      : ---&  m06_1   S
	up0     ~ ---&
	m05       ---&

	c0      : ---&  m06_2   R
	up0       ---&
	m07     ~ ---&

036	imm bit m07 = SR(~up0 & m06, up0       , c0);

	m07_1   S ---#  m07
	m07_2   R ---#

	c0      : ---&  m07_1   S
	up0     ~ ---&
	m06       ---&

	c0      : ---|  m07_2   R
	up0       ---|

037
038	imm bit up0 = SR(~m07 & m06, m00 & ~m01, c0);

	up0_1   S ---#  up0
	up0_2   R ---#

	c0      : ---&  up0_1   S
	m07     ~ ---&
	m06       ---&

	c0      : ---&  up0_2   R
	m00       ---&
	m01     ~ ---&

039
040	QX0.0 = m00;

	m00       ---@  QX0.0


	m00       ---|  QX0.0_0 X

041	QX0.1 = m01;

	m01       ---@  QX0.1


	m01       ---|  QX0.1_0 X

042	QX0.2 = m02;

	m02       ---@  QX0.2


	m02       ---|  QX0.2_0 X

043	QX0.3 = m03;

	m03       ---@  QX0.3


	m03       ---|  QX0.3_0 X

044	QX0.4 = m04;

	m04       ---@  QX0.4


	m04       ---|  QX0.4_0 X

045	QX0.5 = m05;

	m05       ---@  QX0.5


	m05       ---|  QX0.5_0 X

046	QX0.6 = m06;

	m06       ---@  QX0.6


	m06       ---|  QX0.6_0 X

047	QX0.7 = m07;

	m07       ---@  QX0.7


	m07       ---|  QX0.7_0 X

048
049	QB4   = d0;

	IB4     A ---@  QB4     A


	IB4     A ---+  QB4_0   W       IB4     // 1

050
051	/* Bar1 */
052
053	imm int d1 = IB5;

	IB5     A ---@  d1      A

054	imm bit f1 = IB5;

	IB5     A ---+  f1              IB5     // 1

055
056	imm bit b1 = D(~b1 & f1, t, d1) | CHANGE(IX1.0 & ~f1);

	b1_1      ---|  b1
	b1_2      ---|

	b1_4    D ---#  b1_1

	b1_3    V --->  b1_2

	iClock  : ---&  b1_3    V
	IX1.0     ---&
	f1      ~ ---&

	t       ! ---&  b1_4    D
	IB5     A<---&
	b1      ~ ---&
	f1        ---&

057	imm clock c1 = CLOCK(b1);

	c1_1    C ---:  c1      :

	iClock  : ---|  c1_1    C
	b1        ---|

058
059	imm bit m10 = SR(~up1      , up1 & ~m11, c1);

	m10_1   S ---#  m10
	m10_2   R ---#

	c1      : ---|  m10_1   S
	up1     ~ ---|

	c1      : ---&  m10_2   R
	up1       ---&
	m11     ~ ---&

060	imm bit m11 = SR(~up1 & m10, up1 & ~m12, c1);

	m11_1   S ---#  m11
	m11_2   R ---#

	c1      : ---&  m11_1   S
	up1     ~ ---&
	m10       ---&

	c1      : ---&  m11_2   R
	up1       ---&
	m12     ~ ---&

061	imm bit m12 = SR(~up1 & m11, up1 & ~m13, c1);

	m12_1   S ---#  m12
	m12_2   R ---#

	c1      : ---&  m12_1   S
	up1     ~ ---&
	m11       ---&

	c1      : ---&  m12_2   R
	up1       ---&
	m13     ~ ---&

062	imm bit m13 = SR(~up1 & m12, up1 & ~m14, c1);

	m13_1   S ---#  m13
	m13_2   R ---#

	c1      : ---&  m13_1   S
	up1     ~ ---&
	m12       ---&

	c1      : ---&  m13_2   R
	up1       ---&
	m14     ~ ---&

063	imm bit m14 = SR(~up1 & m13, up1 & ~m15, c1);

	m14_1   S ---#  m14
	m14_2   R ---#

	c1      : ---&  m14_1   S
	up1     ~ ---&
	m13       ---&

	c1      : ---&  m14_2   R
	up1       ---&
	m15     ~ ---&

064	imm bit m15 = SR(~up1 & m14, up1 & ~m16, c1);

	m15_1   S ---#  m15
	m15_2   R ---#

	c1      : ---&  m15_1   S
	up1     ~ ---&
	m14       ---&

	c1      : ---&  m15_2   R
	up1       ---&
	m16     ~ ---&

065	imm bit m16 = SR(~up1 & m15, up1 & ~m17, c1);

	m16_1   S ---#  m16
	m16_2   R ---#

	c1      : ---&  m16_1   S
	up1     ~ ---&
	m15       ---&

	c1      : ---&  m16_2   R
	up1       ---&
	m17     ~ ---&

066	imm bit m17 = SR(~up1 & m16, up1       , c1);

	m17_1   S ---#  m17
	m17_2   R ---#

	c1      : ---&  m17_1   S
	up1     ~ ---&
	m16       ---&

	c1      : ---|  m17_2   R
	up1       ---|

067
068	imm bit up1 = SR(~m17 & m16, m10 & ~m11, c1);

	up1_1   S ---#  up1
	up1_2   R ---#

	c1      : ---&  up1_1   S
	m17     ~ ---&
	m16       ---&

	c1      : ---&  up1_2   R
	m10       ---&
	m11     ~ ---&

069
070	QX1.0 = m10;

	m10       ---@  QX1.0


	m10       ---|  QX1.0_0 X

071	QX1.1 = m11;

	m11       ---@  QX1.1


	m11       ---|  QX1.1_0 X

072	QX1.2 = m12;

	m12       ---@  QX1.2


	m12       ---|  QX1.2_0 X

073	QX1.3 = m13;

	m13       ---@  QX1.3


	m13       ---|  QX1.3_0 X

074	QX1.4 = m14;

	m14       ---@  QX1.4


	m14       ---|  QX1.4_0 X

075	QX1.5 = m15;

	m15       ---@  QX1.5


	m15       ---|  QX1.5_0 X

076	QX1.6 = m16;

	m16       ---@  QX1.6


	m16       ---|  QX1.6_0 X

077	QX1.7 = m17;

	m17       ---@  QX1.7


	m17       ---|  QX1.7_0 X

078
079	QB5   = d1;

	IB5     A ---@  QB5     A


	IB5     A ---+  QB5_0   W       IB5     // 1

080
081	/* Bar2 */
082
083	imm int d2 = IB6;

	IB6     A ---@  d2      A

084	imm bit f2 = IB6;

	IB6     A ---+  f2              IB6     // 1

085
086	imm bit b2 = D(~b2 & f2, t, d2) | CHANGE(IX2.0 & ~f2);

	b2_1      ---|  b2
	b2_2      ---|

	b2_4    D ---#  b2_1

	b2_3    V --->  b2_2

	iClock  : ---&  b2_3    V
	IX2.0     ---&
	f2      ~ ---&

	t       ! ---&  b2_4    D
	IB6     A<---&
	b2      ~ ---&
	f2        ---&

087	imm clock c2 = CLOCK(b2);

	c2_1    C ---:  c2      :

	iClock  : ---|  c2_1    C
	b2        ---|

088
089	imm bit m20 = SR(~up2      , up2 & ~m21, c2);

	m20_1   S ---#  m20
	m20_2   R ---#

	c2      : ---|  m20_1   S
	up2     ~ ---|

	c2      : ---&  m20_2   R
	up2       ---&
	m21     ~ ---&

090	imm bit m21 = SR(~up2 & m20, up2 & ~m22, c2);

	m21_1   S ---#  m21
	m21_2   R ---#

	c2      : ---&  m21_1   S
	up2     ~ ---&
	m20       ---&

	c2      : ---&  m21_2   R
	up2       ---&
	m22     ~ ---&

091	imm bit m22 = SR(~up2 & m21, up2 & ~m23, c2);

	m22_1   S ---#  m22
	m22_2   R ---#

	c2      : ---&  m22_1   S
	up2     ~ ---&
	m21       ---&

	c2      : ---&  m22_2   R
	up2       ---&
	m23     ~ ---&

092	imm bit m23 = SR(~up2 & m22, up2 & ~m24, c2);

	m23_1   S ---#  m23
	m23_2   R ---#

	c2      : ---&  m23_1   S
	up2     ~ ---&
	m22       ---&

	c2      : ---&  m23_2   R
	up2       ---&
	m24     ~ ---&

093	imm bit m24 = SR(~up2 & m23, up2 & ~m25, c2);

	m24_1   S ---#  m24
	m24_2   R ---#

	c2      : ---&  m24_1   S
	up2     ~ ---&
	m23       ---&

	c2      : ---&  m24_2   R
	up2       ---&
	m25     ~ ---&

094	imm bit m25 = SR(~up2 & m24, up2 & ~m26, c2);

	m25_1   S ---#  m25
	m25_2   R ---#

	c2      : ---&  m25_1   S
	up2     ~ ---&
	m24       ---&

	c2      : ---&  m25_2   R
	up2       ---&
	m26     ~ ---&

095	imm bit m26 = SR(~up2 & m25, up2 & ~m27, c2);

	m26_1   S ---#  m26
	m26_2   R ---#

	c2      : ---&  m26_1   S
	up2     ~ ---&
	m25       ---&

	c2      : ---&  m26_2   R
	up2       ---&
	m27     ~ ---&

096	imm bit m27 = SR(~up2 & m26, up2       , c2);

	m27_1   S ---#  m27
	m27_2   R ---#

	c2      : ---&  m27_1   S
	up2     ~ ---&
	m26       ---&

	c2      : ---|  m27_2   R
	up2       ---|

097
098	imm bit up2 = SR(~m27 & m26, m20 & ~m21, c2);

	up2_1   S ---#  up2
	up2_2   R ---#

	c2      : ---&  up2_1   S
	m27     ~ ---&
	m26       ---&

	c2      : ---&  up2_2   R
	m20       ---&
	m21     ~ ---&

099
100	QX2.0 = m20;

	m20       ---@  QX2.0


	m20       ---|  QX2.0_0 X

101	QX2.1 = m21;

	m21       ---@  QX2.1


	m21       ---|  QX2.1_0 X

102	QX2.2 = m22;

	m22       ---@  QX2.2


	m22       ---|  QX2.2_0 X

103	QX2.3 = m23;

	m23       ---@  QX2.3


	m23       ---|  QX2.3_0 X

104	QX2.4 = m24;

	m24       ---@  QX2.4


	m24       ---|  QX2.4_0 X

105	QX2.5 = m25;

	m25       ---@  QX2.5


	m25       ---|  QX2.5_0 X

106	QX2.6 = m26;

	m26       ---@  QX2.6


	m26       ---|  QX2.6_0 X

107	QX2.7 = m27;

	m27       ---@  QX2.7


	m27       ---|  QX2.7_0 X

108
109	QB6   = d2;

	IB6     A ---@  QB6     A


	IB6     A ---+  QB6_0   W       IB6     // 1

110
111	/* Bar3 */
112
113	imm int d3 = IB7;

	IB7     A ---@  d3      A

114	imm bit f3 = IB7;

	IB7     A ---+  f3              IB7     // 1

115
116	imm bit b3 = D(~b3 & f3, t, d3) | CHANGE(IX3.0 & ~f3);

	b3_1      ---|  b3
	b3_2      ---|

	b3_4    D ---#  b3_1

	b3_3    V --->  b3_2

	iClock  : ---&  b3_3    V
	IX3.0     ---&
	f3      ~ ---&

	t       ! ---&  b3_4    D
	IB7     A<---&
	b3      ~ ---&
	f3        ---&

117	imm clock c3 = CLOCK(b3);

	c3_1    C ---:  c3      :

	iClock  : ---|  c3_1    C
	b3        ---|

118
119	imm bit m30 = SR(~up3      , up3 & ~m31, c3);

	m30_1   S ---#  m30
	m30_2   R ---#

	c3      : ---|  m30_1   S
	up3     ~ ---|

	c3      : ---&  m30_2   R
	up3       ---&
	m31     ~ ---&

120	imm bit m31 = SR(~up3 & m30, up3 & ~m32, c3);

	m31_1   S ---#  m31
	m31_2   R ---#

	c3      : ---&  m31_1   S
	up3     ~ ---&
	m30       ---&

	c3      : ---&  m31_2   R
	up3       ---&
	m32     ~ ---&

121	imm bit m32 = SR(~up3 & m31, up3 & ~m33, c3);

	m32_1   S ---#  m32
	m32_2   R ---#

	c3      : ---&  m32_1   S
	up3     ~ ---&
	m31       ---&

	c3      : ---&  m32_2   R
	up3       ---&
	m33     ~ ---&

122	imm bit m33 = SR(~up3 & m32, up3 & ~m34, c3);

	m33_1   S ---#  m33
	m33_2   R ---#

	c3      : ---&  m33_1   S
	up3     ~ ---&
	m32       ---&

	c3      : ---&  m33_2   R
	up3       ---&
	m34     ~ ---&

123	imm bit m34 = SR(~up3 & m33, up3 & ~m35, c3);

	m34_1   S ---#  m34
	m34_2   R ---#

	c3      : ---&  m34_1   S
	up3     ~ ---&
	m33       ---&

	c3      : ---&  m34_2   R
	up3       ---&
	m35     ~ ---&

124	imm bit m35 = SR(~up3 & m34, up3 & ~m36, c3);

	m35_1   S ---#  m35
	m35_2   R ---#

	c3      : ---&  m35_1   S
	up3     ~ ---&
	m34       ---&

	c3      : ---&  m35_2   R
	up3       ---&
	m36     ~ ---&

125	imm bit m36 = SR(~up3 & m35, up3 & ~m37, c3);

	m36_1   S ---#  m36
	m36_2   R ---#

	c3      : ---&  m36_1   S
	up3     ~ ---&
	m35       ---&

	c3      : ---&  m36_2   R
	up3       ---&
	m37     ~ ---&

126	imm bit m37 = SR(~up3 & m36, up3       , c3);

	m37_1   S ---#  m37
	m37_2   R ---#

	c3      : ---&  m37_1   S
	up3     ~ ---&
	m36       ---&

	c3      : ---|  m37_2   R
	up3       ---|

127
128	imm bit up3 = SR(~m37 & m36, m30 & ~m31, c3);

	up3_1   S ---#  up3
	up3_2   R ---#

	c3      : ---&  up3_1   S
	m37     ~ ---&
	m36       ---&

	c3      : ---&  up3_2   R
	m30       ---&
	m31     ~ ---&

129
130	QX3.0 = m30;

	m30       ---@  QX3.0


	m30       ---|  QX3.0_0 X

131	QX3.1 = m31;

	m31       ---@  QX3.1


	m31       ---|  QX3.1_0 X

132	QX3.2 = m32;

	m32       ---@  QX3.2


	m32       ---|  QX3.2_0 X

133	QX3.3 = m33;

	m33       ---@  QX3.3


	m33       ---|  QX3.3_0 X

134	QX3.4 = m34;

	m34       ---@  QX3.4


	m34       ---|  QX3.4_0 X

135	QX3.5 = m35;

	m35       ---@  QX3.5


	m35       ---|  QX3.5_0 X

136	QX3.6 = m36;

	m36       ---@  QX3.6


	m36       ---|  QX3.6_0 X

137	QX3.7 = m37;

	m37       ---@  QX3.7


	m37       ---|  QX3.7_0 X

138
139	QB7   = d3;

	IB7     A ---@  QB7     A


	IB7     A ---+  QB7_0   W       IB7     // 1

140
141	/* misc outputs */
142
143	QX8.0 = up0;

	up0       ---@  QX8.0


	up0       ---|  QX8.0_0 X

144	QX8.1 = up1;

	up1       ---@  QX8.1


	up1       ---|  QX8.1_0 X

145	QX8.2 = up2;

	up2       ---@  QX8.2


	up2       ---|  QX8.2_0 X

146	QX8.3 = up3;

	up3       ---@  QX8.3


	up3       ---|  QX8.3_0 X

147	QX8.4 = f0;

	f0        ---@  QX8.4


	f0        ---|  QX8.4_0 X

148	QX8.5 = f1;

	f1        ---@  QX8.5


	f1        ---|  QX8.5_0 X

149	QX8.6 = f2;

	f2        ---@  QX8.6


	f2        ---|  QX8.6_0 X

150	QX8.7 = f3;

	f3        ---@  QX8.7


	f3        ---|  QX8.7_0 X


******* NET TOPOLOGY    ************************

IB4     [  A  f0+    <b0_4&   QB4_0+
IB5     [  A  f1+    <b1_4&   QB5_0+
IB6     [  A  f2+    <b2_4&   QB6_0+
IB7     [  A  f3+    <b3_4&   QB7_0+
IX0.0   <     b0_3&
IX1.0   <     b1_3&
IX2.0   <     b2_3&
IX3.0   <     b3_3&
QB4     @  A  IB4[
QB4_0   +  W
QB5     @  A  IB5[
QB5_0   +  W
QB6     @  A  IB6[
QB6_0   +  W
QB7     @  A  IB7[
QB7_0   +  W
QX0.0   @     m00#
QX0.0_0 |  X
QX0.1   @     m01#
QX0.1_0 |  X
QX0.2   @     m02#
QX0.2_0 |  X
QX0.3   @     m03#
QX0.3_0 |  X
QX0.4   @     m04#
QX0.4_0 |  X
QX0.5   @     m05#
QX0.5_0 |  X
QX0.6   @     m06#
QX0.6_0 |  X
QX0.7   @     m07#
QX0.7_0 |  X
QX1.0   @     m10#
QX1.0_0 |  X
QX1.1   @     m11#
QX1.1_0 |  X
QX1.2   @     m12#
QX1.2_0 |  X
QX1.3   @     m13#
QX1.3_0 |  X
QX1.4   @     m14#
QX1.4_0 |  X
QX1.5   @     m15#
QX1.5_0 |  X
QX1.6   @     m16#
QX1.6_0 |  X
QX1.7   @     m17#
QX1.7_0 |  X
QX2.0   @     m20#
QX2.0_0 |  X
QX2.1   @     m21#
QX2.1_0 |  X
QX2.2   @     m22#
QX2.2_0 |  X
QX2.3   @     m23#
QX2.3_0 |  X
QX2.4   @     m24#
QX2.4_0 |  X
QX2.5   @     m25#
QX2.5_0 |  X
QX2.6   @     m26#
QX2.6_0 |  X
QX2.7   @     m27#
QX2.7_0 |  X
QX3.0   @     m30#
QX3.0_0 |  X
QX3.1   @     m31#
QX3.1_0 |  X
QX3.2   @     m32#
QX3.2_0 |  X
QX3.3   @     m33#
QX3.3_0 |  X
QX3.4   @     m34#
QX3.4_0 |  X
QX3.5   @     m35#
QX3.5_0 |  X
QX3.6   @     m36#
QX3.6_0 |  X
QX3.7   @     m37#
QX3.7_0 |  X
QX8.0   @     up0#
QX8.0_0 |  X
QX8.1   @     up1#
QX8.1_0 |  X
QX8.2   @     up2#
QX8.2_0 |  X
QX8.3   @     up3#
QX8.3_0 |  X
QX8.4   @     f0+
QX8.4_0 |  X
QX8.5   @     f1+
QX8.5_0 |  X
QX8.6   @     f2+
QX8.6_0 |  X
QX8.7   @     f3+
QX8.7_0 |  X
TX0.4   <    ~t_2|    t_1|
b0      |    ~b0_4&   c0_1|
b0_1    #     b0|
b0_2    >     b0|
b0_3    &  V  b0_2>
b0_4    &  D  b0_1#
b1      |    ~b1_4&   c1_1|
b1_1    #     b1|
b1_2    >     b1|
b1_3    &  V  b1_2>
b1_4    &  D  b1_1#
b2      |    ~b2_4&   c2_1|
b2_1    #     b2|
b2_2    >     b2|
b2_3    &  V  b2_2>
b2_4    &  D  b2_1#
b3      |    ~b3_4&   c3_1|
b3_1    #     b3|
b3_2    >     b3|
b3_3    &  V  b3_2>
b3_4    &  D  b3_1#
c0      :  :  m00_2&  m00_1|  m01_2&  m01_1&  m02_2&  m02_1&  m03_2&  m03_1&
              m04_2&  m04_1&  m05_2&  m05_1&  m06_2&  m06_1&  m07_2|  m07_1&
              up0_2&  up0_1&
c0_1    |  C  c0:
c1      :  :  m10_2&  m10_1|  m11_2&  m11_1&  m12_2&  m12_1&  m13_2&  m13_1&
              m14_2&  m14_1&  m15_2&  m15_1&  m16_2&  m16_1&  m17_2|  m17_1&
              up1_2&  up1_1&
c1_1    |  C  c1:
c2      :  :  m20_2&  m20_1|  m21_2&  m21_1&  m22_2&  m22_1&  m23_2&  m23_1&
              m24_2&  m24_1&  m25_2&  m25_1&  m26_2&  m26_1&  m27_2|  m27_1&
              up2_2&  up2_1&
c2_1    |  C  c2:
c3      :  :  m30_2&  m30_1|  m31_2&  m31_1&  m32_2&  m32_1&  m33_2&  m33_1&
              m34_2&  m34_1&  m35_2&  m35_1&  m36_2&  m36_1&  m37_2|  m37_1&
              up3_2&  up3_1&
c3_1    |  C  c3:
d0      @  A  IB4[
d1      @  A  IB5[
d2      @  A  IB6[
d3      @  A  IB7[
f0      +    ~b0_3&     b0_4&     QX8.4_0|
f1      +    ~b1_3&     b1_4&     QX8.5_0|
f2      +    ~b2_3&     b2_4&     QX8.6_0|
f3      +    ~b3_3&     b3_4&     QX8.7_0|
iClock  :  :  t_2|    t_1|    b0_3&   c0_1|   b1_3&   c1_1|   b2_3&   c2_1|
              b3_3&   c3_1|
m00     #     m01_1&    up0_2&    QX0.0_0|
m00_1   |  S  m00#
m00_2   &  R  m00#
m01     #    ~m00_2&    m02_1&   ~up0_2&    QX0.1_0|
m01_1   &  S  m01#
m01_2   &  R  m01#
m02     #    ~m01_2&    m03_1&    QX0.2_0|
m02_1   &  S  m02#
m02_2   &  R  m02#
m03     #    ~m02_2&    m04_1&    QX0.3_0|
m03_1   &  S  m03#
m03_2   &  R  m03#
m04     #    ~m03_2&    m05_1&    QX0.4_0|
m04_1   &  S  m04#
m04_2   &  R  m04#
m05     #    ~m04_2&    m06_1&    QX0.5_0|
m05_1   &  S  m05#
m05_2   &  R  m05#
m06     #    ~m05_2&    m07_1&    up0_1&    QX0.6_0|
m06_1   &  S  m06#
m06_2   &  R  m06#
m07     #    ~m06_2&   ~up0_1&    QX0.7_0|
m07_1   &  S  m07#
m07_2   |  R  m07#
m10     #     m11_1&    up1_2&    QX1.0_0|
m10_1   |  S  m10#
m10_2   &  R  m10#
m11     #    ~m10_2&    m12_1&   ~up1_2&    QX1.1_0|
m11_1   &  S  m11#
m11_2   &  R  m11#
m12     #    ~m11_2&    m13_1&    QX1.2_0|
m12_1   &  S  m12#
m12_2   &  R  m12#
m13     #    ~m12_2&    m14_1&    QX1.3_0|
m13_1   &  S  m13#
m13_2   &  R  m13#
m14     #    ~m13_2&    m15_1&    QX1.4_0|
m14_1   &  S  m14#
m14_2   &  R  m14#
m15     #    ~m14_2&    m16_1&    QX1.5_0|
m15_1   &  S  m15#
m15_2   &  R  m15#
m16     #    ~m15_2&    m17_1&    up1_1&    QX1.6_0|
m16_1   &  S  m16#
m16_2   &  R  m16#
m17     #    ~m16_2&   ~up1_1&    QX1.7_0|
m17_1   &  S  m17#
m17_2   |  R  m17#
m20     #     m21_1&    up2_2&    QX2.0_0|
m20_1   |  S  m20#
m20_2   &  R  m20#
m21     #    ~m20_2&    m22_1&   ~up2_2&    QX2.1_0|
m21_1   &  S  m21#
m21_2   &  R  m21#
m22     #    ~m21_2&    m23_1&    QX2.2_0|
m22_1   &  S  m22#
m22_2   &  R  m22#
m23     #    ~m22_2&    m24_1&    QX2.3_0|
m23_1   &  S  m23#
m23_2   &  R  m23#
m24     #    ~m23_2&    m25_1&    QX2.4_0|
m24_1   &  S  m24#
m24_2   &  R  m24#
m25     #    ~m24_2&    m26_1&    QX2.5_0|
m25_1   &  S  m25#
m25_2   &  R  m25#
m26     #    ~m25_2&    m27_1&    up2_1&    QX2.6_0|
m26_1   &  S  m26#
m26_2   &  R  m26#
m27     #    ~m26_2&   ~up2_1&    QX2.7_0|
m27_1   &  S  m27#
m27_2   |  R  m27#
m30     #     m31_1&    up3_2&    QX3.0_0|
m30_1   |  S  m30#
m30_2   &  R  m30#
m31     #    ~m30_2&    m32_1&   ~up3_2&    QX3.1_0|
m31_1   &  S  m31#
m31_2   &  R  m31#
m32     #    ~m31_2&    m33_1&    QX3.2_0|
m32_1   &  S  m32#
m32_2   &  R  m32#
m33     #    ~m32_2&    m34_1&    QX3.3_0|
m33_1   &  S  m33#
m33_2   &  R  m33#
m34     #    ~m33_2&    m35_1&    QX3.4_0|
m34_1   &  S  m34#
m34_2   &  R  m34#
m35     #    ~m34_2&    m36_1&    QX3.5_0|
m35_1   &  S  m35#
m35_2   &  R  m35#
m36     #    ~m35_2&    m37_1&    up3_1&    QX3.6_0|
m36_1   &  S  m36#
m36_2   &  R  m36#
m37     #    ~m36_2&   ~up3_1&    QX3.7_0|
m37_1   &  S  m37#
m37_2   |  R  m37#
t       !  !  b0_4&   b1_4&   b2_4&   b3_4&
t_1     |  T  t!
t_2     |  T  t!
up0     #     m00_2&   ~m00_1|    m01_2&   ~m01_1&    m02_2&   ~m02_1&    m03_2&   ~m03_1&
              m04_2&   ~m04_1&    m05_2&   ~m05_1&    m06_2&   ~m06_1&    m07_2|   ~m07_1&
              QX8.0_0|
up0_1   &  S  up0#
up0_2   &  R  up0#
up1     #     m10_2&   ~m10_1|    m11_2&   ~m11_1&    m12_2&   ~m12_1&    m13_2&   ~m13_1&
              m14_2&   ~m14_1&    m15_2&   ~m15_1&    m16_2&   ~m16_1&    m17_2|   ~m17_1&
              QX8.1_0|
up1_1   &  S  up1#
up1_2   &  R  up1#
up2     #     m20_2&   ~m20_1|    m21_2&   ~m21_1&    m22_2&   ~m22_1&    m23_2&   ~m23_1&
              m24_2&   ~m24_1&    m25_2&   ~m25_1&    m26_2&   ~m26_1&    m27_2|   ~m27_1&
              QX8.2_0|
up2_1   &  S  up2#
up2_2   &  R  up2#
up3     #     m30_2&   ~m30_1|    m31_2&   ~m31_1&    m32_2&   ~m32_1&    m33_2&   ~m33_1&
              m34_2&   ~m34_1&    m35_2&   ~m35_1&    m36_2&   ~m36_1&    m37_2|   ~m37_1&
              QX8.3_0|
up3_1   &  S  up3#
up3_2   &  R  up3#

******* NET STATISTICS  ************************

ARN	+      8 blocks
AND	&     72 blocks
OR	|     58 blocks
FF	#     40 blocks
VF	>      4 blocks
INPW	[      4 blocks
INPX	<      5 blocks
CLK	:      5 blocks
TIM	!      1 blocks
ALIAS	@     48

TOTAL	     197 blocks
	     590 links

compiled by:
@(#)     $Id: bar2.lst,v 1.1 2015/05/24 00:51:48 jw Exp $ -O7

C OUTPUT: ./Test0/bar2.c  (414 lines)
