// Seed: 200807585
module module_0 #(
    parameter id_10 = 32'd29,
    parameter id_4  = 32'd82
) (
    input id_1,
    input reg id_2,
    input id_3
);
  logic _id_4;
  logic id_5;
  reg   id_6;
  reg id_7 (
      id_6,
      1'b0,
      "",
      id_4
  );
  type_20(
      1, 1'h0, 1, id_4, id_5
  );
  assign id_6 = id_4;
  assign id_5 = id_2;
  logic id_8, id_9, _id_10;
  initial begin
    if (1'b0 & 1'b0) id_10 <= 1;
    else begin
      if (id_1) id_7[id_4==id_10] <= 1'b0;
      else id_4 <= "";
      if (1) if (0) id_8 = 1;
      id_4 = 1;
    end
  end
  logic id_11;
  logic id_12;
  logic id_13;
  type_1 id_14 (.id_0(1)), id_15 = id_3;
endmodule
module module_1 #(
    parameter id_15 = 32'd56
) (
    output logic id_1,
    input id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input id_8,
    output id_9,
    input logic id_10
);
  logic id_11, id_12;
  assign id_6 = id_6;
  logic id_13, id_14 = 1, _id_15 = 1, id_16;
  assign id_9[id_15] = 1'b0;
endmodule
`default_nettype id_1
