i915_gem_get_gtt_size	,	F_16
I915_TILING_X	,	V_61
i915_gem_release_mmap	,	F_25
"record\n"	,	L_5
sg_page_iter_page	,	F_38
I830_FENCE_START_MASK	,	V_49
stride	,	V_36
page_to_phys	,	F_39
dev_priv	,	V_4
drm_device	,	V_1
dev	,	V_2
C0DRB3	,	V_31
PAGE_SHIFT	,	V_69
MAD_DIMM_A_SIZE_MASK	,	V_15
IS_G33	,	F_9
I915_TILING_Y	,	V_41
page_count	,	V_80
i915_gem_object_needs_bit17_swizzle	,	F_26
sg_page_iter	,	V_77
I915_BIT_6_SWIZZLE_9	,	V_18
kmap	,	F_34
handle	,	V_55
map_and_fenceable	,	V_63
i915_gem_swizzle_page	,	F_33
drm_i915_gem_set_tiling	,	V_53
fence_reg	,	V_66
drm_i915_gem_get_tiling	,	V_71
size	,	V_37
I915_READ16	,	F_11
i915_gem_object_save_bit_17_swizzle	,	F_42
PAGE_SIZE	,	V_76
GFP_KERNEL	,	V_70
MAD_DIMM_B_SIZE_MASK	,	V_16
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_7
to_intel_bo	,	F_19
kfree	,	F_29
I915_BIT_6_SWIZZLE_9_10_11	,	V_27
I915_BIT_6_SWIZZLE_9_17	,	V_30
I915_READ	,	F_4
test_bit	,	F_40
I915_BIT_6_SWIZZLE_9_10_17	,	V_29
gen	,	V_9
mutex_unlock	,	F_31
IS_GEN2	,	F_6
file	,	V_52
EBUSY	,	V_59
DCC_CHANNEL_XOR_DISABLE	,	V_25
I915_BIT_6_SWIZZLE_9_11	,	V_28
i915_gem_obj_ggtt_size	,	F_17
__clear_bit	,	F_44
I915_BIT_6_SWIZZLE_9_10	,	V_17
IS_GEN3	,	F_8
INTEL_INFO	,	F_2
IS_GEN5	,	F_5
drm_gem_object_unreference	,	F_30
i915_gem_obj_ggtt_offset	,	F_15
IS_VALLEYVIEW	,	F_3
i915_gem_object_do_bit_17_swizzle	,	F_36
I915_FENCE_START_MASK	,	V_48
drm_i915_private	,	V_3
uint32_t	,	T_1
kcalloc	,	F_27
i	,	V_75
drm_i915_gem_object	,	V_45
ENOENT	,	V_56
tiling_mode	,	V_38
drm_gem_object_unreference_unlocked	,	F_21
EINVAL	,	V_57
last_fenced_seqno	,	V_65
mutex_lock	,	F_23
fence_dirty	,	V_64
I915_BIT_6_SWIZZLE_NONE	,	V_10
I830_FENCE_MAX_SIZE_VAL	,	V_44
data	,	V_50
IS_MOBILE	,	F_7
dimm_c1	,	V_12
dimm_c0	,	V_11
DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED	,	V_24
bit_6_swizzle_y	,	V_35
bit_6_swizzle_x	,	V_34
i915_gem_get_tiling	,	F_32
HAS_128_BYTE_Y_TILING	,	F_13
swizzle_mode	,	V_60
u32	,	T_2
i915_gem_detect_bit_6_swizzle	,	F_1
__set_bit	,	F_43
i915_gem_obj_is_pinned	,	F_22
framebuffer_references	,	V_58
MAD_DIMM_C1	,	V_14
DCC_ADDRESSING_MODE_SINGLE_CHANNEL	,	V_22
MAD_DIMM_C0	,	V_13
mm	,	V_33
ret	,	V_54
bit_17	,	V_68
I915_TILING_NONE	,	V_40
BITS_TO_LONGS	,	F_28
kunmap	,	F_35
DCC	,	V_20
"unknown tiling mode\n"	,	L_3
DCC_CHANNEL_XOR_BIT_17	,	V_26
C1DRB3	,	V_32
DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC	,	V_23
i915_gem_set_tiling	,	F_18
i915_gem_object_ggtt_unbind	,	F_24
DRM_ERROR	,	F_10
struct_mutex	,	V_62
DCC_ADDRESSING_MODE_MASK	,	V_21
sg_iter	,	V_78
"Failed to allocate memory for bit 17 "	,	L_4
I965_FENCE_MAX_PITCH_VAL	,	V_43
page	,	V_72
dcc	,	V_19
swizzle_x	,	V_6
swizzle_y	,	V_8
vaddr	,	V_74
drm_gem_object_lookup	,	F_20
for_each_sg_page	,	F_37
"Couldn't read from MCHBAR.  "	,	L_1
temp	,	V_73
set_page_dirty	,	F_41
"Disabling tiling.\n"	,	L_2
i915_tiling_ok	,	F_12
dev_private	,	V_5
tile_width	,	V_39
new_bit_17	,	V_79
obj	,	V_46
I915_FENCE_REG_NONE	,	V_67
drm_file	,	V_51
i915_gem_object_fence_ok	,	F_14
GEN7_FENCE_MAX_PITCH_VAL	,	V_42
base	,	V_47
