digraph "CFG for '_Z7ge_ataniiPKfiiPfii' function" {
	label="CFG for '_Z7ge_ataniiPKfiiPfii' function";

	Node0x4ea3bd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %25 = add i32 %23, %24\l  %26 = icmp slt i32 %17, %0\l  %27 = icmp slt i32 %25, %1\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %58\l|{<s0>T|<s1>F}}"];
	Node0x4ea3bd0:s0 -> Node0x4ea7610;
	Node0x4ea3bd0:s1 -> Node0x4ea76a0;
	Node0x4ea7610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = add nsw i32 %17, %3\l  %31 = mul nsw i32 %25, %4\l  %32 = add nsw i32 %30, %31\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = tail call float @llvm.fabs.f32(float %35)\l  %37 = fcmp ogt float %36, 1.000000e+00\l  %38 = tail call float @llvm.amdgcn.rcp.f32(float %36)\l  %39 = select i1 %37, float %38, float %36\l  %40 = fmul float %39, %39\l  %41 = tail call float @llvm.fmuladd.f32(float %40, float 0x3F65A54B00000000,\l... float 0xBF8F4B2180000000)\l  %42 = tail call float @llvm.fmuladd.f32(float %40, float %41, float\l... 0x3FA53F67E0000000)\l  %43 = tail call float @llvm.fmuladd.f32(float %40, float %42, float\l... 0xBFB2FA9AE0000000)\l  %44 = tail call float @llvm.fmuladd.f32(float %40, float %43, float\l... 0x3FBB263640000000)\l  %45 = tail call float @llvm.fmuladd.f32(float %40, float %44, float\l... 0xBFC22C1CC0000000)\l  %46 = tail call float @llvm.fmuladd.f32(float %40, float %45, float\l... 0x3FC99717E0000000)\l  %47 = tail call float @llvm.fmuladd.f32(float %40, float %46, float\l... 0xBFD5554C40000000)\l  %48 = fmul float %40, %47\l  %49 = tail call float @llvm.fmuladd.f32(float %39, float %48, float %39)\l  %50 = fsub float 0x3FF921FB60000000, %49\l  %51 = select i1 %37, float %50, float %49\l  %52 = tail call float @llvm.copysign.f32(float %51, float %35)\l  %53 = add nsw i32 %17, %6\l  %54 = mul nsw i32 %25, %7\l  %55 = add nsw i32 %53, %54\l  %56 = sext i32 %55 to i64\l  %57 = getelementptr inbounds float, float addrspace(1)* %5, i64 %56\l  store float %52, float addrspace(1)* %57, align 4, !tbaa !7\l  br label %58\l}"];
	Node0x4ea7610 -> Node0x4ea76a0;
	Node0x4ea76a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  ret void\l}"];
}
