x86 smpboot: Re-enable init_udelay=0 by default on modern CPUs

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-514.el7
Rebuild_CHGLOG: - [x86] smpboot: Re-enable init_udelay=0 by default on modern CPUs (Steve Best) [1365413]
Rebuild_FUZZ: 96.67%
commit-author Len Brown <len.brown@intel.com>
commit 656279a1f3b210cf48ccc572fd7c6b8e2250be77
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-514.el7/656279a1.failed

commit f1ccd249319e allowed the cmdline "cpu_init_udelay=" to work
with all values, including the default of 10000.

But in setting the default of 10000, it over-rode the code that sets
the delay 0 on modern processors.

Also, tidy up use of INT/UINT.

Fixes: f1ccd249319e "x86/smpboot: Fix cpu_init_udelay=10000 corner case boot parameter misbehavior"
	Reported-by: Shane <shrybman@teksavvy.com>
	Signed-off-by: Len Brown <len.brown@intel.com>
	Cc: dparsons@brightdsl.net
	Cc: stable@kernel.org
Link: http://lkml.kernel.org/r/9082eb809ef40dad02db714759c7aaf618c518d4.1448232494.git.len.brown@intel.com
	Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
(cherry picked from commit 656279a1f3b210cf48ccc572fd7c6b8e2250be77)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/kernel/smpboot.c
diff --cc arch/x86/kernel/smpboot.c
index 7dbc496614e0,fbabe4fcc7fb..000000000000
--- a/arch/x86/kernel/smpboot.c
+++ b/arch/x86/kernel/smpboot.c
@@@ -483,6 -498,44 +483,47 @@@ void __inquire_remote_apic(int apicid
  }
  
  /*
++<<<<<<< HEAD
++=======
+  * The Multiprocessor Specification 1.4 (1997) example code suggests
+  * that there should be a 10ms delay between the BSP asserting INIT
+  * and de-asserting INIT, when starting a remote processor.
+  * But that slows boot and resume on modern processors, which include
+  * many cores and don't require that delay.
+  *
+  * Cmdline "init_cpu_udelay=" is available to over-ride this delay.
+  * Modern processor families are quirked to remove the delay entirely.
+  */
+ #define UDELAY_10MS_DEFAULT 10000
+ 
+ static unsigned int init_udelay = UINT_MAX;
+ 
+ static int __init cpu_init_udelay(char *str)
+ {
+ 	get_option(&str, &init_udelay);
+ 
+ 	return 0;
+ }
+ early_param("cpu_init_udelay", cpu_init_udelay);
+ 
+ static void __init smp_quirk_init_udelay(void)
+ {
+ 	/* if cmdline changed it from default, leave it alone */
+ 	if (init_udelay != UINT_MAX)
+ 		return;
+ 
+ 	/* if modern processor, use no delay */
+ 	if (((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) && (boot_cpu_data.x86 == 6)) ||
+ 	    ((boot_cpu_data.x86_vendor == X86_VENDOR_AMD) && (boot_cpu_data.x86 >= 0xF))) {
+ 		init_udelay = 0;
+ 		return;
+ 	}
+ 	/* else, use legacy delay */
+ 	init_udelay = UDELAY_10MS_DEFAULT;
+ }
+ 
+ /*
++>>>>>>> 656279a1f3b2 (x86 smpboot: Re-enable init_udelay=0 by default on modern CPUs)
   * Poke the other CPU in the eye via NMI to wake it up. Remember that the normal
   * INIT, INIT, STARTUP sequence will reset the chip hard for us, and this
   * won't ... remember to clear down the APIC, etc later.
* Unmerged path arch/x86/kernel/smpboot.c
