SerialICE: Open connection to target hardware...
SerialICE: Waiting for handshake with target... target alive!
SerialICE: Version.....: SerialICE v1.5 (Sep  5 2017)
SerialICE: Mainboard...: HP Mini 2133
SerialICE: LUA init...
SerialICE: LUA init...
SerialICE: Starting LUA script
SerialICE: LUA script initialized.
Registering physical memory at 0xffef0000 (0x00008000 bytes)
0000.0001    R.Q.    [ffff000:fff0]   MEM:  readb fffffff0 => ea
0000.0002    R.Q.    [ffff000:fff0]   MEM:  readw fffffff1 => ffaa
0000.0003    R.Q.    [ffff000:fff0]   MEM:  readw fffffff3 => f000
0000.0004    R.Q.    [f000:ffaa]   MEM:  readb 000fffaa => e9
0000.0005    R.Q.    [f000:ffaa]   MEM:  readw 000fffab => 00c3
0000.0006    R.Q.    [f000:0070]   MEM:  readb 000f0070 => e9
0000.0007    R.Q.    [f000:0070]   MEM:  readw 000f0071 => 11b8
0000.0008    R.Q.    [f000:122b]   MEM:  readb 000f122b => 66
0000.0009    R.Q.    [f000:122b]   MEM:  readl 000f1233 => 80008858
0000.000a    R.Q.    [f000:122b]   MEM:  readw 000f123f => 0cfc
0000.000b    R.Q.    [f000:122b]   MEM:  readl 000f1245 => 40000000
000d.000e    RH..    [f000:122b]   IO: outl 0cf8 <= 80008858
000d.000f    RH..    [f000:122b]   IO:  inl 0cfc => 01000020
000d.0010    RH..    [f000:122b]   IO: outl 0cfc <= 41000020
0011.0012    RH.U    [f000:1250]   CPUID: eax: 00000000; ecx: 00000000 => 00000001.746e6543.736c7561.48727561
0011.0013    R.Q.    [f000:125a]   MEM:  readw 000f1263 => 06d0
0011.0014    R.Q.    [f000:125a]   MEM:  readw 000f1267 => 0288
0011.0015    RH.U    [f000:1260]   CPUID: eax: 00000001; ecx: 736c7561 => 000006d0.00000800.00004181.a7c9bbff
0011.0016    R.Q.    [f000:14f1]   MEM:  readl 000f14f3 => 000001a0
0011.0017    R.Q.    [f000:14f1]   MEM:  readl 000f1507 => 00001107
0011.0018    R.Q.    [f000:14f1]   MEM:  readl 000f1516 => 0000116a
0011.0019    R.Q.    [f000:14f1]   MEM:  readl 000f1522 => 00001140
001a.001b    RH.U    [f000:14f7]   CPU MSR: [000001a0] => 00000000.00000000
001a.001c    RH.U    [f000:1503]   CPU MSR: [000001a0] <= 00000000.00110000
001a.001d    RH.U    [f000:150b]   CPU MSR: [00001107] => 3c3f8685.9f1f1ac6
001a.001e    RH.U    [f000:1512]   CPU MSR: [00001107] <= 3c3f8685.9f1f1ac6
001a.001f    RH.U    [f000:151a]   CPU MSR: [0000116a] => 00000000.00000003
001a.0020    RH.U    [f000:151e]   CPU MSR: [0000116a] <= 00000000.00000000
001a.0021    RH.U    [f000:1526]   CPU MSR: [00001140] => 00000800.04000000
001a.0022    R.Q.    [f000:154d]   MEM:  readl 000f154f => 00001140
001a.0023    RH.U    [f000:1553]   CPU MSR: [00001140] => 00000800.04000000
001a.0024    R.Q.    [f000:155b]   MEM:  readl 000f155d => 00001154
001a.0025    RH.U    [f000:1561]   CPU MSR: [00001154] => 00000000.fffdffff
001a.0026    R.Q.    [f000:1584]   MEM:  readl 000f1586 => 00001142
001a.0027    R.Q.    [f000:1584]   MEM:  readl 000f1595 => 00000198
001a.0028    R.Q.    [f000:1584]   MEM:  readl 000f15b1 => 00001140
001a.0029    RH.U    [f000:158a]   CPU MSR: [00001142] => 00000000.feff0323
001a.002a    RH.U    [f000:1591]   CPU MSR: [00001142] <= 00000000.feff03a3
001a.002b    RH.U    [f000:1599]   CPU MSR: [00000198] => 04060810.04000406
002c.002d    R..D    [f000:15ab]   CPU MSR: [00000199] <= 00000000.00000406
002e.002f    RH.U    [f000:15b5]   CPU MSR: [00001140] => 00000800.04000000
002e.0030    R.Q.    [f000:15c4]   MEM:  readl 000f15c6 => 0000019d
002e.0031    R.Q.    [f000:15c4]   MEM:  readl 000f15ce => 00001152
002e.0032    R.Q.    [f000:15c4]   MEM:  readl 000f15e1 => 000007ff
002e.0033    R.Q.    [f000:15c4]   MEM:  readl 000f15fb => 000007ff
002e.0034    R.Q.    [f000:15c4]   MEM:  readl 000f1601 => 00001168
002e.0035    R.Q.    [f000:15c4]   MEM:  readl 000f1645 => 00001165
002e.0036    R.Q.    [f000:15c4]   MEM:  readl 000f1651 => 00001164
002e.0037    R.Q.    [f000:15c4]   MEM:  readl 000f1659 => 00001141
002e.0038    R.Q.    [f000:15c4]   MEM:  readl 000f1662 => 80000000
002e.0039    R.Q.    [f000:15c4]   MEM:  readl 000f1676 => 0000116a
002e.003a    R.Q.    [f000:15c4]   MEM:  readl 000f1682 => 00000001
002e.003b    R.Q.    [f000:15c4]   MEM:  readl 000f168b => 00000080
002e.003c    RH.U    [f000:15ca]   CPU MSR: [0000019d] <= 00000800.00000406
002e.003d    RH.U    [f000:15d2]   CPU MSR: [00001152] => e6ecb39f.fbffffff
002e.003e    RH.U    [f000:15f0]   CPU MSR: [0000116b] <= 00000000.000001a6
002e.003f    RH.U    [f000:1605]   CPU MSR: [00001168] <= 00000000.00000191
002e.0040    RH.U    [f000:1628]   CPU MSR: [00001166] <= 00000000.0000007d
002e.0041    RH.U    [f000:1649]   CPU MSR: [00001165] <= 00000000.00000064
002e.0042    RH.U    [f000:1655]   CPU MSR: [00001164] <= 00000000.0000005f
002e.0043    RH.U    [f000:165d]   CPU MSR: [00001141] => 00000000.08000000
002e.0044    RH.U    [f000:1672]   CPU MSR: [00001141] <= 00000000.08000000
002e.0045    RH.U    [f000:167a]   CPU MSR: [0000116a] => 00000000.00000000
002e.0046    RH.U    [f000:167e]   CPU MSR: [0000116a] <= 00000000.00000003
0047.0048    RH.U    [f000:1686]   CPUID: eax: 00000001; ecx: 0000116a => 000006d0.00000800.00004181.a7c9bbff
0047.0049    R.Q.    [f000:16ab]   MEM:  readl 000f16ad => 00001141
0047.004a    R.Q.    [f000:16ab]   MEM:  readl 000f16c1 => 00001140
004b.004c    RH.U    [f000:16b1]   CPU MSR: [00001141] => 00000000.08000000
004b.004d    RH.U    [f000:16bd]   CPU MSR: [00001141] <= 00000000.08030000
004b.004e    RH.U    [f000:16c5]   CPU MSR: [00001140] => 00000800.04000000
004b.004f    R.Q.    [f000:16cd]   MEM:  readl 000f16cf => 00001154
004b.0050    RH.U    [f000:16d3]   CPU MSR: [00001154] => 00000000.fffdffff
004b.0051    R.Q.    [f000:16e5]   MEM:  readl 000f16e7 => 00001141
004b.0052    R.Q.    [f000:16e5]   MEM:  readl 000f16fb => 00001140
004b.0053    R.Q.    [f000:16e5]   MEM:  readl 000f1703 => 00f00000
004b.0054    RH.U    [f000:16eb]   CPU MSR: [00001141] => 00000000.08030000
004b.0055    RH.U    [f000:16f7]   CPU MSR: [00001141] <= 00000000.08020000
004b.0056    RH.U    [f000:16ff]   CPU MSR: [00001140] => 00000800.04000000
004b.0057    R.Q.    [f000:171c]   MEM:  readl 000f171e => 00001107
004b.0058    RH.U    [f000:1722]   CPU MSR: [00001107] => 3c3f8685.9f1f1ac6
004b.0059    RH.U    [f000:1729]   CPU MSR: [00001107] <= 3c7f8685.9f1f1ac6
004b.005a    R.Q.    [f000:029c]   MEM:  readw 000f029d => fe4c
004b.005b    R.Q.    [f000:2076]   MEM:  readb 000f2076 => 0f
004b.005c    R.Q.    [f000:2076]   MEM:  readw 000f207d => 209e
004b.005d    R.Q.    [f000:2076]   MEM:  readw 000f208d => f716
004b.005e    R.Q.    [f000:17a9]   MEM:  readw 000f17b9 => 17be
004b.005f    R.Q.    [f000:24a4]   MEM:  readw 000f24ab => ff69
0061.0062    RH..    [f000:2416]   IO: outl 0cf8 <= 8000004c
0061.0063    RH..    [f000:2434]   IO:  inb 0cff => 01
0064.0065    RH..    [f000:2460]   IO: outl 0cf8 <= 8000004c
0064.0066    RH..    [f000:247e]   IO: outb 0cff <= 01
0064.0067    R.Q.    [f000:208f]   MEM:  readw 000f2091 => 20b3
0064.0068    R.Q.    [f000:207f]   MEM:  readw 000f208d => f716
0064.0069    R.Q.    [f000:207f]   MEM:  readw 000f20a5 => 008f
0064.006a    R.Q.    [f000:207f]   MEM:  readw 000f20a7 => 20ac
006b.006c    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008f48
006b.006d    RH..    [f000:2432]   IO:  inb 0cfc => 1a
006e.006f    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008f48
006e.0070    RH..    [f000:247c]   IO: outb 0cfc <= 18
0071.0072    RH..    [f000:2416]   IO: outl 0cf8 <= 80000748
0071.0073    RH..    [f000:2434]   IO:  inb 0cfc => 00
0074.0075    RH..    [f000:2460]   IO: outl 0cf8 <= 80000748
0074.0076    RH..    [f000:247e]   IO: outb 0cfc <= 18
0074.0077    R.Q.    [f000:00ee]   MEM:  readw 000f00ef => 16ef
0074.0078    R.Q.    [f000:17e0]   MEM:  readw 000f17e7 => 1e13
0074.0079    R.Q.    [f000:17e0]   MEM:  readw 000f17f7 => ffac
0074.007a    R.Q.    [f000:17e0]   MEM:  readw 000f1e13 => 0000
0074.007b    R.Q.    [f000:17e0]   MEM:  readw 000f1e15 => 1e1a
007c.007d    RH..    [f000:24a4]   IO: outl 0cf8 <= 8000004c
007c.007e    RH..    [f000:2432]   IO:  inb 0cff => 01
007f.0080    RH..    [f000:24ad]   IO: outl 0cf8 <= 8000004c
007f.0081    RH..    [f000:247c]   IO: outb 0cff <= 01
007f.0082    R.Q.    [f000:17f9]   MEM:  readw 000f17fb => 1e5c
007f.0083    R.Q.    [f000:17e9]   MEM:  readw 000f17f7 => ffac
0084.0085    RH..    [f000:2416]   IO: outl 0cf8 <= 80000250
0084.0086    RH..    [f000:2434]   IO:  inb 0cfc => 80
0087.0088    RH..    [f000:2460]   IO: outl 0cf8 <= 80000250
0087.0089    RH..    [f000:247e]   IO: outb 0cfc <= 08
008a.008b    RH..    [f000:24a4]   IO: outl 0cf8 <= 80000250
008a.008c    RH..    [f000:2432]   IO:  inb 0cfd => 00
008d.008e    RH..    [f000:24ad]   IO: outl 0cf8 <= 80000250
008d.008f    RH..    [f000:247c]   IO: outb 0cfd <= 28
0090.0091    RH..    [f000:2416]   IO: outl 0cf8 <= 80000250
0090.0092    RH..    [f000:2434]   IO:  inb 0cfe => 20
0093.0094    RH..    [f000:2460]   IO: outl 0cf8 <= 80000250
0093.0095    RH..    [f000:247e]   IO: outb 0cfe <= ef
0096.0097    RH..    [f000:24a4]   IO: outl 0cf8 <= 80000250
0096.0098    RH..    [f000:2432]   IO:  inb 0cff => 00
0099.009a    RH..    [f000:24ad]   IO: outl 0cf8 <= 80000250
0099.009b    RH..    [f000:247c]   IO: outb 0cff <= 58
009c.009d    RH..    [f000:2416]   IO: outl 0cf8 <= 8000025c
009c.009e    RH..    [f000:2434]   IO:  inb 0cfd => 00
009f.00a0    RH..    [f000:2460]   IO: outl 0cf8 <= 8000025c
009f.00a1    RH..    [f000:247e]   IO: outb 0cfd <= b2
00a2.00a3    RH..    [f000:24a4]   IO: outl 0cf8 <= 8000025c
00a2.00a4    RH..    [f000:2432]   IO:  inb 0cfe => 00
00a5.00a6    RH..    [f000:24ad]   IO: outl 0cf8 <= 8000025c
00a5.00a7    RH..    [f000:247c]   IO: outb 0cfe <= 88
00a8.00a9    RH..    [f000:2416]   IO: outl 0cf8 <= 8000025c
00a8.00aa    RH..    [f000:2434]   IO:  inb 0cff => 00
00ab.00ac    RH..    [f000:2460]   IO: outl 0cf8 <= 8000025c
00ab.00ad    RH..    [f000:247e]   IO: outb 0cff <= 06
00ab.00ae    R.Q.    [f000:17f9]   MEM:  readw 000f1e33 => 0010
00ab.00af    R.Q.    [f000:17f9]   MEM:  readw 000f1e35 => 1e3a
00b0.00b1    RH..    [f000:24a4]   IO: outl 0cf8 <= 800010a0
00b0.00b2    RH..    [f000:2432]   IO:  inb 0cff => fc
00b3.00b4    RH..    [f000:24ad]   IO: outl 0cf8 <= 800010a0
00b3.00b5    RH..    [f000:247c]   IO: outb 0cff <= fc
00b6.00b7    RH..    [f000:2416]   IO: outl 0cf8 <= 80000384
00b6.00b8    RH..    [f000:2434]   IO:  inb 0cfe => 01
00b9.00ba    RH..    [f000:2460]   IO: outl 0cf8 <= 80000384
00b9.00bb    RH..    [f000:247e]   IO: outb 0cfe <= 29
00b9.00bc    R.Q.    [f000:17f9]   MEM:  readw 000f1e41 => 0007
00b9.00bd    R.Q.    [f000:17f9]   MEM:  readw 000f1e43 => 1e48
00be.00bf    RH..    [f000:24a4]   IO: outl 0cf8 <= 800007e4
00be.00c0    RH..    [f000:2432]   IO:  inb 0cfe => 00
00c1.00c2    RH..    [f000:24ad]   IO: outl 0cf8 <= 800007e4
00c1.00c3    RH..    [f000:247c]   IO: outb 0cfe <= 29
00c4.00c5    RH..    [f000:2416]   IO: outl 0cf8 <= 80008fe4
00c4.00c6    RH..    [f000:2434]   IO:  inb 0cfe => 01
00c7.00c8    RH..    [f000:2460]   IO: outl 0cf8 <= 80008fe4
00c7.00c9    RH..    [f000:247e]   IO: outb 0cfe <= 29
00c7.00ca    R.Q.    [f000:17f9]   MEM:  readw 000f1e4f => 0005
00c7.00cb    R.Q.    [f000:17f9]   MEM:  readw 000f1e51 => 1e5c
00cc.00cd    RH..    [f000:24a4]   IO: outl 0cf8 <= 80000540
00cc.00ce    RH..    [f000:2432]   IO:  inb 0cfc => 4c
00cf.00d0    RH..    [f000:24ad]   IO: outl 0cf8 <= 80000540
00cf.00d1    RH..    [f000:247c]   IO: outb 0cfc <= cc
00d2.00d3    RH..    [f000:2416]   IO: outl 0cf8 <= 80000540
00d2.00d4    RH..    [f000:2434]   IO:  inb 0cfe => 03
00d5.00d6    RH..    [f000:2460]   IO: outl 0cf8 <= 80000540
00d5.00d7    RH..    [f000:247e]   IO: outb 0cfe <= 05
00d8.00d9    RH..    [f000:24a4]   IO: outl 0cf8 <= 80000560
00d8.00da    RH..    [f000:2432]   IO:  inb 0cfc => 20
00db.00dc    RH..    [f000:24ad]   IO: outl 0cf8 <= 80000560
00db.00dd    RH..    [f000:247c]   IO: outb 0cfc <= 2b
00db.00de    R.Q.    [f000:17ff]   MEM:  readl 000f1801 => 00000001
00db.00df    R.Q.    [f000:17ff]   MEM:  readw 000f180d => 1e5c
00e0.00e1    RH.U    [f000:1805]   CPUID: eax: 00000001; ecx: 00001e5c => 000006d0.00000800.00004181.a7c9bbff
00e0.00e2    R.Q.    [f000:1846]   MEM:  readw 000f184f => 1854
00e0.00e3    R.Q.    [f000:1846]   MEM:  readw 000f1e61 => 0004
00e5.00e6    RH..    [f000:2416]   IO: outl 0cf8 <= 800004f4
00e5.00e7    RH..    [f000:2434]   IO:  inb 0cfe => 08
00e5.00e8    R.Q.    [f000:1864]   MEM:  readw 000f186d => 1872
00e5.00e9    R.Q.    [f000:1864]   MEM:  readw 000f1e67 => 0002
00ea.00eb    RH..    [f000:2416]   IO: outl 0cf8 <= 80000250
00ea.00ec    RH..    [f000:2432]   IO:  inb 0cfd => 28
00ea.00ed    R.Q.    [f000:1872]   MEM:  readw 000f187b => 1880
00ee.00ef    RH..    [f000:2460]   IO: outl 0cf8 <= 80000250
00ee.00f0    RH..    [f000:247e]   IO: outb 0cfd <= 38
00ee.00f1    R.Q.    [f000:1880]   MEM:  readw 000f1885 => 1ebc
00ee.00f2    R.Q.    [f000:78d4]   MEM:  readb 000f78d4 => 0f
00ee.00f3    R.Q.    [f000:78d4]   MEM:  readw 000f78db => 5108
00ee.00f4    R.Q.    [f000:78d4]   MEM:  readw 000f78e1 => 04b4
00f5.00f6    RH..    [f000:2416]   IO: outl 0cf8 <= 80008850
00f5.00f7    RH..    [f000:2434]   IO:  inb 0cfd => 1d
00f8.00f9    RH..    [f000:2460]   IO: outl 0cf8 <= 80008850
00f8.00fa    RH..    [f000:247c]   IO: outb 0cfd <= 1d
00f8.00fb    R.Q.    [f000:78e3]   MEM:  readw 000f78e9 => 78ee
00fc.00fd    RH.U    [f000:78e3]   IO: outb 00e0 <= 1d
00ff.0100    RH..    [f000:24c5]   IO: outl 0cf8 <= 8000884c
00ff.0101    RH..    [f000:2432]   IO:  inb 0cfe => 00
0102.0103    RH..    [f000:24ad]   IO: outl 0cf8 <= 8000884c
0102.0104    RH..    [f000:247e]   IO: outb 0cfe <= 0a
0102.0105    R.Q.    [f000:78ee]   MEM:  readw 000f78f1 => 8104
0102.0106    R.Q.    [f000:78ee]   MEM:  readw 000f78f7 => 049e
0107.0108    RH.U    [f000:78ee]   IO: outb 00e8 <= 0a
010a.010b    RH..    [f000:2416]   IO: outl 0cf8 <= 80008880
010a.010c    RH..    [f000:2434]   IO:  inb 0cfd => 04
010d.010e    RH..    [f000:2460]   IO: outl 0cf8 <= 80008880
010d.010f    RH..    [f000:247c]   IO: outb 0cfd <= 04
010d.0110    R.Q.    [f000:78f9]   MEM:  readw 000f7903 => 8240
010d.0111    R.Q.    [f000:78f9]   MEM:  readw 000f7909 => 03b1
010d.0112    R..D    [f000:78f9]   IO: outb 00ea <= 04
010d.0113    R..D    [f000:78f9]   IO: outb 00ee <= 04
010d.0114    R..D    [f000:78f9]   IO: outb 00eb <= 04
010d.0115    R.Q.    [f000:7cbc]   MEM:  readw 000f7cbd => 0088
010d.0116    R.Q.    [f000:7cda]   MEM:  readw 000f7cdb => a739
0117.0118    RH..    [f000:2416]   IO: outl 0cf8 <= 80008880
0117.0119    RH..    [f000:2432]   IO:  inb 0cfe => 50
0117.011a    R.Q.    [f000:790d]   MEM:  readw 000f7911 => 7916
011b.011c    RH..    [f000:040e]   IO: outb 0070 <= 8e
011b.011d    RH..    [f000:0414]   IO:  inb 0071 => 00
011b.011e    R.Q.    [f000:7918]   MEM:  readw 000f791d => 7922
011b.011f    RH..    [f000:0417]   IO: outb 0070 <= 8e
011b.0120    RH..    [f000:041f]   IO: outb 0071 <= 00
011b.0121    R.Q.    [f000:7924]   MEM:  readw 000f7925 => 8b8b
011b.0122    R.Q.    [f000:7924]   MEM:  readw 000f7929 => 792e
011b.0123    RH..    [f000:040e]   IO: outb 0070 <= 8b
011b.0124    RH..    [f000:0412]   IO:  inb 0071 => 02
011b.0125    R.Q.    [f000:7930]   MEM:  readw 000f7935 => 793a
011b.0126    RH..    [f000:0417]   IO: outb 0070 <= 8b
011b.0127    RH..    [f000:041d]   IO: outb 0071 <= 02
011b.0128    R.Q.    [f000:793c]   MEM:  readw 000f793d => 8800
011b.0129    R.Q.    [f000:793c]   MEM:  readw 000f7943 => 03c0
012b.012c    RH..    [f000:2460]   IO: outl 0cf8 <= 80008888
012b.012d    RH..    [f000:247e]   IO: outb 0cfc <= 00
012b.012e    R.Q.    [f000:7945]   MEM:  readw 000f7949 => 794e
012f.0130    RH..    [f000:2460]   IO: outl 0cf8 <= 80008888
012f.0131    RH..    [f000:247c]   IO: outb 0cfd <= 08
012f.0132    R.Q.    [f000:794e]   MEM:  readw 000f794f => 8180
012f.0133    R.Q.    [f000:794e]   MEM:  readw 000f7955 => 0440
0134.0135    RH..    [f000:24c5]   IO: outl 0cf8 <= 80008880
0134.0136    RH..    [f000:2434]   IO:  inb 0cfd => 04
0137.0138    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008880
0137.0139    RH..    [f000:247e]   IO: outb 0cfd <= 84
013a.013b    RH..    [f000:7957]   IO:  inb 0805 => 00
013a.013c    R.Q.    [f000:797d]   MEM:  readw 000f7981 => 7986
013d.013e    RH..    [f000:040e]   IO: outb 0070 <= 8e
013d.013f    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0140    R.Q.    [f000:798c]   MEM:  readw 000f798d => 7992
013d.0141    R.Q.    [f000:01a3]   MEM:  readw 000f01a7 => 2271
013d.0142    R.Q.    [f000:01ab]   MEM:  readw 000f01b1 => 01b5
013d.0143    R.Q.    [f000:0159]   MEM:  readw 000f015f => 0fff
013d.0144    RH..    [f000:0168]   IO: outb 0070 <= 60
013d.0145    RH..    [f000:0172]   IO:  inb 0071 => d5
013d.0146    R.Q.    [f000:01be]   MEM:  readw 000f2271 => 002e
013d.0147    R.Q.    [f000:01d6]   MEM:  readw 000f01d9 => 226c
013d.0148    R.Q.    [f000:01f0]   MEM:  readw 000f01f1 => 01f6
013d.0149    RH..    [f000:040e]   IO: outb 0070 <= 10
013d.014a    RH..    [f000:0412]   IO:  inb 0071 => 40
013d.014b    R.Q.    [f000:0206]   MEM:  readw 000f0207 => 020b
013d.014c    R.Q.    [f000:0282]   MEM:  readw 000f020b => 020d
013d.014d    RH..    [f000:0211]   IO: outb 0070 <= 11
013d.014e    RH..    [f000:0414]   IO:  inb 0071 => 30
013d.014f    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0150    RH..    [f000:040e]   IO: outb 0070 <= 12
013d.0151    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.0152    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0153    RH..    [f000:020d]   IO: outb 0070 <= 13
013d.0154    RH..    [f000:0414]   IO:  inb 0071 => 30
013d.0155    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0156    RH..    [f000:040e]   IO: outb 0070 <= 14
013d.0157    RH..    [f000:0412]   IO:  inb 0071 => 0e
013d.0158    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0159    RH..    [f000:020d]   IO: outb 0070 <= 15
013d.015a    RH..    [f000:0414]   IO:  inb 0071 => 80
013d.015b    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.015c    RH..    [f000:040e]   IO: outb 0070 <= 16
013d.015d    RH..    [f000:0412]   IO:  inb 0071 => 02
013d.015e    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.015f    RH..    [f000:020d]   IO: outb 0070 <= 17
013d.0160    RH..    [f000:0414]   IO:  inb 0071 => ff
013d.0161    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0162    RH..    [f000:040e]   IO: outb 0070 <= 18
013d.0163    RH..    [f000:0412]   IO:  inb 0071 => ff
013d.0164    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0165    RH..    [f000:020d]   IO: outb 0070 <= 19
013d.0166    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0167    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0168    RH..    [f000:040e]   IO: outb 0070 <= 1a
013d.0169    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.016a    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.016b    RH..    [f000:020d]   IO: outb 0070 <= 1b
013d.016c    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.016d    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.016e    RH..    [f000:040e]   IO: outb 0070 <= 1c
013d.016f    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.0170    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0171    RH..    [f000:020d]   IO: outb 0070 <= 1d
013d.0172    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0173    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0174    RH..    [f000:040e]   IO: outb 0070 <= 1e
013d.0175    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.0176    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0177    RH..    [f000:020d]   IO: outb 0070 <= 1f
013d.0178    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0179    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.017a    RH..    [f000:040e]   IO: outb 0070 <= 20
013d.017b    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.017c    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.017d    RH..    [f000:020d]   IO: outb 0070 <= 21
013d.017e    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.017f    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0180    RH..    [f000:040e]   IO: outb 0070 <= 22
013d.0181    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.0182    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0183    RH..    [f000:020d]   IO: outb 0070 <= 23
013d.0184    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0185    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0186    RH..    [f000:040e]   IO: outb 0070 <= 24
013d.0187    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.0188    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0189    RH..    [f000:020d]   IO: outb 0070 <= 25
013d.018a    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.018b    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.018c    RH..    [f000:040e]   IO: outb 0070 <= 26
013d.018d    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.018e    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.018f    RH..    [f000:020d]   IO: outb 0070 <= 27
013d.0190    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0191    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0192    RH..    [f000:040e]   IO: outb 0070 <= 28
013d.0193    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.0194    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0195    RH..    [f000:020d]   IO: outb 0070 <= 29
013d.0196    RH..    [f000:0414]   IO:  inb 0071 => 30
013d.0197    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0198    RH..    [f000:040e]   IO: outb 0070 <= 2a
013d.0199    RH..    [f000:0412]   IO:  inb 0071 => 47
013d.019a    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.019b    RH..    [f000:020d]   IO: outb 0070 <= 2b
013d.019c    RH..    [f000:0414]   IO:  inb 0071 => 47
013d.019d    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.019e    RH..    [f000:040e]   IO: outb 0070 <= 2c
013d.019f    RH..    [f000:0412]   IO:  inb 0071 => 47
013d.01a0    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01a1    RH..    [f000:020d]   IO: outb 0070 <= 2d
013d.01a2    RH..    [f000:0414]   IO:  inb 0071 => 47
013d.01a3    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01a4    R.Q.    [f000:021e]   MEM:  readw 000f021f => 2f2e
013d.01a5    R.Q.    [f000:0267]   MEM:  readw 000f0269 => 026e
013d.01a6    RH..    [f000:040e]   IO: outb 0070 <= 2e
013d.01a7    RH..    [f000:0412]   IO:  inb 0071 => 04
013d.01a8    R.Q.    [f000:0270]   MEM:  readw 000f0273 => 0278
013d.01a9    RH..    [f000:040e]   IO: outb 0070 <= 2f
013d.01aa    RH..    [f000:0414]   IO:  inb 0071 => 7a
013d.01ab    R.Q.    [f000:01c8]   MEM:  readw 000f2273 => 002f
013d.01ac    R.Q.    [f000:01c8]   MEM:  readw 000f2275 => 0033
013d.01ad    R.Q.    [f000:01c8]   MEM:  readw 000f2277 => 0034
013d.01ae    R.Q.    [f000:01d0]   MEM:  readw 000f2279 => 0035
013d.01af    R.Q.    [f000:01d0]   MEM:  readw 000f227b => 0036
013d.01b0    R.Q.    [f000:01d0]   MEM:  readw 000f227d => 0038
013d.01b1    RH..    [f000:040e]   IO: outb 0070 <= 37
013d.01b2    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01b3    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01b4    R.Q.    [f000:01c8]   MEM:  readw 000f227f => 0039
013d.01b5    R.Q.    [f000:01c8]   MEM:  readw 000f2281 => 003e
013d.01b6    RH..    [f000:01c8]   IO: outb 0070 <= 3a
013d.01b7    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.01b8    R.Q.    [f000:0282]   MEM:  readw 000f020b => 020d
013d.01b9    RH..    [f000:040e]   IO: outb 0070 <= 3b
013d.01ba    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01bb    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01bc    RH..    [f000:020d]   IO: outb 0070 <= 3c
013d.01bd    RH..    [f000:0414]   IO:  inb 0071 => 30
013d.01be    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01bf    RH..    [f000:040e]   IO: outb 0070 <= 3d
013d.01c0    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01c1    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01c2    R.Q.    [f000:01c8]   MEM:  readw 000f2283 => 003f
013d.01c3    R.Q.    [f000:0211]   MEM:  readw 000f2285 => 0054
013d.01c4    RH..    [f000:040e]   IO: outb 0070 <= 40
013d.01c5    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.01c6    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01c7    RH..    [f000:020d]   IO: outb 0070 <= 41
013d.01c8    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01c9    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01ca    RH..    [f000:040e]   IO: outb 0070 <= 42
013d.01cb    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.01cc    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01cd    RH..    [f000:020d]   IO: outb 0070 <= 43
013d.01ce    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01cf    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01d0    RH..    [f000:040e]   IO: outb 0070 <= 44
013d.01d1    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.01d2    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01d3    RH..    [f000:020d]   IO: outb 0070 <= 45
013d.01d4    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01d5    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01d6    RH..    [f000:040e]   IO: outb 0070 <= 46
013d.01d7    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.01d8    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01d9    RH..    [f000:020d]   IO: outb 0070 <= 47
013d.01da    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01db    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01dc    RH..    [f000:040e]   IO: outb 0070 <= 48
013d.01dd    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.01de    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01df    RH..    [f000:020d]   IO: outb 0070 <= 49
013d.01e0    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01e1    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01e2    RH..    [f000:040e]   IO: outb 0070 <= 4a
013d.01e3    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.01e4    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01e5    RH..    [f000:020d]   IO: outb 0070 <= 4b
013d.01e6    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.01e7    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01e8    RH..    [f000:040e]   IO: outb 0070 <= 4c
013d.01e9    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.01ea    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01eb    RH..    [f000:020d]   IO: outb 0070 <= 4d
013d.01ec    RH..    [f000:0412]   IO:  inb 0071 => ff
013d.01ed    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01ee    RH..    [f000:040e]   IO: outb 0070 <= 4e
013d.01ef    RH..    [f000:0414]   IO:  inb 0071 => ff
013d.01f0    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01f1    RH..    [f000:020d]   IO: outb 0070 <= 4f
013d.01f2    RH..    [f000:0412]   IO:  inb 0071 => ff
013d.01f3    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01f4    RH..    [f000:040e]   IO: outb 0070 <= 50
013d.01f5    RH..    [f000:0414]   IO:  inb 0071 => ff
013d.01f6    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01f7    RH..    [f000:020d]   IO: outb 0070 <= 51
013d.01f8    RH..    [f000:0412]   IO:  inb 0071 => ff
013d.01f9    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01fa    RH..    [f000:040e]   IO: outb 0070 <= 52
013d.01fb    RH..    [f000:0414]   IO:  inb 0071 => 40
013d.01fc    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.01fd    RH..    [f000:020d]   IO: outb 0070 <= 53
013d.01fe    RH..    [f000:0412]   IO:  inb 0071 => ff
013d.01ff    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0200    R.Q.    [f000:01c8]   MEM:  readw 000f2287 => 0060
013d.0201    RH..    [f000:040e]   IO: outb 0070 <= 55
013d.0202    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0203    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0204    RH..    [f000:020d]   IO: outb 0070 <= 56
013d.0205    RH..    [f000:0412]   IO:  inb 0071 => ff
013d.0206    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0207    RH..    [f000:040e]   IO: outb 0070 <= 57
013d.0208    RH..    [f000:0414]   IO:  inb 0071 => ff
013d.0209    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.020a    RH..    [f000:020d]   IO: outb 0070 <= 58
013d.020b    RH..    [f000:0412]   IO:  inb 0071 => ff
013d.020c    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.020d    RH..    [f000:040e]   IO: outb 0070 <= 59
013d.020e    RH..    [f000:0414]   IO:  inb 0071 => ff
013d.020f    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0210    RH..    [f000:020d]   IO: outb 0070 <= 5a
013d.0211    RH..    [f000:0412]   IO:  inb 0071 => ff
013d.0212    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0213    RH..    [f000:040e]   IO: outb 0070 <= 5b
013d.0214    RH..    [f000:0414]   IO:  inb 0071 => 4d
013d.0215    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0216    RH..    [f000:020d]   IO: outb 0070 <= 5c
013d.0217    RH..    [f000:0412]   IO:  inb 0071 => 43
013d.0218    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0219    RH..    [f000:040e]   IO: outb 0070 <= 5d
013d.021a    RH..    [f000:0414]   IO:  inb 0071 => 5e
013d.021b    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.021c    RH..    [f000:020d]   IO: outb 0070 <= 5e
013d.021d    RH..    [f000:0412]   IO:  inb 0071 => 1e
013d.021e    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.021f    RH..    [f000:040e]   IO: outb 0070 <= 5f
013d.0220    RH..    [f000:0414]   IO:  inb 0071 => 80
013d.0221    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0222    R.Q.    [f000:01c8]   MEM:  readw 000f2289 => 0069
013d.0223    RH..    [f000:0211]   IO: outb 0070 <= 61
013d.0224    RH..    [f000:0412]   IO:  inb 0071 => 0f
013d.0225    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0226    RH..    [f000:040e]   IO: outb 0070 <= 62
013d.0227    RH..    [f000:0414]   IO:  inb 0071 => 0c
013d.0228    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0229    RH..    [f000:020d]   IO: outb 0070 <= 63
013d.022a    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.022b    R.Q.    [f000:0282]   MEM:  readw 000f020b => 020d
013d.022c    RH..    [f000:040e]   IO: outb 0070 <= 64
013d.022d    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.022e    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.022f    RH..    [f000:020d]   IO: outb 0070 <= 65
013d.0230    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.0231    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0232    RH..    [f000:040e]   IO: outb 0070 <= 66
013d.0233    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0234    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0235    RH..    [f000:020d]   IO: outb 0070 <= 67
013d.0236    RH..    [f000:0412]   IO:  inb 0071 => 10
013d.0237    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0238    RH..    [f000:040e]   IO: outb 0070 <= 68
013d.0239    RH..    [f000:0414]   IO:  inb 0071 => 31
013d.023a    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.023b    R.Q.    [f000:01c8]   MEM:  readw 000f228b => 0079
013d.023c    RH..    [f000:0211]   IO: outb 0070 <= 6a
013d.023d    RH..    [f000:0412]   IO:  inb 0071 => 54
013d.023e    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.023f    RH..    [f000:040e]   IO: outb 0070 <= 6b
013d.0240    RH..    [f000:0414]   IO:  inb 0071 => 76
013d.0241    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0242    RH..    [f000:020d]   IO: outb 0070 <= 6c
013d.0243    RH..    [f000:0412]   IO:  inb 0071 => 98
013d.0244    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0245    RH..    [f000:040e]   IO: outb 0070 <= 6d
013d.0246    RH..    [f000:0414]   IO:  inb 0071 => ba
013d.0247    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0248    RH..    [f000:020d]   IO: outb 0070 <= 6e
013d.0249    RH..    [f000:0412]   IO:  inb 0071 => 10
013d.024a    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.024b    RH..    [f000:040e]   IO: outb 0070 <= 6f
013d.024c    RH..    [f000:0414]   IO:  inb 0071 => 32
013d.024d    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.024e    RH..    [f000:020d]   IO: outb 0070 <= 70
013d.024f    RH..    [f000:0412]   IO:  inb 0071 => 54
013d.0250    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0251    RH..    [f000:040e]   IO: outb 0070 <= 71
013d.0252    RH..    [f000:0414]   IO:  inb 0071 => 76
013d.0253    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0254    RH..    [f000:020d]   IO: outb 0070 <= 72
013d.0255    RH..    [f000:0412]   IO:  inb 0071 => 98
013d.0256    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0257    RH..    [f000:040e]   IO: outb 0070 <= 73
013d.0258    RH..    [f000:0414]   IO:  inb 0071 => ba
013d.0259    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.025a    RH..    [f000:020d]   IO: outb 0070 <= 74
013d.025b    RH..    [f000:0412]   IO:  inb 0071 => 72
013d.025c    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.025d    RH..    [f000:040e]   IO: outb 0070 <= 75
013d.025e    RH..    [f000:0414]   IO:  inb 0071 => 07
013d.025f    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0260    RH..    [f000:020d]   IO: outb 0070 <= 76
013d.0261    RH..    [f000:0412]   IO:  inb 0071 => 00
013d.0262    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0263    RH..    [f000:040e]   IO: outb 0070 <= 77
013d.0264    RH..    [f000:0414]   IO:  inb 0071 => 00
013d.0265    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0266    RH..    [f000:020d]   IO: outb 0070 <= 78
013d.0267    RH..    [f000:0412]   IO:  inb 0071 => 70
013d.0268    R.Q.    [f000:01f8]   MEM:  readw 000f020b => 020d
013d.0269    R.Q.    [f000:01c8]   MEM:  readw 000f228d => 007a
013d.026a    R.Q.    [f000:0211]   MEM:  readw 000f228f => 007b
013d.026b    R.Q.    [f000:01c8]   MEM:  readw 000f2291 => 007c
013d.026c    R.Q.    [f000:01d0]   MEM:  readw 000f2293 => 007d
013d.026d    R.Q.    [f000:01d0]   MEM:  readw 000f2295 => 007e
013d.026e    R.Q.    [f000:01d0]   MEM:  readw 000f2297 => 007f
013d.026f    R.Q.    [f000:01d0]   MEM:  readw 000f2299 => 00a8
013d.0270    R.Q.    [f000:01fa]   MEM:  readw 000f01ff => 0204
013d.0271    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0272    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0273    RH..    [f000:7e13]   IO: outb 0074 <= 80
013d.0274    RH..    [f000:7e1b]   IO:  inb 0075 => 80
013d.0275    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0276    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0277    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0278    RH..    [f000:7e0f]   IO: outb 0074 <= 81
013d.0279    RH..    [f000:7e1b]   IO:  inb 0075 => 38
013d.027a    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.027b    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.027c    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.027d    RH..    [f000:7e13]   IO: outb 0074 <= 82
013d.027e    RH..    [f000:7e1b]   IO:  inb 0075 => 01
013d.027f    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0280    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0281    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0282    RH..    [f000:7e0f]   IO: outb 0074 <= 83
013d.0283    RH..    [f000:7e1b]   IO:  inb 0075 => 00
013d.0284    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0285    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0286    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0287    RH..    [f000:7e13]   IO: outb 0074 <= 84
013d.0288    RH..    [f000:7e1b]   IO:  inb 0075 => 08
013d.0289    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.028a    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.028b    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.028c    RH..    [f000:7e0f]   IO: outb 0074 <= 85
013d.028d    RH..    [f000:7e1b]   IO:  inb 0075 => 1a
013d.028e    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.028f    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0290    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0291    RH..    [f000:7e13]   IO: outb 0074 <= 86
013d.0292    RH..    [f000:7e1b]   IO:  inb 0075 => 08
013d.0293    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0294    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0295    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0296    RH..    [f000:7e0f]   IO: outb 0074 <= 87
013d.0297    RH..    [f000:7e1b]   IO:  inb 0075 => 1a
013d.0298    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0299    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.029a    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.029b    RH..    [f000:7e13]   IO: outb 0074 <= 88
013d.029c    RH..    [f000:7e1b]   IO:  inb 0075 => 00
013d.029d    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.029e    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.029f    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02a0    RH..    [f000:7e0f]   IO: outb 0074 <= 89
013d.02a1    RH..    [f000:7e1b]   IO:  inb 0075 => 00
013d.02a2    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02a3    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02a4    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02a5    RH..    [f000:7e13]   IO: outb 0074 <= 8a
013d.02a6    RH..    [f000:7e1b]   IO:  inb 0075 => 00
013d.02a7    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02a8    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02a9    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02aa    RH..    [f000:7e0f]   IO: outb 0074 <= 8b
013d.02ab    RH..    [f000:7e1b]   IO:  inb 0075 => 00
013d.02ac    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02ad    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02ae    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02af    RH..    [f000:7e13]   IO: outb 0074 <= 8c
013d.02b0    RH..    [f000:7e1b]   IO:  inb 0075 => 08
013d.02b1    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02b2    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02b3    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02b4    RH..    [f000:7e0f]   IO: outb 0074 <= 8d
013d.02b5    RH..    [f000:7e1b]   IO:  inb 0075 => 32
013d.02b6    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02b7    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02b8    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02b9    RH..    [f000:7e13]   IO: outb 0074 <= 8e
013d.02ba    RH..    [f000:7e1b]   IO:  inb 0075 => 2c
013d.02bb    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02bc    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02bd    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02be    RH..    [f000:7e0f]   IO: outb 0074 <= 8f
013d.02bf    RH..    [f000:7e1b]   IO:  inb 0075 => 00
013d.02c0    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02c1    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02c2    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02c3    RH..    [f000:7e13]   IO: outb 0074 <= 90
013d.02c4    RH..    [f000:7e1b]   IO:  inb 0075 => 40
013d.02c5    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02c6    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02c7    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02c8    RH..    [f000:7e0f]   IO: outb 0074 <= 91
013d.02c9    RH..    [f000:7e1b]   IO:  inb 0075 => 40
013d.02ca    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02cb    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02cc    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02cd    RH..    [f000:7e13]   IO: outb 0074 <= 92
013d.02ce    RH..    [f000:7e1b]   IO:  inb 0075 => c0
013d.02cf    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02d0    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02d1    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02d2    RH..    [f000:7e0f]   IO: outb 0074 <= 93
013d.02d3    RH..    [f000:7e1b]   IO:  inb 0075 => b0
013d.02d4    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02d5    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02d6    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02d7    RH..    [f000:7e13]   IO: outb 0074 <= 94
013d.02d8    RH..    [f000:7e1b]   IO:  inb 0075 => aa
013d.02d9    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02da    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02db    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02dc    RH..    [f000:7e0f]   IO: outb 0074 <= 95
013d.02dd    RH..    [f000:7e1b]   IO:  inb 0075 => 49
013d.02de    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02df    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02e0    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02e1    RH..    [f000:7e13]   IO: outb 0074 <= 96
013d.02e2    RH..    [f000:7e1b]   IO:  inb 0075 => 01
013d.02e3    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02e4    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02e5    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02e6    RH..    [f000:7e0f]   IO: outb 0074 <= 97
013d.02e7    RH..    [f000:7e1b]   IO:  inb 0075 => a4
013d.02e8    R.Q.    [f000:0282]   MEM:  readw 000f020b => 020d
013d.02e9    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02ea    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02eb    RH..    [f000:7e13]   IO: outb 0074 <= 98
013d.02ec    RH..    [f000:7e1b]   IO:  inb 0075 => 98
013d.02ed    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02ee    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02ef    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02f0    RH..    [f000:7e0f]   IO: outb 0074 <= 99
013d.02f1    RH..    [f000:7e1b]   IO:  inb 0075 => 02
013d.02f2    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02f3    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02f4    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02f5    RH..    [f000:7e13]   IO: outb 0074 <= 9a
013d.02f6    RH..    [f000:7e1b]   IO:  inb 0075 => fd
013d.02f7    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02f8    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02f9    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02fa    RH..    [f000:7e0f]   IO: outb 0074 <= 9b
013d.02fb    RH..    [f000:7e1b]   IO:  inb 0075 => 07
013d.02fc    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.02fd    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.02fe    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.02ff    RH..    [f000:7e13]   IO: outb 0074 <= 9c
013d.0300    RH..    [f000:7e1b]   IO:  inb 0075 => 6e
013d.0301    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0302    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0303    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0304    RH..    [f000:7e0f]   IO: outb 0074 <= 9d
013d.0305    RH..    [f000:7e1b]   IO:  inb 0075 => e8
013d.0306    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0307    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0308    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0309    RH..    [f000:7e13]   IO: outb 0074 <= 9e
013d.030a    RH..    [f000:7e1b]   IO:  inb 0075 => 44
013d.030b    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.030c    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.030d    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.030e    RH..    [f000:7e0f]   IO: outb 0074 <= 9f
013d.030f    RH..    [f000:7e1b]   IO:  inb 0075 => 3d
013d.0310    R.Q.    [f000:0282]   MEM:  readw 000f020b => 020d
013d.0311    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0312    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0313    RH..    [f000:7e13]   IO: outb 0074 <= a0
013d.0314    RH..    [f000:7e1b]   IO:  inb 0075 => a6
013d.0315    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0316    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0317    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0318    RH..    [f000:7e0f]   IO: outb 0074 <= a1
013d.0319    RH..    [f000:7e1b]   IO:  inb 0075 => 27
013d.031a    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.031b    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.031c    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.031d    RH..    [f000:7e13]   IO: outb 0074 <= a2
013d.031e    RH..    [f000:7e1b]   IO:  inb 0075 => 02
013d.031f    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0320    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0321    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0322    RH..    [f000:7e0f]   IO: outb 0074 <= a3
013d.0323    RH..    [f000:7e1b]   IO:  inb 0075 => 82
013d.0324    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0325    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0326    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0327    RH..    [f000:7e13]   IO: outb 0074 <= a4
013d.0328    RH..    [f000:7e1b]   IO:  inb 0075 => 9b
013d.0329    R.Q.    [f000:0282]   MEM:  readw 000f020b => 020d
013d.032a    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.032b    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.032c    RH..    [f000:7e0f]   IO: outb 0074 <= a5
013d.032d    RH..    [f000:7e1b]   IO:  inb 0075 => df
013d.032e    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.032f    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0330    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0331    RH..    [f000:7e13]   IO: outb 0074 <= a6
013d.0332    RH..    [f000:7e1b]   IO:  inb 0075 => 47
013d.0333    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0334    RH..    [f000:7e01]   IO: outb 0074 <= 0a
013d.0335    RH..    [f000:7e0b]   IO:  inb 0075 => 26
013d.0336    RH..    [f000:7e0f]   IO: outb 0074 <= a7
013d.0337    RH..    [f000:7e1b]   IO:  inb 0075 => 3e
013d.0338    R.Q.    [f000:0206]   MEM:  readw 000f020b => 020d
013d.0339    R.Q.    [f000:020d]   MEM:  readw 000f229b => 00a9
013d.033a    R.Q.    [f000:020d]   MEM:  readw 000f229d => 00aa
013d.033b    R.Q.    [f000:020d]   MEM:  readw 000f229f => 00ab
013d.033c    R.Q.    [f000:020d]   MEM:  readw 000f22a1 => 00ac
013d.033d    R.Q.    [f000:01c8]   MEM:  readw 000f22a3 => 00ad
013d.033e    R.Q.    [f000:01d0]   MEM:  readw 000f22a5 => 00ae
013d.033f    R.Q.    [f000:01d0]   MEM:  readw 000f22a7 => 00af
013d.0340    R.Q.    [f000:01d0]   MEM:  readw 000f22a9 => 00b0
013d.0341    R.Q.    [f000:01d0]   MEM:  readw 000f22ab => 00b1
013d.0342    R.Q.    [f000:01d0]   MEM:  readw 000f22ad => 00b2
013d.0343    R.Q.    [f000:01d0]   MEM:  readw 000f22af => 00b3
013d.0344    R.Q.    [f000:01d0]   MEM:  readw 000f22b1 => 00b4
013d.0345    R.Q.    [f000:01d0]   MEM:  readw 000f22b3 => 00b5
013d.0346    R.Q.    [f000:01d0]   MEM:  readw 000f22b5 => 00b6
013d.0347    R.Q.    [f000:01d0]   MEM:  readw 000f22b7 => 00b7
013d.0348    R.Q.    [f000:01d0]   MEM:  readw 000f22b9 => 00b8
013d.0349    R.Q.    [f000:01d0]   MEM:  readw 000f22bb => 00b9
013d.034a    R.Q.    [f000:01d0]   MEM:  readw 000f22bd => 00ba
013d.034b    R.Q.    [f000:01d0]   MEM:  readw 000f22bf => 00bb
013d.034c    R.Q.    [f000:01d0]   MEM:  readw 000f22c1 => 00bc
013d.034d    R.Q.    [f000:01d0]   MEM:  readw 000f22c3 => 00bd
013d.034e    R.Q.    [f000:01d0]   MEM:  readw 000f22c5 => 00be
013d.034f    R.Q.    [f000:01d0]   MEM:  readw 000f22c7 => 00bf
013d.0350    R.Q.    [f000:01d0]   MEM:  readw 000f22c9 => 00c0
013d.0351    R.Q.    [f000:01d0]   MEM:  readw 000f22cb => 00c1
013d.0352    R.Q.    [f000:01d0]   MEM:  readw 000f22cd => 00c2
013d.0353    R.Q.    [f000:01d0]   MEM:  readw 000f22cf => 00c3
013d.0354    R.Q.    [f000:01d0]   MEM:  readw 000f22d1 => 00c4
013d.0355    R.Q.    [f000:01d0]   MEM:  readw 000f22d3 => 00c5
013d.0356    R.Q.    [f000:01d0]   MEM:  readw 000f22d5 => 00c6
013d.0357    R.Q.    [f000:01d0]   MEM:  readw 000f22d7 => 00c7
013d.0358    R.Q.    [f000:01d0]   MEM:  readw 000f22d9 => 00c8
013d.0359    R.Q.    [f000:01d0]   MEM:  readw 000f22db => 00c9
013d.035a    R.Q.    [f000:01d0]   MEM:  readw 000f22dd => 00ca
013d.035b    R.Q.    [f000:01d0]   MEM:  readw 000f22df => 00cb
013d.035c    R.Q.    [f000:01d0]   MEM:  readw 000f22e1 => 00cc
013d.035d    R.Q.    [f000:01d0]   MEM:  readw 000f22e3 => 00cd
013d.035e    R.Q.    [f000:01d0]   MEM:  readw 000f22e5 => 00ce
013d.035f    R.Q.    [f000:01d0]   MEM:  readw 000f22e7 => 00cf
013d.0360    R.Q.    [f000:01d0]   MEM:  readw 000f22e9 => 00d0
013d.0361    R.Q.    [f000:01d0]   MEM:  readw 000f22eb => 00d1
013d.0362    R.Q.    [f000:01d0]   MEM:  readw 000f22ed => 00d2
013d.0363    R.Q.    [f000:01d0]   MEM:  readw 000f22ef => 00d3
013d.0364    R.Q.    [f000:01d0]   MEM:  readw 000f22f1 => 00d4
013d.0365    R.Q.    [f000:01d0]   MEM:  readw 000f22f3 => 00d5
013d.0366    R.Q.    [f000:01d0]   MEM:  readw 000f22f5 => 00d6
013d.0367    R.Q.    [f000:01d0]   MEM:  readw 000f22f7 => 00d7
013d.0368    R.Q.    [f000:01d0]   MEM:  readw 000f22f9 => 00d8
013d.0369    R.Q.    [f000:01d0]   MEM:  readw 000f22fb => 00d9
013d.036a    R.Q.    [f000:01d0]   MEM:  readw 000f22fd => 00da
013d.036b    R.Q.    [f000:01d0]   MEM:  readw 000f22ff => 00db
013d.036c    R.Q.    [f000:01d0]   MEM:  readw 000f2301 => 00dc
013d.036d    R.Q.    [f000:01d0]   MEM:  readw 000f2303 => 00dd
013d.036e    R.Q.    [f000:01d0]   MEM:  readw 000f2305 => 00de
013d.036f    R.Q.    [f000:01d0]   MEM:  readw 000f2307 => 00df
013d.0370    R.Q.    [f000:01d0]   MEM:  readw 000f2309 => 00e0
013d.0371    R.Q.    [f000:01d0]   MEM:  readw 000f230b => 00e1
013d.0372    R.Q.    [f000:01d0]   MEM:  readw 000f230d => 00e2
013d.0373    R.Q.    [f000:01d0]   MEM:  readw 000f230f => 00e3
013d.0374    R.Q.    [f000:01d0]   MEM:  readw 000f2311 => 00e4
013d.0375    R.Q.    [f000:01d0]   MEM:  readw 000f2313 => 00e5
013d.0376    R.Q.    [f000:01d0]   MEM:  readw 000f2315 => 00e6
013d.0377    R.Q.    [f000:01d0]   MEM:  readw 000f2317 => 00e7
013d.0378    R.Q.    [f000:01d0]   MEM:  readw 000f2319 => 00e8
013d.0379    R.Q.    [f000:01d0]   MEM:  readw 000f231b => 00e9
013d.037a    R.Q.    [f000:01d0]   MEM:  readw 000f231d => 00ea
013d.037b    R.Q.    [f000:01d0]   MEM:  readw 000f231f => 00eb
013d.037c    R.Q.    [f000:01d0]   MEM:  readw 000f2321 => 0000
013d.037d    R.Q.    [f000:01dd]   MEM:  readw 000f01e1 => 01e6
013d.037e    RH..    [f000:040e]   IO: outb 0070 <= 3e
013d.037f    RH..    [f000:0414]   IO:  inb 0071 => 1e
013d.0380    RH..    [f000:0270]   IO: outb 0070 <= 3f
013d.0381    RH..    [f000:0412]   IO:  inb 0071 => 60
013d.0382    R.Q.    [f000:7992]   MEM:  readw 000f7999 => 8759
013d.0383    R.Q.    [f000:00f4]   MEM:  readw 000f00f5 => 01a8
013d.0384    R.Q.    [f000:029f]   MEM:  readw 000f02a7 => 068e
0385.0386    RH..    [f000:029f]   IO: outb 0080 <= d0
0385.0387    R.Q.    [f000:0942]   MEM:  readw 000f0943 => 0948
0385.0388    R.Q.    [f000:0e08]   MEM:  readl 000f0e0d => 60000000
0385.0389    R.Q.    [f000:0e14]   MEM:  readw 000f0e1f => f3ff
038a.038b    RH.U    [f000:0e1c]   CPU MSR: [000002ff] => 00000000.00000000
038a.038c    RH.U    [f000:0e21]   CPU MSR: [000002ff] <= 00000000.00000000
038a.038d    R.Q.    [f000:0948]   MEM:  readl 000f094a => 000000fe
038a.038e    R.Q.    [f000:0948]   MEM:  readw 000f095f => 0258
038a.038f    R.Q.    [f000:0948]   MEM:  readw 000f0969 => 0268
038a.0390    R.Q.    [f000:0948]   MEM:  readw 000f0973 => 026a
038a.0391    R.Q.    [f000:0948]   MEM:  readw 000f097d => 026c
038a.0392    R.Q.    [f000:0948]   MEM:  readw 000f0987 => 026e
038a.0393    R.Q.    [f000:0948]   MEM:  readw 000f0993 => 0200
038a.0394    RH.U    [f000:094e]   CPU MSR: [000000fe] => 00000000.00000508
038a.0395    RH.U    [f000:095c]   CPU MSR: [00000250] <= 00000000.00000000
038a.0396    RH.U    [f000:0961]   CPU MSR: [00000258] <= 00000000.00000000
038a.0397    RH.U    [f000:0966]   CPU MSR: [00000259] <= 00000000.00000000
038a.0398    RH.U    [f000:096b]   CPU MSR: [00000268] <= 00000000.00000000
038a.0399    RH.U    [f000:0970]   CPU MSR: [00000269] <= 00000000.00000000
038a.039a    RH.U    [f000:0975]   CPU MSR: [0000026a] <= 00000000.00000000
038a.039b    RH.U    [f000:097a]   CPU MSR: [0000026b] <= 00000000.00000000
038a.039c    RH.U    [f000:097f]   CPU MSR: [0000026c] <= 00000000.00000000
038a.039d    RH.U    [f000:0984]   CPU MSR: [0000026d] <= 00000000.00000000
038a.039e    RH.U    [f000:0989]   CPU MSR: [0000026e] <= 00000000.00000000
038a.039f    RH.U    [f000:098e]   CPU MSR: [0000026f] <= 00000000.00000000
038a.03a0    RH.U    [f000:0996]   CPU MSR: [00000200] <= 00000000.00000000
038a.03a1    RH.U    [f000:0996]   CPU MSR: [00000201] <= 00000000.00000000
038a.03a2    RH.U    [f000:0996]   CPU MSR: [00000202] <= 00000000.00000000
038a.03a3    RH.U    [f000:0996]   CPU MSR: [00000203] <= 00000000.00000000
038a.03a4    RH.U    [f000:0996]   CPU MSR: [00000204] <= 00000000.00000000
038a.03a5    RH.U    [f000:0996]   CPU MSR: [00000205] <= 00000000.00000000
038a.03a6    RH.U    [f000:0996]   CPU MSR: [00000206] <= 00000000.00000000
038a.03a7    RH.U    [f000:0996]   CPU MSR: [00000207] <= 00000000.00000000
038a.03a8    RH.U    [f000:0996]   CPU MSR: [00000208] <= 00000000.00000000
038a.03a9    RH.U    [f000:0996]   CPU MSR: [00000209] <= 00000000.00000000
038a.03aa    RH.U    [f000:0996]   CPU MSR: [0000020a] <= 00000000.00000000
038a.03ab    RH.U    [f000:0996]   CPU MSR: [0000020b] <= 00000000.00000000
038a.03ac    RH.U    [f000:0996]   CPU MSR: [0000020c] <= 00000000.00000000
038a.03ad    RH.U    [f000:0996]   CPU MSR: [0000020d] <= 00000000.00000000
038a.03ae    RH.U    [f000:0996]   CPU MSR: [0000020e] <= 00000000.00000000
038a.03af    RH.U    [f000:0996]   CPU MSR: [0000020f] <= 00000000.00000000
03b0.03b1    RH.U    [f000:09a3]   CPUID: eax: 00000001; ecx: 00000210 => 000006d0.00000800.00004181.a7c9bbff
03b0.03b2    R.Q.    [f000:09dc]   MEM:  readw 000f09df => 09e4
03b3.03b4    RH..    [f000:0c70]   IO: outb 0070 <= 8e
03b3.03b5    RH..    [f000:0c70]   IO:  inb 0071 => 00
03b3.03b6    RH..    [f000:0c80]   IO: outb 0070 <= d4
03b3.03b7    RH..    [f000:0c80]   IO:  inb 0071 => 00
03b3.03b8    R.Q.    [f000:09e4]   MEM:  readw 000f09e5 => 001f
03b3.03b9    RH..    [f000:09ec]   IO: outb 0070 <= 54
03b3.03ba    RH..    [f000:09ec]   IO:  inb 0071 => 00
03b3.03bb    RH..    [f000:09fd]   IO: outb 0071 <= 00
03b3.03bc    R.Q.    [f000:0076]   MEM:  readw 000f0077 => 025a
03b3.03bd    R.Q.    [f000:02d3]   MEM:  readw 000f02d7 => 0177
03b3.03be    R.Q.    [f000:0450]   MEM:  readw 000f0453 => 0458
03bf.03c0    RH..    [f000:088f]   IO: outb 0064 <= d1
03bf.03c1    RH..    [f000:0895]   IO:  inb 0064 => 18
03bf.03c2    RH..    [f000:089f]   IO: outb 0060 <= df
03bf.03c3    RH..    [f000:0870]   IO:  inb 0064 => 10
03bf.03c4    R.Q.    [f000:0876]   MEM:  readw 000f0877 => f000
03bf.03c5    RH..    [f000:0876]   IO:  inb 0064 => 10
03bf.03c6    R..D    [f000:0876]   IO: outb 00ed <= 10
03bf.03c7    R..D    [f000:0876]   IO: outb 00ed <= 10
03bf.03c8    R..D    [f000:0876]   IO: outb 00ed <= 10
03bf.03c9    R..D    [f000:0876]   IO: outb 00ed <= 10
03bf.03ca    R.Q.    [f000:045a]   MEM:  readw 000f045b => 0018
03cb.03cc    RH..    [f000:0478]   IO: outb 0070 <= 8d
03cb.03cd    R.Q.    [f000:04a2]   MEM:  readl 000f043a => 930f0430
03cb.03ce    R.Q.    [f000:04b0]   MEM:  readb 000f04b0 => e9
03cb.03cf    R.Q.    [f000:04b0]   MEM:  readw 000f04b1 => 0000
03cb.03d0    R.Q.    [f000:04c1]   MEM:  readb 000f04c1 => e9
03cb.03d1    R.Q.    [f000:1734]   MEM:  readb 000f1734 => be
03cb.03d2    R.Q.    [f000:1734]   MEM:  readw 000f1735 => 173a
03cb.03d3    R.Q.    [f000:1220]   MEM:  readw 000f1227 => 6543
03d4.03d5    RH.U    [f000:1223]   CPUID: eax: 00000000; ecx: 00000462 => 00000001.746e6543.736c7561.48727561
03d4.03d6    R.Q.    [f000:1741]   MEM:  readw 000f1745 => fad9
03d4.03d7    RH.U    [f000:1223]   CPUID: eax: 00000000; ecx: 736c7561 => 00000001.746e6543.736c7561.48727561
03d4.03d8    R.Q.    [f000:1747]   MEM:  readw 000f1749 => e93a
03d4.03d9    R.Q.    [f000:0ef3]   MEM:  readl 000f0ef5 => 05050505
03d4.03da    R.Q.    [f000:0ef3]   MEM:  readl 000f0efe => 0000026e
03d4.03db    R.Q.    [f000:0ef3]   MEM:  readw 000f0f05 => 026f
03dc.03dd    RH.U    [f000:0f02]   CPU MSR: [0000026e] <= 05050505.05050505
03dc.03de    RH.U    [f000:0f07]   CPU MSR: [0000026f] <= 05050505.05050505
03dc.03df    R.Q.    [f000:0f0f]   MEM:  readw 000f0f13 => ff20
03dc.03e0    R.Q.    [f000:0e35]   MEM:  readl 000f0e37 => 000002ff
03dc.03e1    R.Q.    [f000:0e35]   MEM:  readl 000f0e47 => 9fffffff
03dc.03e2    RH.U    [f000:0e3b]   CPU MSR: [000002ff] => 00000000.00000000
03dc.03e3    RH.U    [f000:0e40]   CPU MSR: [000002ff] <= 00000000.00000c00
03dc.03e4    R.Q.    [f000:0088]   MEM:  readw 000f0089 => 16ed
03dc.03e5    R.Q.    [f000:1778]   MEM:  readw 000f1779 => e910
03dc.03e6    R.Q.    [f000:1892]   MEM:  readw 000f1893 => e7f9
03dc.03e7    R.Q.    [f000:008e]   MEM:  readw 000f008f => 1804
03dc.03e8    R.Q.    [f000:1895]   MEM:  readl 000f1ebe => 3030103c
03dc.03e9    R.Q.    [f000:18ad]   MEM:  readw 000f18b3 => 0cbe
03dc.03ea    R.Q.    [f000:2573]   MEM:  readb 000f2573 => 66
03dc.03eb    R.Q.    [f000:2573]   MEM:  readw 000f258f => 0cf8
03ed.03ee    RH..    [f000:2573]   IO: outl 0cf8 <= 8000002c
03ed.03ef    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
03f0.03f1    RH..    [f000:2573]   IO: outl 0cf8 <= 8000012c
03f0.03f2    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
03f0.03f3    R.Q.    [f000:18b5]   MEM:  readl 000f1eca => 3030103c
03f4.03f5    RH..    [f000:2573]   IO: outl 0cf8 <= 8000022c
03f4.03f6    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
03f7.03f8    RH..    [f000:2573]   IO: outl 0cf8 <= 8000042c
03f7.03f9    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
03f7.03fa    R.Q.    [f000:18b5]   MEM:  readl 000f1ed6 => 3030103c
03fb.03fc    RH..    [f000:2573]   IO: outl 0cf8 <= 8000052c
03fb.03fd    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
03fe.03ff    RH..    [f000:2573]   IO: outl 0cf8 <= 8000062c
03fe.0400    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
03fe.0401    R.Q.    [f000:18be]   MEM:  readw 000f18bf => e7d0
03fe.0402    R.Q.    [f000:779a]   MEM:  readb 000f779a => be
03fe.0403    R.Q.    [f000:779a]   MEM:  readw 000f779b => 7aaf
03fe.0404    R.Q.    [f000:779a]   MEM:  readw 000f77ab => 9ff8
03fe.0405    R.Q.    [f000:779a]   MEM:  readw 000f7aaf => 0088
03fe.0406    R.Q.    [f000:779a]   MEM:  readw 000f7ab1 => 7af2
0407.0408    RH..    [f000:2416]   IO: outl 0cf8 <= 80008888
0407.0409    RH..    [f000:2432]   IO:  inb 0cfd => 08
040a.040b    RH..    [f000:2460]   IO: outl 0cf8 <= 80008888
040a.040c    RH..    [f000:247c]   IO: outb 0cfd <= 08
040d.040e    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008888
040d.040f    RH..    [f000:2434]   IO:  inb 0cfc => 01
0410.0411    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008888
0410.0412    RH..    [f000:247e]   IO: outb 0cfc <= 01
0413.0414    RH..    [f000:2416]   IO: outl 0cf8 <= 80008880
0413.0415    RH..    [f000:2432]   IO:  inb 0cfd => 84
0416.0417    RH..    [f000:2460]   IO: outl 0cf8 <= 80008880
0416.0418    RH..    [f000:247c]   IO: outb 0cfd <= 84
0419.041a    RH..    [f000:24a4]   IO: outl 0cf8 <= 8000888c
0419.041b    RH..    [f000:2434]   IO:  inb 0cfc => 07
041c.041d    RH..    [f000:24ad]   IO: outl 0cf8 <= 8000888c
041c.041e    RH..    [f000:247e]   IO: outb 0cfc <= 01
041f.0420    RH..    [f000:2416]   IO: outl 0cf8 <= 80008894
041f.0421    RH..    [f000:2432]   IO:  inb 0cfd => 40
0422.0423    RH..    [f000:2460]   IO: outl 0cf8 <= 80008894
0422.0424    RH..    [f000:247c]   IO: outb 0cfd <= c0
0425.0426    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088d0
0425.0427    RH..    [f000:2434]   IO:  inb 0cfd => 00
0428.0429    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088d0
0428.042a    RH..    [f000:247e]   IO: outb 0cfd <= 04
042b.042c    RH..    [f000:2416]   IO: outl 0cf8 <= 800088d0
042b.042d    RH..    [f000:2432]   IO:  inb 0cfc => 01
042e.042f    RH..    [f000:2460]   IO: outl 0cf8 <= 800088d0
042e.0430    RH..    [f000:247c]   IO: outb 0cfc <= 01
0431.0432    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088d0
0431.0433    RH..    [f000:2434]   IO:  inb 0cfe => 00
0434.0435    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088d0
0434.0436    RH..    [f000:247e]   IO: outb 0cfe <= 01
0437.0438    RH..    [f000:2416]   IO: outl 0cf8 <= 80008890
0437.0439    RH..    [f000:2432]   IO:  inb 0cff => 00
043a.043b    RH..    [f000:2460]   IO: outl 0cf8 <= 80008890
043a.043c    RH..    [f000:247c]   IO: outb 0cff <= 88
043d.043e    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008858
043d.043f    RH..    [f000:2434]   IO:  inb 0cff => 41
0440.0441    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008858
0440.0442    RH..    [f000:247e]   IO: outb 0cff <= 41
0443.0444    RH..    [f000:2416]   IO: outl 0cf8 <= 80008880
0443.0445    RH..    [f000:2432]   IO:  inb 0cfc => 00
0446.0447    RH..    [f000:2460]   IO: outl 0cf8 <= 80008880
0446.0448    RH..    [f000:247c]   IO: outb 0cfc <= 00
0449.044a    RH..    [f000:24a4]   IO: outl 0cf8 <= 8000888c
0449.044b    RH..    [f000:2434]   IO:  inb 0cfc => 01
044c.044d    RH..    [f000:24ad]   IO: outl 0cf8 <= 8000888c
044c.044e    RH..    [f000:247e]   IO: outb 0cfc <= 01
044f.0450    RH..    [f000:2416]   IO: outl 0cf8 <= 80008894
044f.0451    RH..    [f000:2432]   IO:  inb 0cfc => 80
0452.0453    RH..    [f000:2460]   IO: outl 0cf8 <= 80008894
0452.0454    RH..    [f000:247c]   IO: outb 0cfc <= 80
0455.0456    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008894
0455.0457    RH..    [f000:2434]   IO:  inb 0cfd => c0
0458.0459    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008894
0458.045a    RH..    [f000:247e]   IO: outb 0cfd <= c2
045b.045c    RH..    [f000:2416]   IO: outl 0cf8 <= 800088e4
045b.045d    RH..    [f000:2432]   IO:  inb 0cfc => 00
045e.045f    RH..    [f000:2460]   IO: outl 0cf8 <= 800088e4
045e.0460    RH..    [f000:247c]   IO: outb 0cfc <= 04
0461.0462    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088e4
0461.0463    RH..    [f000:2434]   IO:  inb 0cfd => 40
0464.0465    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088e4
0464.0466    RH..    [f000:247e]   IO: outb 0cfd <= 40
0467.0468    RH..    [f000:2416]   IO: outl 0cf8 <= 80008850
0467.0469    RH..    [f000:2432]   IO:  inb 0cff => 00
046a.046b    RH..    [f000:2460]   IO: outl 0cf8 <= 80008850
046a.046c    RH..    [f000:247c]   IO: outb 0cff <= 00
046d.046e    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008858
046d.046f    RH..    [f000:2434]   IO:  inb 0cfc => 20
0470.0471    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008858
0470.0472    RH..    [f000:247e]   IO: outb 0cfc <= 20
0473.0474    RH..    [f000:2416]   IO: outl 0cf8 <= 800088e4
0473.0475    RH..    [f000:2432]   IO:  inb 0cfc => 04
0476.0477    RH..    [f000:2460]   IO: outl 0cf8 <= 800088e4
0476.0478    RH..    [f000:247c]   IO: outb 0cfc <= 04
0479.047a    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088e4
0479.047b    RH..    [f000:2434]   IO:  inb 0cfd => 40
047c.047d    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088e4
047c.047e    RH..    [f000:247e]   IO: outb 0cfd <= 41
047f.0480    RH..    [f000:2416]   IO: outl 0cf8 <= 800088ec
047f.0481    RH..    [f000:2432]   IO:  inb 0cfc => 00
0482.0483    RH..    [f000:2460]   IO: outl 0cf8 <= 800088ec
0482.0484    RH..    [f000:247c]   IO: outb 0cfc <= 04
0482.0485    R.Q.    [f000:77ad]   MEM:  readw 000f77af => 7b72
0482.0486    R.Q.    [f000:779d]   MEM:  readw 000f77ab => 9ff8
0487.0488    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008864
0487.0489    RH..    [f000:2434]   IO:  inb 0cff => 04
048a.048b    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008864
048a.048c    RH..    [f000:247e]   IO: outb 0cff <= 04
048d.048e    RH..    [f000:2416]   IO: outl 0cf8 <= 80008840
048d.048f    RH..    [f000:2432]   IO:  inb 0cfc => 00
0490.0491    RH..    [f000:2460]   IO: outl 0cf8 <= 80008840
0490.0492    RH..    [f000:247c]   IO: outb 0cfc <= 04
0493.0494    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008840
0493.0495    RH..    [f000:2434]   IO:  inb 0cfd => 80
0496.0497    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008840
0496.0498    RH..    [f000:247e]   IO: outb 0cfd <= c0
0499.049a    RH..    [f000:2416]   IO: outl 0cf8 <= 80008840
0499.049b    RH..    [f000:2432]   IO:  inb 0cff => 00
049c.049d    RH..    [f000:2460]   IO: outl 0cf8 <= 80008840
049c.049e    RH..    [f000:247c]   IO: outb 0cff <= 00
049f.04a0    RH..    [f000:24a4]   IO: outl 0cf8 <= 8000884c
049f.04a1    RH..    [f000:2434]   IO:  inb 0cfc => 04
04a2.04a3    RH..    [f000:24ad]   IO: outl 0cf8 <= 8000884c
04a2.04a4    RH..    [f000:247e]   IO: outb 0cfc <= 44
04a5.04a6    RH..    [f000:2416]   IO: outl 0cf8 <= 8000884c
04a5.04a7    RH..    [f000:2432]   IO:  inb 0cfe => 0a
04a8.04a9    RH..    [f000:2460]   IO: outl 0cf8 <= 8000884c
04a8.04aa    RH..    [f000:247c]   IO: outb 0cfe <= 0a
04ab.04ac    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008850
04ab.04ad    RH..    [f000:2434]   IO:  inb 0cfd => 1d
04ae.04af    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008850
04ae.04b0    RH..    [f000:247e]   IO: outb 0cfd <= 18
04b1.04b2    RH..    [f000:2416]   IO: outl 0cf8 <= 80008850
04b1.04b3    RH..    [f000:2432]   IO:  inb 0cfe => 00
04b4.04b5    RH..    [f000:2460]   IO: outl 0cf8 <= 80008850
04b4.04b6    RH..    [f000:247c]   IO: outb 0cfe <= 09
04b7.04b8    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008858
04b7.04b9    RH..    [f000:2434]   IO:  inb 0cfc => 20
04ba.04bb    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008858
04ba.04bc    RH..    [f000:247e]   IO: outb 0cfc <= 22
04bd.04be    RH..    [f000:2416]   IO: outl 0cf8 <= 80008858
04bd.04bf    RH..    [f000:2432]   IO:  inb 0cfd => 00
04c0.04c1    RH..    [f000:2460]   IO: outl 0cf8 <= 80008858
04c0.04c2    RH..    [f000:247c]   IO: outb 0cfd <= 10
04c3.04c4    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008858
04c3.04c5    RH..    [f000:2434]   IO:  inb 0cfd => 10
04c6.04c7    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008858
04c6.04c8    RH..    [f000:247e]   IO: outb 0cfd <= 90
04c9.04ca    RH..    [f000:2416]   IO: outl 0cf8 <= 80008864
04c9.04cb    RH..    [f000:2432]   IO:  inb 0cff => 04
04cc.04cd    RH..    [f000:2460]   IO: outl 0cf8 <= 80008864
04cc.04ce    RH..    [f000:247c]   IO: outb 0cff <= 05
04cf.04d0    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008898
04cf.04d1    RH..    [f000:2434]   IO:  inb 0cfc => 10
04d2.04d3    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008898
04d2.04d4    RH..    [f000:247e]   IO: outb 0cfc <= 00
04d5.04d6    RH..    [f000:2416]   IO: outl 0cf8 <= 80008868
04d5.04d7    RH..    [f000:2432]   IO:  inb 0cfc => 00
04d8.04d9    RH..    [f000:2460]   IO: outl 0cf8 <= 80008868
04d8.04da    RH..    [f000:247c]   IO: outb 0cfc <= 00
04db.04dc    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008868
04db.04dd    RH..    [f000:2434]   IO:  inb 0cfd => 00
04de.04df    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008868
04de.04e0    RH..    [f000:247e]   IO: outb 0cfd <= 00
04e1.04e2    RH..    [f000:2416]   IO: outl 0cf8 <= 80008868
04e1.04e3    RH..    [f000:2432]   IO:  inb 0cfe => 00
04e4.04e5    RH..    [f000:2460]   IO: outl 0cf8 <= 80008868
04e4.04e6    RH..    [f000:247c]   IO: outb 0cfe <= d0
04e7.04e8    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008868
04e7.04e9    RH..    [f000:2434]   IO:  inb 0cff => 00
04ea.04eb    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008868
04ea.04ec    RH..    [f000:247e]   IO: outb 0cff <= fe
04ed.04ee    RH..    [f000:2416]   IO: outl 0cf8 <= 80008868
04ed.04ef    RH..    [f000:2432]   IO:  inb 0cfc => 00
04f0.04f1    RH..    [f000:2460]   IO: outl 0cf8 <= 80008868
04f0.04f2    RH..    [f000:247c]   IO: outb 0cfc <= 80
04f3.04f4    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088e0
04f3.04f5    RH..    [f000:2434]   IO:  inb 0cfc => 00
04f6.04f7    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088e0
04f6.04f8    RH..    [f000:247e]   IO: outb 0cfc <= 0a
04f9.04fa    RH..    [f000:2416]   IO: outl 0cf8 <= 800088ec
04f9.04fb    RH..    [f000:2432]   IO:  inb 0cfc => 04
04fc.04fd    RH..    [f000:2460]   IO: outl 0cf8 <= 800088ec
04fc.04fe    RH..    [f000:247c]   IO: outb 0cfc <= 04
04ff.0500    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088e8
04ff.0501    RH..    [f000:2434]   IO:  inb 0cfc => 00
0502.0503    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088e8
0502.0504    RH..    [f000:247e]   IO: outb 0cfc <= 00
0505.0506    RH..    [f000:2416]   IO: outl 0cf8 <= 800088e8
0505.0507    RH..    [f000:2432]   IO:  inb 0cfd => 00
0508.0509    RH..    [f000:2460]   IO: outl 0cf8 <= 800088e8
0508.050a    RH..    [f000:247c]   IO: outb 0cfd <= 10
050b.050c    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088e8
050b.050d    RH..    [f000:2434]   IO:  inb 0cfe => 00
050e.050f    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088e8
050e.0510    RH..    [f000:247e]   IO: outb 0cfe <= d0
0511.0512    RH..    [f000:2416]   IO: outl 0cf8 <= 800088e8
0511.0513    RH..    [f000:2432]   IO:  inb 0cff => 00
0514.0515    RH..    [f000:2460]   IO: outl 0cf8 <= 800088e8
0514.0516    RH..    [f000:247c]   IO: outb 0cff <= fe
0517.0518    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088ec
0517.0519    RH..    [f000:2434]   IO:  inb 0cfc => 04
051a.051b    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088ec
051a.051c    RH..    [f000:247e]   IO: outb 0cfc <= 07
051d.051e    RH..    [f000:2416]   IO: outl 0cf8 <= 800088bc
051d.051f    RH..    [f000:2432]   IO:  inb 0cfc => 00
0520.0521    RH..    [f000:2460]   IO: outl 0cf8 <= 800088bc
0520.0522    RH..    [f000:247c]   IO: outb 0cfc <= 20
0523.0524    RH..    [f000:24a4]   IO: outl 0cf8 <= 800088bc
0523.0525    RH..    [f000:2434]   IO:  inb 0cfd => 00
0526.0527    RH..    [f000:24ad]   IO: outl 0cf8 <= 800088bc
0526.0528    RH..    [f000:247e]   IO: outb 0cfd <= d0
0529.052a    RH..    [f000:2416]   IO: outl 0cf8 <= 800088bc
0529.052b    RH..    [f000:2432]   IO:  inb 0cfe => 00
052c.052d    RH..    [f000:2460]   IO: outl 0cf8 <= 800088bc
052c.052e    RH..    [f000:247c]   IO: outb 0cfe <= fe
052f.0530    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008840
052f.0531    RH..    [f000:2434]   IO:  inb 0cfd => c0
0532.0533    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008840
0532.0534    RH..    [f000:247e]   IO: outb 0cfd <= c0
0535.0536    RH..    [f000:2416]   IO: outl 0cf8 <= 80008858
0535.0537    RH..    [f000:2432]   IO:  inb 0cfd => 90
0538.0539    RH..    [f000:2460]   IO: outl 0cf8 <= 80008858
0538.053a    RH..    [f000:247c]   IO: outb 0cfd <= 9e
053b.053c    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008858
053b.053d    RH..    [f000:2434]   IO:  inb 0cff => 41
053e.053f    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008858
053e.0540    RH..    [f000:247e]   IO: outb 0cff <= 41
0541.0542    RH..    [f000:2416]   IO: outl 0cf8 <= 800088e0
0541.0543    RH..    [f000:2432]   IO:  inb 0cfc => 0a
0544.0545    RH..    [f000:2460]   IO: outl 0cf8 <= 800088e0
0544.0546    RH..    [f000:247c]   IO: outb 0cfc <= 0a
0547.0548    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008f60
0547.0549    RH..    [f000:2434]   IO:  inb 0cfd => 00
054a.054b    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008f60
054a.054c    RH..    [f000:247e]   IO: outb 0cfd <= 00
054d.054e    RH..    [f000:2416]   IO: outl 0cf8 <= 80008f60
054d.054f    RH..    [f000:2432]   IO:  inb 0cfe => 00
0550.0551    RH..    [f000:2460]   IO: outl 0cf8 <= 80008f60
0550.0552    RH..    [f000:247c]   IO: outb 0cfe <= 00
0553.0554    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008f60
0553.0555    RH..    [f000:2434]   IO:  inb 0cff => 00
0556.0557    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008f60
0556.0558    RH..    [f000:247e]   IO: outb 0cff <= 00
0559.055a    RH..    [f000:2416]   IO: outl 0cf8 <= 80008f64
0559.055b    RH..    [f000:2432]   IO:  inb 0cfc => e4
055c.055d    RH..    [f000:2460]   IO: outl 0cf8 <= 80008f64
055c.055e    RH..    [f000:247c]   IO: outb 0cfc <= 00
055f.0560    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008f4c
055f.0561    RH..    [f000:2434]   IO:  inb 0cfe => 00
0562.0563    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008f4c
0562.0564    RH..    [f000:247e]   IO: outb 0cfe <= 80
0565.0566    RH..    [f000:2416]   IO: outl 0cf8 <= 80008f4c
0565.0567    RH..    [f000:2432]   IO:  inb 0cff => 00
0568.0569    RH..    [f000:2460]   IO: outl 0cf8 <= 80008f4c
0568.056a    RH..    [f000:247c]   IO: outb 0cff <= 03
056b.056c    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008f50
056b.056d    RH..    [f000:2434]   IO:  inb 0cfc => 00
056e.056f    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008f50
056e.0570    RH..    [f000:247e]   IO: outb 0cfc <= 80
0571.0572    RH..    [f000:2416]   IO: outl 0cf8 <= 80008fe4
0571.0573    RH..    [f000:2432]   IO:  inb 0cfe => 29
0574.0575    RH..    [f000:2460]   IO: outl 0cf8 <= 80008fe4
0574.0576    RH..    [f000:247c]   IO: outb 0cfe <= 29
0574.0577    R.Q.    [f000:77b3]   MEM:  readw 000f77c1 => ac53
0578.0579    RH..    [f000:2416]   IO: outl 0cf8 <= 800088f4
0578.057a    RH..    [f000:2434]   IO:  inb 0cfe => 02
0578.057b    R.Q.    [f000:77dc]   MEM:  readw 000f77e1 => 77e6
057c.057d    RH..    [f000:2416]   IO: outl 0cf8 <= 80008894
057c.057e    RH..    [f000:2432]   IO:  inb 0cfc => 80
057c.057f    R.Q.    [f000:77e6]   MEM:  readw 000f77ef => 77f4
0580.0581    RH..    [f000:2460]   IO: outl 0cf8 <= 80008894
0580.0582    RH..    [f000:247e]   IO: outb 0cfc <= 00
0583.0584    RH..    [f000:2416]   IO: outl 0cf8 <= 800088d0
0583.0585    RH..    [f000:2434]   IO:  inb 0cfe => 01
0586.0587    RH..    [f000:2460]   IO: outl 0cf8 <= 800088d0
0586.0588    RH..    [f000:247c]   IO: outb 0cfe <= 05
0586.0589    R.Q.    [f000:77b6]   MEM:  readw 000f77c1 => ac53
058a.058b    RH..    [f000:2416]   IO: outl 0cf8 <= 800088f4
058a.058c    RH..    [f000:2432]   IO:  inb 0cfe => 02
058a.058d    R.Q.    [f000:7806]   MEM:  readw 000f7807 => 7ba5
058e.058f    RH..    [f000:7806]   IO:  inb 0842 => 04
058e.0590    RH..    [f000:7812]   IO: outb 0842 <= 00
058e.0591    RH..    [f000:7809]   IO:  inb 0840 => 00
058e.0592    RH..    [f000:7812]   IO: outb 0840 <= ff
058e.0593    RH..    [f000:781d]   IO:  inb 0828 => 00
058e.0594    RH..    [f000:7812]   IO: outb 0828 <= ff
058e.0595    RH..    [f000:7809]   IO:  inb 0829 => 00
058e.0596    RH..    [f000:7812]   IO: outb 0829 <= ff
058e.0597    RH..    [f000:781d]   IO:  inb 082d => 00
058e.0598    RH..    [f000:7812]   IO: outb 082d <= 40
058e.0599    RH..    [f000:7809]   IO:  inb 0822 => 00
058e.059a    RH..    [f000:7812]   IO: outb 0822 <= 01
058e.059b    RH..    [f000:781d]   IO:  inb 0860 => 2e
058e.059c    RH..    [f000:7812]   IO: outb 0860 <= 2e
058e.059d    RH..    [f000:7809]   IO:  inb 0852 => 00
058e.059e    RH..    [f000:7812]   IO: outb 0852 <= 0a
058e.059f    RH..    [f000:781d]   IO:  inb 0864 => 00
058e.05a0    RH..    [f000:7812]   IO: outb 0864 <= 0a
058e.05a1    R.Q.    [f000:7826]   MEM:  readw 000f7827 => 8280
058e.05a2    R.Q.    [f000:7826]   MEM:  readw 000f782d => 048d
05a4.05a5    RH..    [f000:2416]   IO: outl 0cf8 <= 80008880
05a4.05a6    RH..    [f000:2434]   IO:  inb 0cfe => 50
05a4.05a7    R.Q.    [f000:7831]   MEM:  readw 000f7835 => 783a
05a8.05a9    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008880
05a8.05aa    RH..    [f000:2432]   IO:  inb 0cfd => 84
05ab.05ac    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008880
05ab.05ad    RH..    [f000:247e]   IO: outb 0cfd <= 84
05ab.05ae    R.Q.    [f000:783a]   MEM:  readw 000f783b => 0500
05ab.05af    R.Q.    [f000:783a]   MEM:  readw 000f7841 => 0501
05ab.05b0    R.Q.    [f000:783a]   MEM:  readw 000f7849 => 04d0
05b1.05b2    RH.U    [f000:783a]   IO: outb 0500 <= 30
05b1.05b3    RH.U    [f000:783a]   IO: outb 0501 <= aa
05b4.05b5    RH..    [f000:783a]   IO: outb 04d0 <= 00
05b4.05b6    RH..    [f000:784e]   IO: outb 04d1 <= 00
05b4.05b7    R.Q.    [f000:7852]   MEM:  readw 000f7853 => 0801
05b8.05b9    RH..    [f000:7852]   IO:  inb 0801 => 89
05b8.05ba    RH..    [f000:7867]   IO: outb 0805 <= 00
05b8.05bb    R.Q.    [f000:0094]   MEM:  readw 000f0095 => 7ecb
05b8.05bc    R.Q.    [f000:7f62]   MEM:  readw 000f7f63 => 7f67
05b8.05bd    R.Q.    [f000:7f4c]   MEM:  readw 000f7f4d => 7b40
05b8.05be    R.Q.    [f000:7f4c]   MEM:  readw 000f7f53 => fd67
05c0.05c1    RH..    [f000:2416]   IO: outl 0cf8 <= 80008878
05c0.05c2    RH..    [f000:2434]   IO:  inb 0cff => 00
05c0.05c3    R.Q.    [f000:7f57]   MEM:  readw 000f7f5b => 7f60
05c4.05c5    RH..    [f000:2416]   IO: outl 0cf8 <= 80008850
05c4.05c6    RH..    [f000:2432]   IO:  inb 0cfc => 00
05c4.05c7    R.Q.    [f000:7f69]   MEM:  readw 000f7f6d => 7f72
05c4.05c8    R.Q.    [f000:7db8]   MEM:  readw 000f7db9 => 0078
05c4.05c9    R.Q.    [f000:7dfe]   MEM:  readw 000f7dff => a6be
05ca.05cb    RH..    [f000:2416]   IO: outl 0cf8 <= 80007844
05ca.05cc    RH..    [f000:2434]   IO:  inb 0cfd => af
05cd.05ce    RH..    [f000:2460]   IO: outl 0cf8 <= 80007844
05cd.05cf    RH..    [f000:247c]   IO: outb 0cfd <= 2f
05cd.05d0    R.Q.    [f000:7f72]   MEM:  readw 000f7f75 => 7f7a
05d1.05d2    RH..    [f000:040e]   IO: outb 0070 <= 8e
05d1.05d3    RH..    [f000:0414]   IO:  inb 0071 => 00
05d1.05d4    R.Q.    [f000:7f82]   MEM:  readw 000f7f83 => 24ba
05d1.05d5    R.Q.    [f000:7f82]   MEM:  readw 000f7f89 => 81bf
05d1.05d6    R.Q.    [f000:0176]   MEM:  readw 000f017b => 0180
05d1.05d7    RH..    [f000:7e01]   IO: outb 0074 <= 0a
05d1.05d8    RH..    [f000:7e0b]   IO:  inb 0075 => 26
05d1.05d9    RH..    [f000:7e13]   IO: outb 0074 <= 97
05d1.05da    RH..    [f000:7e1b]   IO:  inb 0075 => a4
05d1.05db    R.Q.    [f000:7f8b]   MEM:  readw 000f7f95 => 7fbb
05d1.05dc    R.Q.    [f000:7f8b]   MEM:  readw 000f7f9b => 7fa0
05d1.05dd    R.Q.    [f000:7f8b]   MEM:  readw 000f7fbb => 0a01
05df.05e0    RH..    [f000:2460]   IO: outl 0cf8 <= 80007808
05df.05e1    RH..    [f000:247e]   IO: outb 0cfe <= 01
05df.05e2    R.Q.    [f000:7fa0]   MEM:  readw 000f7fa7 => 0078
05df.05e3    R.Q.    [f000:7fa0]   MEM:  readw 000f7fad => a556
05df.05e4    R.Q.    [f000:7fa0]   MEM:  readw 000f7fbd => 5372
05df.05e5    R.Q.    [f000:2505]   MEM:  readw 000f2521 => 0cf8
05e6.05e7    RH..    [f000:2505]   IO: outl 0cf8 <= 800078d0
05e6.05e8    RH..    [f000:2505]   IO: outw 0cfe <= 5372
05e6.05e9    R.Q.    [f000:7faf]   MEM:  readw 000f7fb3 => 7fb8
05ea.05eb    RH..    [f000:24c5]   IO: outl 0cf8 <= 80007844
05ea.05ec    RH..    [f000:2432]   IO:  inb 0cfd => 2f
05ed.05ee    RH..    [f000:24ad]   IO: outl 0cf8 <= 80007844
05ed.05ef    RH..    [f000:247c]   IO: outb 0cfd <= af
05ed.05f0    R.Q.    [f000:7fb8]   MEM:  readw 000f7fb9 => 80dc
05ed.05f1    R.Q.    [f000:7fc4]   MEM:  readw 000f7fcf => 4208
05ed.05f2    R.Q.    [f000:7fc4]   MEM:  readw 000f7fd5 => fe1d
05ed.05f3    R.Q.    [f000:7df4]   MEM:  readw 000f7df5 => 0098
05f4.05f5    RH..    [f000:2416]   IO: outl 0cf8 <= 80009840
05f4.05f6    RH..    [f000:2434]   IO:  inb 0cfe => 06
05f7.05f8    RH..    [f000:2460]   IO: outl 0cf8 <= 80009840
05f7.05f9    RH..    [f000:247e]   IO: outb 0cfe <= 06
05f7.05fa    R.Q.    [f000:7fd7]   MEM:  readw 000f7fdb => 7fe0
05fb.05fc    RH..    [f000:2460]   IO: outl 0cf8 <= 80009818
05fb.05fd    RH..    [f000:247c]   IO: outb 0cfd <= 80
05fb.05fe    R.Q.    [f000:7fe0]   MEM:  readw 000f7fe1 => 1a80
05fb.05ff    R.Q.    [f000:7fe0]   MEM:  readw 000f7fe7 => fd30
0600.0601    RH..    [f000:2460]   IO: outl 0cf8 <= 80009818
0600.0602    RH..    [f000:247e]   IO: outb 0cfe <= 80
0600.0603    R.Q.    [f000:7fe9]   MEM:  readw 000f7fef => 0098
0600.0604    R.Q.    [f000:7fe9]   MEM:  readw 000f7ff5 => a50e
0605.0606    RH..    [f000:2505]   IO: outl 0cf8 <= 80009804
0605.0607    RH..    [f000:2505]   IO: outw 0cfc <= 0106
0605.0608    R.Q.    [f000:7ff7]   MEM:  readl 000f7ffb => fed60000
0605.0609    R.Q.    [f000:7ff7]   MEM:  readw 000f8000 => 8008
0605.060a    R.Q.    [f000:7ff7]   MEM:  readw 000f8003 => 8008
060b.060c    RH..    [f000:2573]   IO: outl 0cf8 <= 80800810
060b.060d    RH..    [f000:2573]   IO: outl 0cfc <= fed60000
060b.060e    R.Q.    [f000:8008]   MEM:  readw 000f8009 => 0403
060b.060f    R.Q.    [f000:8008]   MEM:  readw 000f800f => a44f
0610.0611    RH..    [f000:2460]   IO: outl 0cf8 <= 80800804
0610.0612    RH..    [f000:247c]   IO: outb 0cfc <= 03
0610.0613    R.Q.    [f000:8011]   MEM:  readl 000f8013 => fed60008
0614.0615    RH.U    [f000:8011]   MEM:  readb fed60008 => 00
0614.0616    RH.U    [f000:8011]   MEM: writeb fed60008 <= 00
0614.0617    R.Q.    [f000:8026]   MEM:  readw 000f8035 => 0006
0614.0618    RH.U    [f000:8026]   MEM:  readb fed60008 => 00
0614.0619    RH.U    [f000:8026]   MEM: writeb fed60008 <= 01
0614.061a    R.Q.    [f000:803b]   MEM:  readw 000f803f => 8008
0614.061b    R.Q.    [f000:803b]   MEM:  readw 000f8045 => a419
061d.061e    RH..    [f000:2460]   IO: outl 0cf8 <= 80800804
061d.061f    RH..    [f000:247e]   IO: outb 0cfc <= 00
061d.0620    R.Q.    [f000:8047]   MEM:  readw 000f804d => 8052
0621.0622    RH..    [f000:2573]   IO: outl 0cf8 <= 80800810
0621.0623    RH..    [f000:2573]   IO: outl 0cfc <= 00000000
0621.0624    R.Q.    [f000:8052]   MEM:  readw 000f8057 => 0098
0621.0625    R.Q.    [f000:8052]   MEM:  readw 000f805d => a4a6
0626.0627    RH..    [f000:2505]   IO: outl 0cf8 <= 80009804
0626.0628    RH..    [f000:2505]   IO: outw 0cfc <= 0000
0626.0629    R.Q.    [f000:805f]   MEM:  readw 000f8063 => 8068
062a.062b    RH..    [f000:2460]   IO: outl 0cf8 <= 80009818
062a.062c    RH..    [f000:247c]   IO: outb 0cfd <= 00
062a.062d    R.Q.    [f000:8068]   MEM:  readw 000f8069 => 1a00
062a.062e    R.Q.    [f000:8068]   MEM:  readw 000f806f => fca8
062f.0630    RH..    [f000:2460]   IO: outl 0cf8 <= 80009818
062f.0631    RH..    [f000:247e]   IO: outb 0cfe <= 00
062f.0632    R.Q.    [f000:009a]   MEM:  readw 000f009b => 77d5
062f.0633    R.Q.    [f000:7872]   MEM:  readw 000f7873 => 7c0d
062f.0634    R.Q.    [f000:7872]   MEM:  readw 000f7883 => 9f20
062f.0635    R.Q.    [f000:7872]   MEM:  readw 000f7c0d => 0080
062f.0636    R.Q.    [f000:7872]   MEM:  readw 000f7c0f => 7c14
0637.0638    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008040
0637.0639    RH..    [f000:2432]   IO:  inb 0cfe => 03
063a.063b    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008040
063a.063c    RH..    [f000:247c]   IO: outb 0cfe <= 13
063a.063d    R.Q.    [f000:7885]   MEM:  readw 000f7887 => 7c52
063a.063e    R.Q.    [f000:7875]   MEM:  readw 000f7883 => 9f20
063f.0640    RH..    [f000:2416]   IO: outl 0cf8 <= 80008140
063f.0641    RH..    [f000:2434]   IO:  inb 0cfe => 03
0642.0643    RH..    [f000:2460]   IO: outl 0cf8 <= 80008140
0642.0644    RH..    [f000:247e]   IO: outb 0cfe <= 13
0642.0645    R.Q.    [f000:7885]   MEM:  readw 000f7c1b => 0082
0642.0646    R.Q.    [f000:7885]   MEM:  readw 000f7c1d => 7c22
0647.0648    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008240
0647.0649    RH..    [f000:2432]   IO:  inb 0cfe => 03
064a.064b    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008240
064a.064c    RH..    [f000:247c]   IO: outb 0cfe <= 13
064d.064e    RH..    [f000:2416]   IO: outl 0cf8 <= 80008340
064d.064f    RH..    [f000:2434]   IO:  inb 0cfe => 03
0650.0651    RH..    [f000:2460]   IO: outl 0cf8 <= 80008340
0650.0652    RH..    [f000:247e]   IO: outb 0cfe <= 13
0650.0653    R.Q.    [f000:7885]   MEM:  readw 000f7c29 => 0084
0650.0654    R.Q.    [f000:7885]   MEM:  readw 000f7c2b => 7c30
0655.0656    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008440
0655.0657    RH..    [f000:2432]   IO:  inb 0cfe => 03
0658.0659    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008440
0658.065a    RH..    [f000:247c]   IO: outb 0cfe <= 13
065b.065c    RH..    [f000:2416]   IO: outl 0cf8 <= 80008f4c
065b.065d    RH..    [f000:2434]   IO:  inb 0cff => 03
065e.065f    RH..    [f000:2460]   IO: outl 0cf8 <= 80008f4c
065e.0660    RH..    [f000:247e]   IO: outb 0cff <= 43
065e.0661    R.Q.    [f000:7885]   MEM:  readw 000f7c37 => 0098
065e.0662    R.Q.    [f000:7885]   MEM:  readw 000f7c39 => 7c3e
0663.0664    RH..    [f000:24a4]   IO: outl 0cf8 <= 80009840
0663.0665    RH..    [f000:2432]   IO:  inb 0cfc => 02
0666.0667    RH..    [f000:24ad]   IO: outl 0cf8 <= 80009840
0666.0668    RH..    [f000:247c]   IO: outb 0cfc <= 22
0669.066a    RH..    [f000:2416]   IO: outl 0cf8 <= 80009840
0669.066b    RH..    [f000:2434]   IO:  inb 0cfe => 06
066c.066d    RH..    [f000:2460]   IO: outl 0cf8 <= 80009840
066c.066e    RH..    [f000:247e]   IO: outb 0cfe <= 06
066f.0670    RH..    [f000:24a4]   IO: outl 0cf8 <= 80009818
066f.0671    RH..    [f000:2432]   IO:  inb 0cfd => 00
0672.0673    RH..    [f000:24ad]   IO: outl 0cf8 <= 80009818
0672.0674    RH..    [f000:247c]   IO: outb 0cfd <= 80
0675.0676    RH..    [f000:2416]   IO: outl 0cf8 <= 80009818
0675.0677    RH..    [f000:2434]   IO:  inb 0cfe => 00
0678.0679    RH..    [f000:2460]   IO: outl 0cf8 <= 80009818
0678.067a    RH..    [f000:247e]   IO: outb 0cfe <= 80
0678.067b    R.Q.    [f000:7885]   MEM:  readw 000f7c4b => 8008
0678.067c    R.Q.    [f000:7885]   MEM:  readw 000f7c4d => 7c52
067d.067e    RH..    [f000:24a4]   IO: outl 0cf8 <= 80800840
067d.067f    RH..    [f000:2432]   IO:  inb 0cfc => 00
0680.0681    RH..    [f000:24ad]   IO: outl 0cf8 <= 80800840
0680.0682    RH..    [f000:247c]   IO: outb 0cfc <= 01
0680.0683    R.Q.    [f000:788b]   MEM:  readl 000f7bc3 => 3030103c
0680.0684    R.Q.    [f000:78a3]   MEM:  readw 000f78a5 => 7c0d
0680.0685    R.Q.    [f000:78a9]   MEM:  readw 000f78b1 => acc0
0686.0687    RH..    [f000:2573]   IO: outl 0cf8 <= 800078d4
0686.0688    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
0686.0689    R.Q.    [f000:788e]   MEM:  readw 000f7bc7 => 0079
0686.068a    R.Q.    [f000:788e]   MEM:  readl 000f7bca => 3030103c
068b.068c    RH..    [f000:2573]   IO: outl 0cf8 <= 800079d4
068b.068d    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
068b.068e    R.Q.    [f000:78b3]   MEM:  readl 000f7bd1 => 3030103c
068f.0690    RH..    [f000:2573]   IO: outl 0cf8 <= 8000802c
068f.0691    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
068f.0692    R.Q.    [f000:78b3]   MEM:  readw 000f7bd5 => 0081
0693.0694    RH..    [f000:2573]   IO: outl 0cf8 <= 8000812c
0693.0695    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
0693.0696    R.Q.    [f000:788e]   MEM:  readl 000f7bdf => 3030103c
0697.0698    RH..    [f000:2573]   IO: outl 0cf8 <= 8000822c
0697.0699    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
0697.069a    R.Q.    [f000:78b3]   MEM:  readw 000f7be3 => 0083
0697.069b    R.Q.    [f000:78b3]   MEM:  readl 000f7be6 => 3030103c
069c.069d    RH..    [f000:2573]   IO: outl 0cf8 <= 8000832c
069c.069e    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
069c.069f    R.Q.    [f000:78b3]   MEM:  readl 000f7bed => 3030103c
06a0.06a1    RH..    [f000:2573]   IO: outl 0cf8 <= 8000842c
06a0.06a2    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
06a0.06a3    R.Q.    [f000:78b3]   MEM:  readw 000f7bf1 => 0088
06a4.06a5    RH..    [f000:2573]   IO: outl 0cf8 <= 80008870
06a4.06a6    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
06a4.06a7    R.Q.    [f000:78b3]   MEM:  readl 000f7bfb => 3030103c
06a8.06a9    RH..    [f000:2573]   IO: outl 0cf8 <= 80009874
06a8.06aa    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
06a8.06ab    R.Q.    [f000:788e]   MEM:  readw 000f7bff => 0099
06a8.06ac    R.Q.    [f000:788e]   MEM:  readl 000f7c02 => 3030103c
06ad.06ae    RH..    [f000:2573]   IO: outl 0cf8 <= 80009974
06ad.06af    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
06ad.06b0    R.Q.    [f000:78b3]   MEM:  readl 000f7c09 => 3030103c
06b1.06b2    RH..    [f000:2573]   IO: outl 0cf8 <= 8080082c
06b1.06b3    RH..    [f000:2573]   IO: outl 0cfc <= 3030103c
06b1.06b4    R.Q.    [f000:78b3]   MEM:  readw 000f7c0d => 0080
06b1.06b5    R.Q.    [f000:78b8]   MEM:  readw 000f78b9 => 7c52
06b1.06b6    R.Q.    [f000:78b8]   MEM:  readw 000f78c9 => 9eda
06b7.06b8    RH..    [f000:2416]   IO: outl 0cf8 <= 80008040
06b7.06b9    RH..    [f000:2434]   IO:  inb 0cfe => 13
06ba.06bb    RH..    [f000:2460]   IO: outl 0cf8 <= 80008040
06ba.06bc    RH..    [f000:247e]   IO: outb 0cfe <= 03
06ba.06bd    R.Q.    [f000:78cb]   MEM:  readw 000f78cd => 7c94
06ba.06be    R.Q.    [f000:78bb]   MEM:  readw 000f78c9 => 9eda
06ba.06bf    R.Q.    [f000:78bb]   MEM:  readw 000f7c59 => 0081
06ba.06c0    R.Q.    [f000:78bb]   MEM:  readw 000f7c5b => 7c60
06c1.06c2    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008140
06c1.06c3    RH..    [f000:2432]   IO:  inb 0cfe => 13
06c4.06c5    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008140
06c4.06c6    RH..    [f000:247c]   IO: outb 0cfe <= 03
06c7.06c8    RH..    [f000:2416]   IO: outl 0cf8 <= 80008240
06c7.06c9    RH..    [f000:2434]   IO:  inb 0cfe => 13
06ca.06cb    RH..    [f000:2460]   IO: outl 0cf8 <= 80008240
06ca.06cc    RH..    [f000:247e]   IO: outb 0cfe <= 03
06ca.06cd    R.Q.    [f000:78cb]   MEM:  readw 000f7c67 => 0083
06ca.06ce    R.Q.    [f000:78cb]   MEM:  readw 000f7c69 => 7c6e
06cf.06d0    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008340
06cf.06d1    RH..    [f000:2432]   IO:  inb 0cfe => 13
06d2.06d3    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008340
06d2.06d4    RH..    [f000:247c]   IO: outb 0cfe <= 03
06d5.06d6    RH..    [f000:2416]   IO: outl 0cf8 <= 80008440
06d5.06d7    RH..    [f000:2434]   IO:  inb 0cfe => 13
06d8.06d9    RH..    [f000:2460]   IO: outl 0cf8 <= 80008440
06d8.06da    RH..    [f000:247e]   IO: outb 0cfe <= 03
06d8.06db    R.Q.    [f000:78cb]   MEM:  readw 000f7c75 => 0098
06d8.06dc    R.Q.    [f000:78cb]   MEM:  readw 000f7c77 => 7c7c
06dd.06de    RH..    [f000:24a4]   IO: outl 0cf8 <= 80009840
06dd.06df    RH..    [f000:2432]   IO:  inb 0cfc => 22
06e0.06e1    RH..    [f000:24ad]   IO: outl 0cf8 <= 80009840
06e0.06e2    RH..    [f000:247c]   IO: outb 0cfc <= 02
06e3.06e4    RH..    [f000:2416]   IO: outl 0cf8 <= 80800840
06e3.06e5    RH..    [f000:2434]   IO:  inb 0cfc => 01
06e6.06e7    RH..    [f000:2460]   IO: outl 0cf8 <= 80800840
06e6.06e8    RH..    [f000:247e]   IO: outb 0cfc <= 00
06e6.06e9    R.Q.    [f000:78cb]   MEM:  readw 000f7c87 => 0098
06e6.06ea    R.Q.    [f000:78cb]   MEM:  readw 000f7c89 => 7c94
06eb.06ec    RH..    [f000:24a4]   IO: outl 0cf8 <= 80009840
06eb.06ed    RH..    [f000:2432]   IO:  inb 0cfe => 06
06ee.06ef    RH..    [f000:24ad]   IO: outl 0cf8 <= 80009840
06ee.06f0    RH..    [f000:247c]   IO: outb 0cfe <= 0e
06f1.06f2    RH..    [f000:2416]   IO: outl 0cf8 <= 80009818
06f1.06f3    RH..    [f000:2434]   IO:  inb 0cfd => 80
06f4.06f5    RH..    [f000:2460]   IO: outl 0cf8 <= 80009818
06f4.06f6    RH..    [f000:247e]   IO: outb 0cfd <= 00
06f7.06f8    RH..    [f000:24a4]   IO: outl 0cf8 <= 80009818
06f7.06f9    RH..    [f000:2432]   IO:  inb 0cfe => 80
06fa.06fb    RH..    [f000:24ad]   IO: outl 0cf8 <= 80009818
06fa.06fc    RH..    [f000:247c]   IO: outb 0cfe <= 00
06fa.06fd    R.Q.    [f000:1e10]   MEM:  readw 000f1e11 => e28d
06fa.06fe    R.Q.    [f000:00a0]   MEM:  readw 000f00a1 => 79e2
06fa.06ff    R.Q.    [f000:7a85]   MEM:  readl 000f7a87 => 020c0c93
0700.0701    RH..    [f000:7a85]   IO: outl 084c <= 020c0c93
0700.0702    R.Q.    [f000:7a94]   MEM:  readl 000f7a96 => 800088e4
0700.0703    R.Q.    [f000:7a94]   MEM:  readw 000f7a9b => 0cf8
0700.0704    R.Q.    [f000:7a94]   MEM:  readw 000f7aad => 85f4
0706.0707    RH..    [f000:7a94]   IO: outl 0cf8 <= 800088e4
0706.0708    RH..    [f000:7a94]   IO:  inl 0cfc => 00084104
0706.0709    RH..    [f000:7a94]   IO: outl 0cfc <= 0008410c
0706.070a    R.Q.    [f000:2228]   MEM:  readw 000f2229 => de7b
0706.070b    R.Q.    [f000:00a6]   MEM:  readw 000f00a7 => 2179
0706.070c    R.Q.    [f000:2222]   MEM:  readw 000f2223 => de84
0706.070d    R.Q.    [f000:00ac]   MEM:  readw 000f00ad => 7fcb
0706.070e    R.Q.    [f000:807a]   MEM:  readw 000f807d => 8082
070f.0710    RH..    [f000:2416]   IO: outl 0cf8 <= 800088f4
070f.0711    RH..    [f000:2434]   IO:  inb 0cfe => 02
070f.0712    R.Q.    [f000:8091]   MEM:  readw 000f8095 => 809a
070f.0713    R.Q.    [f000:7de0]   MEM:  readw 000f7de1 => 0088
0714.0715    RH..    [f000:2416]   IO: outl 0cf8 <= 800088ec
0714.0716    RH..    [f000:2432]   IO:  inb 0cfc => 07
0717.0718    RH..    [f000:2460]   IO: outl 0cf8 <= 800088ec
0717.0719    RH..    [f000:247e]   IO: outb 0cfc <= 03
0717.071a    R.Q.    [f000:809a]   MEM:  readw 000f809b => 8012
0717.071b    R.Q.    [f000:02b2]   MEM:  readw 000f02bb => 035f
0717.071c    R.Q.    [f000:02b2]   MEM:  readw 000f02bf => 035f
071d.071e    RH..    [f000:02b2]   IO: outb 0080 <= d1
071d.071f    RH.U    [f000:02b2]   IO: outb 0061 <= 0c
071d.0720    R.Q.    [f000:02d0]   MEM:  readw 000f02d1 => fddf
071d.0721    R.Q.    [f000:00b2]   MEM:  readw 000f00b3 => 075d
0722.0723    RH..    [f000:0812]   IO:  inb 0064 => 00
0722.0724    RH..    [f000:0818]   IO: outb 0064 <= aa
0722.0725    RH..    [f000:0822]   IO:  inb 0064 => 19
0722.0726    RH..    [f000:0828]   IO:  inb 0060 => 55
0722.0727    RH..    [f000:0828]   IO: outb 0064 <= 60
0722.0728    RH..    [f000:0830]   IO:  inb 0064 => 18
0722.0729    RH..    [f000:0836]   IO: outb 0060 <= 61
0722.072a    RH..    [f000:083e]   IO:  inb 0064 => 10
0722.072b    R.Q.    [f000:0844]   MEM:  readw 000f0845 => f86e
0722.072c    R.Q.    [f000:174e]   MEM:  readw 000f174f => 1753
0722.072d    R.Q.    [f000:175a]   MEM:  readw 000f175b => 1760
072e.072f    RH.U    [f000:1223]   CPUID: eax: 00000000; ecx: 00007c94 => 00000001.746e6543.736c7561.48727561
0730.0731    RH.U    [f000:1768]   CPU MSR: [00000198] => 04060810.04000406
0730.0732    RH.U    [f000:176e]   CPU MSR: [00000199] => 00000000.00000406
0733.0734    R..D    [f000:1772]   CPU MSR: [00000199] <= 00000000.00000810
0733.0735    R.Q.    [f000:1753]   MEM:  readw 000f1755 => e964
0733.0736    R.Q.    [f000:799b]   MEM:  readl 000f799d => 00000001
0733.0737    R.Q.    [f000:799b]   MEM:  readl 000f79a6 => 00000200
0738.0739    RH.U    [f000:79a1]   CPUID: eax: 00000001; ecx: 00000199 => 000006d0.00000800.00004181.a7c9bbff
0738.073a    R.Q.    [f000:79ac]   MEM:  readw 000f79ad => 5840
0738.073b    R.Q.    [f000:79ac]   MEM:  readw 000f79b3 => 03e2
073d.073e    RH..    [f000:24a4]   IO: outl 0cf8 <= 80008858
073d.073f    RH..    [f000:2434]   IO:  inb 0cfc => 22
0740.0741    RH..    [f000:24ad]   IO: outl 0cf8 <= 80008858
0740.0742    RH..    [f000:247c]   IO: outb 0cfc <= 62
0740.0743    R.Q.    [f000:79b5]   MEM:  readw 000f79b9 => 79be
0744.0745    RH..    [f000:2416]   IO: outl 0cf8 <= 80008fe4
0744.0746    RH..    [f000:2432]   IO:  inb 0cfe => 29
0747.0748    RH..    [f000:2460]   IO: outl 0cf8 <= 80008fe4
0747.0749    RH..    [f000:247e]   IO: outb 0cfe <= 29
0747.074a    R.Q.    [f000:79be]   MEM:  readl 000f79cf => fec00000
0747.074b    R.Q.    [f000:79be]   MEM:  readw 000f79d9 => 0010
074c.074d    RH..    [f000:79be]   MEM: writeb fec00000 <= 03
074c.074e    RH..    [f000:79be]   MEM: writel fec00010 <= 00000001
074c.074f    R.Q.    [f000:00be]   MEM:  readw 000f00bf => 1ce5
074c.0750    R.Q.    [f000:1da6]   MEM:  readl 000f1db1 => 00000200
0751.0752    RH.U    [f000:1dac]   CPUID: eax: 00000001; ecx: 00004181 => 000006d0.00000800.00004181.a7c9bbff
0751.0753    R.Q.    [f000:1db7]   MEM:  readl 000f1dcb => fecc0010
0754.0755    RH.U    [f000:1db7]   MEM: writeb fecc0000 <= 03
0754.0756    RH.U    [f000:1db7]   MEM: writel fecc0010 <= 00000001
0754.0757    R.Q.    [f000:240e]   MEM:  readw 000f240f => dcb3
0754.0758    R.Q.    [f000:00c4]   MEM:  readw 000f00c5 => 0215
0754.0759    R.Q.    [f000:02dc]   MEM:  readw 000f02dd => 02e2
0754.075a    R.Q.    [f000:0104]   MEM:  readw 000f0105 => 78e5
0754.075b    R.Q.    [f000:79ec]   MEM:  readw 000f79ed => 0805
075c.075d    RH..    [f000:79ec]   IO:  inb 0805 => 00
075c.075e    R.Q.    [f000:02f8]   MEM:  readw 000f02f9 => fdcc
075c.075f    R.Q.    [f000:00ca]   MEM:  readw 000f00cb => 17f4
075c.0760    R.Q.    [f000:18c1]   MEM:  readw 000f18c5 => 18ca
0761.0762    RH..    [f000:7e01]   IO: outb 0074 <= 0a
0761.0763    RH..    [f000:7e0b]   IO:  inb 0075 => 26
0761.0764    RH..    [f000:7e0f]   IO: outb 0074 <= 39
0761.0765    RH..    [f000:7e1b]   IO:  inb 0075 => fe
0761.0766    R.Q.    [f000:18cc]   MEM:  readw 000f18d1 => 18d6
0761.0767    RH..    [f000:7e20]   IO: outb 0074 <= 0a
0761.0768    RH..    [f000:7e2a]   IO:  inb 0075 => 26
0761.0769    RH..    [f000:7e32]   IO: outb 0074 <= 39
0761.076a    RH..    [f000:7e3a]   IO: outb 0075 <= ff
0761.076b    R.Q.    [f000:18d8]   MEM:  readl 000f18da => 00029e00
0761.076c    R.Q.    [f000:18d8]   MEM:  readw 000f18df => 18e4
0761.076d    R.Q.    [f000:1966]   MEM:  readw 000f196b => 196f
0761.076e    R.Q.    [f000:1953]   MEM:  readw 000f1959 => 195e
0761.076f    RH..    [f000:7e01]   IO: outb 0074 <= 0a
0761.0770    RH..    [f000:7e0b]   IO:  inb 0075 => 26
0761.0771    RH..    [f000:7e13]   IO: outb 0074 <= 0e
0761.0772    RH..    [f000:7e1b]   IO:  inb 0075 => 00
0761.0773    R.Q.    [f000:1971]   MEM:  readw 000f197f => 1984
0761.0774    RH..    [f000:7e01]   IO: outb 0074 <= 0a
0761.0775    RH..    [f000:7e0b]   IO:  inb 0075 => 26
0761.0776    RH..    [f000:7e0f]   IO: outb 0074 <= 9e
0761.0777    RH..    [f000:7e1b]   IO:  inb 0075 => 44
0761.0778    R.Q.    [f000:18e6]   MEM:  readw 000f18e7 => 5a40
0761.0779    R.Q.    [f000:18e6]   MEM:  readw 000f18ed => 0623
0761.077a    R.Q.    [f000:1f12]   MEM:  readw 000f1f13 => 0010
077c.077d    RH..    [f000:2416]   IO: outl 0cf8 <= 80001058
077c.077e    RH..    [f000:2434]   IO:  inb 0cfe => 00
077c.077f    R.Q.    [f000:1905]   MEM:  readw 000f1909 => 190e
0780.0781    RH..    [f000:7e01]   IO: outb 0074 <= 0a
0780.0782    RH..    [f000:7e0b]   IO:  inb 0075 => 26
0780.0783    RH..    [f000:7e13]   IO: outb 0074 <= 39
0780.0784    RH..    [f000:7e1b]   IO:  inb 0075 => ff
0780.0785    R.Q.    [f000:1910]   MEM:  readw 000f1915 => 191a
0780.0786    RH..    [f000:7e20]   IO: outb 0074 <= 0a
0780.0787    RH..    [f000:7e2a]   IO:  inb 0075 => 26
0780.0788    RH..    [f000:7e2e]   IO: outb 0074 <= 39
0780.0789    RH..    [f000:7e3a]   IO: outb 0075 <= fe
0780.078a    R.Q.    [f000:191c]   MEM:  readw 000f191d => e7ae
0780.078b    RH..    [f000:02fb]   IO: outb 0070 <= b5
0780.078c    RH..    [f000:0306]   IO: outb 0071 <= 33
0780.078d    RH..    [f000:030e]   IO: outb 0070 <= b5
0780.078e    RH..    [f000:0316]   IO:  inb 0071 => 33
0780.078f    RH..    [f000:0320]   IO: outb 0070 <= b6
0780.0790    R.Q.    [f000:0328]   MEM:  readw 000f032d => fda1
0780.0791    RH..    [f000:0328]   IO: outb 0071 <= 06
0780.0792    R.Q.    [f000:00d0]   MEM:  readw 000f00d1 => 0411
0780.0793    R.Q.    [f000:04e4]   MEM:  readw 000f04e9 => 04ee
0794.0795    RH..    [f000:04e4]   IO: outb 0080 <= d2
0796.0797    RH.U    [f000:0e3b]   CPU MSR: [000002ff] => 00000000.00000c00
0796.0798    RH.U    [f000:0e40]   CPU MSR: [000002ff] <= 00000000.00000c00
0796.0799    R.Q.    [f000:04f2]   MEM:  readw 000f04f3 => 04f8
0796.079a    R.Q.    [f000:0370]   MEM:  readl 000f0372 => 00010000
0796.079b    R.Q.    [f000:04fa]   MEM:  readw 000f04fb => 0500
0796.079c    R.Q.    [f000:0502]   MEM:  readl ffff0000 => 0000f005
0796.079d    R.Q.    [f000:050b]   MEM:  readb 000f050b => 67
0796.079e    R.Q.    [f000:050b]   MEM:  readl ffff0004 => 00000000
0796.079f    R.Q.    [f000:050b]   MEM:  readl ffff1000 => 66671257
0796.07a0    R.Q.    [f000:050b]   MEM:  readl ffff2000 => 00ba04bd
0796.07a1    R.Q.    [f000:050b]   MEM:  readl ffff3000 => 14e8c166
0796.07a2    R.Q.    [f000:050b]   MEM:  readl ffff4000 => e92dedbe
0796.07a3    R.Q.    [f000:050b]   MEM:  readl ffff5000 => d85ce950
0796.07a4    R.Q.    [f000:050b]   MEM:  readl ffff6000 => d1660446
0796.07a5    R.Q.    [f000:050b]   MEM:  readl ffff7000 => b87ae970
0796.07a6    R.Q.    [f000:050b]   MEM:  readl ffff8000 => 08bf8008
0796.07a7    R.Q.    [f000:050b]   MEM:  readl ffff9000 => 7580003e
0796.07a8    R.Q.    [f000:050b]   MEM:  readl ffffa000 => a8b86608
0796.07a9    R.Q.    [f000:050b]   MEM:  readl ffffb000 => 00000000
0796.07aa    R.Q.    [f000:050b]   MEM:  readl ffffc000 => 00000000
0796.07ab    R.Q.    [f000:050b]   MEM:  readl ffffd000 => 00000000
0796.07ac    R.Q.    [f000:050b]   MEM:  readl ffffe000 => 00000000
0796.07ad    R.Q.    [f000:050b]   MEM:  readl fffff000 => 001050ea
0796.07ae    R.Q.    [f000:0516]   MEM:  readb 000f0516 => 66
0796.07af    R.Q.    [f000:051b]   MEM:  readw 000f051d => fbb4
0796.07b0    R.Q.    [f000:032f]   MEM:  readw 000f0337 => 0acf
07b1.07b2    RH..    [f000:032f]   IO: outb 0080 <= d3
07b3.07b4    RH.U    [f000:0e1c]   CPU MSR: [000002ff] => 00000000.00000c00
07b3.07b5    RH.U    [f000:0e21]   CPU MSR: [000002ff] <= 00000000.00000000
07b3.07b6    R.Q.    [f000:0339]   MEM:  readl 000f033e => 00000001
07b3.07b7    R.Q.    [f000:034a]   MEM:  readw 000f034f => fd85
07b3.07b8    R.Q.    [f000:00d6]   MEM:  readw 000f00d7 => 16b2
07b3.07b9    R.Q.    [f000:178b]   MEM:  readb 000f178b => b0
07ba.07bb    RH..    [f000:178b]   IO: outb 008f <= 00
07bc.07bd    RH..    [f000:178b]   IO: outb 0043 <= 54
07bc.07be    R.Q.    [f000:1797]   MEM:  readw 000f1799 => 0059
07bc.07bf    RH..    [f000:1797]   IO: outb 0041 <= 12
07bc.07c0    R.Q.    [f000:17a2]   MEM:  readw 000f17a3 => e934
07bc.07c1    R.Q.    [f000:1c9d]   MEM:  readw 000f1ca3 => f163
07c2.07c3    RH.U    [f000:0e1c]   CPU MSR: [000002ff] => 00000000.00000000
07c2.07c4    RH.U    [f000:0e21]   CPU MSR: [000002ff] <= 00000000.00000000
07c2.07c5    R.Q.    [f000:1ca5]   MEM:  readl 000f1cad => 00000250
07c2.07c6    R.Q.    [f000:1ca5]   MEM:  readl 000f1cb5 => 00000258
07c2.07c7    R.Q.    [f000:1ca5]   MEM:  readl 000f1cbd => 00000259
07c2.07c8    R.Q.    [f000:1ca5]   MEM:  readl 000f1cc5 => 00000268
07c2.07c9    RH.U    [f000:1cb1]   CPU MSR: [00000250] <= 00000000.00000000
07c2.07ca    RH.U    [f000:1cb9]   CPU MSR: [00000258] <= 00000000.00000000
07c2.07cb    RH.U    [f000:1cc1]   CPU MSR: [00000259] <= 00000000.00000000
07c2.07cc    RH.U    [f000:1cc9]   CPU MSR: [00000268] <= 00000000.00000000
07c2.07cd    RH.U    [f000:1cc9]   CPU MSR: [00000269] <= 00000000.00000000
07c2.07ce    RH.U    [f000:1cc9]   CPU MSR: [0000026a] <= 00000000.00000000
07c2.07cf    RH.U    [f000:1cc9]   CPU MSR: [0000026b] <= 00000000.00000000
07c2.07d0    RH.U    [f000:1cc9]   CPU MSR: [0000026c] <= 00000000.00000000
07c2.07d1    RH.U    [f000:1cc9]   CPU MSR: [0000026d] <= 00000000.00000000
07c2.07d2    RH.U    [f000:1cc9]   CPU MSR: [0000026e] <= 00000000.00000000
07c2.07d3    RH.U    [f000:1cc9]   CPU MSR: [0000026f] <= 00000000.00000000
07c2.07d4    R.Q.    [f000:1cd6]   MEM:  readw 000f1ce1 => 020f
07c2.07d5    RH.U    [f000:1cdc]   CPU MSR: [00000200] <= 00000000.00000000
07c2.07d6    R.Q.    [f000:1cdc]   MEM:  readw 000f1ce1 => 020f
07c2.07d7    RH.U    [f000:1cdc]   CPU MSR: [00000201] <= 00000000.00000000
07c2.07d8    RH.U    [f000:1cdc]   CPU MSR: [00000202] <= 00000000.00000000
07c2.07d9    RH.U    [f000:1cdc]   CPU MSR: [00000203] <= 00000000.00000000
07c2.07da    RH.U    [f000:1cdc]   CPU MSR: [00000204] <= 00000000.00000000
07c2.07db    RH.U    [f000:1cdc]   CPU MSR: [00000205] <= 00000000.00000000
07c2.07dc    RH.U    [f000:1cdc]   CPU MSR: [00000206] <= 00000000.00000000
07c2.07dd    RH.U    [f000:1cdc]   CPU MSR: [00000207] <= 00000000.00000000
07c2.07de    RH.U    [f000:1cdc]   CPU MSR: [00000208] <= 00000000.00000000
07c2.07df    RH.U    [f000:1cdc]   CPU MSR: [00000209] <= 00000000.00000000
07c2.07e0    RH.U    [f000:1cdc]   CPU MSR: [0000020a] <= 00000000.00000000
07c2.07e1    RH.U    [f000:1cdc]   CPU MSR: [0000020b] <= 00000000.00000000
07c2.07e2    RH.U    [f000:1cdc]   CPU MSR: [0000020c] <= 00000000.00000000
07c2.07e3    RH.U    [f000:1cdc]   CPU MSR: [0000020d] <= 00000000.00000000
07c2.07e4    RH.U    [f000:1cdc]   CPU MSR: [0000020e] <= 00000000.00000000
07c2.07e5    RH.U    [f000:1cdc]   CPU MSR: [0000020f] <= 00000000.00000000
07c2.07e6    R.Q.    [f000:1ce5]   MEM:  readl 000f1ce7 => 000001a0
07c2.07e7    RH.U    [f000:1ceb]   CPU MSR: [000001a0] => 00000000.00110000
07c2.07e8    RH.U    [f000:1d0e]   CPU MSR: [000001a0] <= 00000000.00190270
07c2.07e9    R.Q.    [f000:1d18]   MEM:  readw 000f1d1d => 129d
07c2.07ea    R.Q.    [f000:2fbc]   MEM:  readb 000f2fbc => fa
07c2.07eb    R.Q.    [f000:2fbc]   MEM:  readw 000f2fc3 => 2fc8
07c2.07ec    R.Q.    [f000:7697]   MEM:  readb 000f7697 => 66
07c2.07ed    R..D    [f000:7697]   IO: outb 00eb <= 00
07c2.07ee    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07ef    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f0    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f1    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f2    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f3    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f4    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f5    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f6    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f7    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f8    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07f9    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07fa    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07fb    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07fc    R..D    [f000:769e]   IO: outb 00eb <= 00
07c2.07fd    R.Q.    [f000:2fca]   MEM:  readw 000f2fd3 => 2fd8
07fe.07ff    RH..    [f000:2fca]   IO: outb 0080 <= de
07fe.0800    R.Q.    [f000:28a9]   MEM:  readl 000f28ab => 05050505
07fe.0801    R.Q.    [f000:28a9]   MEM:  readl 000f28d7 => 9fffffff
0802.0803    RH.U    [f000:28b8]   CPU MSR: [0000026e] <= 05050505.05050505
0802.0804    RH.U    [f000:28c0]   CPU MSR: [0000026f] <= 05050505.05050505
0802.0805    RH.U    [f000:28c8]   CPU MSR: [000002ff] => 00000000.00000000
0802.0806    RH.U    [f000:28d0]   CPU MSR: [000002ff] <= 00000000.00000c00
0802.0807    R.Q.    [f000:2fda]   MEM:  readw 000f2fe3 => 081d
0808.0809    RH..    [f000:2fda]   IO: outb 0080 <= df
0808.080a    RH..    [f000:2fda]   IO: outb 0080 <= e0
0808.080b    R.Q.    [f000:3802]   MEM:  readb 000f3802 => be
0808.080c    R.Q.    [f000:3802]   MEM:  readw 000f3803 => 378d
0808.080d    R.Q.    [f000:3802]   MEM:  readw 000f3807 => 380c
0808.080e    R.Q.    [f000:733c]   MEM:  readw 000f378d => 0440
0808.080f    R.Q.    [f000:7344]   MEM:  readw 000f7347 => 734c
0808.0810    R.Q.    [f000:2860]   MEM:  readl 000f2862 => 80000000
0808.0811    R.Q.    [f000:2860]   MEM:  readw 000f286b => 0cf8
0813.0814    RH..    [f000:2860]   IO: outl 0cf8 <= 80000440
0813.0815    R..D    [f000:2860]   IO: outb 00ea <= 40
0813.0816    R..D    [f000:2860]   IO: outb 00ee <= 40
0813.0817    RH..    [f000:2860]   IO:  inb 0cfc => 00
0813.0818    R..D    [f000:2860]   IO: outb 00eb <= 00
0813.0819    R..D    [f000:2860]   IO: outb 00ef <= 00
0813.081a    R.Q.    [f000:734e]   MEM:  readw 000f735b => 7360
0813.081b    R.Q.    [f000:287e]   MEM:  readl 000f2886 => 80000000
0813.081c    R.Q.    [f000:287e]   MEM:  readw 000f288f => 0cf8
081d.081e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000440
081d.081f    R..D    [f000:287e]   IO: outb 00ec <= 40
081d.0820    R..D    [f000:287e]   IO: outb 00ea <= 40
081d.0821    RH..    [f000:287e]   IO: outb 0cfc <= 00
081d.0822    R..D    [f000:287e]   IO: outb 00ed <= 00
081d.0823    R..D    [f000:287e]   IO: outb 00eb <= 00
081d.0824    R.Q.    [f000:733c]   MEM:  readw 000f3791 => 10a3
0825.0826    RH..    [f000:2860]   IO: outl 0cf8 <= 800010a0
0825.0827    R..D    [f000:2860]   IO: outb 00ea <= a0
0825.0828    R..D    [f000:2860]   IO: outb 00ee <= a0
0825.0829    RH..    [f000:2860]   IO:  inb 0cff => fc
0825.082a    R..D    [f000:2860]   IO: outb 00eb <= fc
0825.082b    R..D    [f000:2860]   IO: outb 00ef <= fc
082c.082d    RH..    [f000:287e]   IO: outl 0cf8 <= 800010a0
082c.082e    R..D    [f000:287e]   IO: outb 00ec <= a0
082c.082f    R..D    [f000:287e]   IO: outb 00ea <= a0
082c.0830    RH..    [f000:287e]   IO: outb 0cff <= fc
082c.0831    R..D    [f000:287e]   IO: outb 00ed <= fc
082c.0832    R..D    [f000:287e]   IO: outb 00eb <= fc
082c.0833    R.Q.    [f000:7362]   MEM:  readw 000f3795 => 05f0
0834.0835    RH..    [f000:2860]   IO: outl 0cf8 <= 800005f0
0834.0836    R..D    [f000:2860]   IO: outb 00ea <= f0
0834.0837    R..D    [f000:2860]   IO: outb 00ee <= f0
0834.0838    RH..    [f000:2860]   IO:  inb 0cfc => 62
0834.0839    R..D    [f000:2860]   IO: outb 00eb <= 62
0834.083a    R..D    [f000:2860]   IO: outb 00ef <= 62
083b.083c    RH..    [f000:287e]   IO: outl 0cf8 <= 800005f0
083b.083d    R..D    [f000:287e]   IO: outb 00ec <= f0
083b.083e    R..D    [f000:287e]   IO: outb 00ea <= f0
083b.083f    RH..    [f000:287e]   IO: outb 0cfc <= 63
083b.0840    R..D    [f000:287e]   IO: outb 00ed <= 63
083b.0841    R..D    [f000:287e]   IO: outb 00eb <= 63
083b.0842    R.Q.    [f000:7362]   MEM:  readw 000f3799 => 103d
0843.0844    RH..    [f000:2860]   IO: outl 0cf8 <= 8000103c
0843.0845    R..D    [f000:2860]   IO: outb 00ea <= 3c
0843.0846    R..D    [f000:2860]   IO: outb 00ee <= 3c
0843.0847    RH..    [f000:2860]   IO:  inb 0cfd => 01
0843.0848    R..D    [f000:2860]   IO: outb 00eb <= 01
0843.0849    R..D    [f000:2860]   IO: outb 00ef <= 01
084a.084b    RH..    [f000:287e]   IO: outl 0cf8 <= 8000103c
084a.084c    R..D    [f000:287e]   IO: outb 00ec <= 3c
084a.084d    R..D    [f000:287e]   IO: outb 00ea <= 3c
084a.084e    RH..    [f000:287e]   IO: outb 0cfd <= 01
084a.084f    R..D    [f000:287e]   IO: outb 00ed <= 01
084a.0850    R..D    [f000:287e]   IO: outb 00eb <= 01
084a.0851    R.Q.    [f000:7362]   MEM:  readw 000f379d => 183d
0852.0853    RH..    [f000:2860]   IO: outl 0cf8 <= 8000183c
0852.0854    R..D    [f000:2860]   IO: outb 00ea <= 3c
0852.0855    R..D    [f000:2860]   IO: outb 00ee <= 3c
0852.0856    RH..    [f000:2860]   IO:  inb 0cfd => 01
0852.0857    R..D    [f000:2860]   IO: outb 00eb <= 01
0852.0858    R..D    [f000:2860]   IO: outb 00ef <= 01
0859.085a    RH..    [f000:287e]   IO: outl 0cf8 <= 8000183c
0859.085b    R..D    [f000:287e]   IO: outb 00ec <= 3c
0859.085c    R..D    [f000:287e]   IO: outb 00ea <= 3c
0859.085d    RH..    [f000:287e]   IO: outb 0cfd <= 01
0859.085e    R..D    [f000:287e]   IO: outb 00ed <= 01
0859.085f    R..D    [f000:287e]   IO: outb 00eb <= 01
0859.0860    R.Q.    [f000:7362]   MEM:  readw 000f37a1 => 104d
0861.0862    RH..    [f000:2860]   IO: outl 0cf8 <= 8000104c
0861.0863    R..D    [f000:2860]   IO: outb 00ea <= 4c
0861.0864    R..D    [f000:2860]   IO: outb 00ee <= 4c
0861.0865    RH..    [f000:2860]   IO:  inb 0cfd => 3d
0861.0866    R..D    [f000:2860]   IO: outb 00eb <= 3d
0861.0867    R..D    [f000:2860]   IO: outb 00ef <= 3d
0868.0869    RH..    [f000:287e]   IO: outl 0cf8 <= 8000104c
0868.086a    R..D    [f000:287e]   IO: outb 00ec <= 4c
0868.086b    R..D    [f000:287e]   IO: outb 00ea <= 4c
0868.086c    RH..    [f000:287e]   IO: outb 0cfd <= 3d
0868.086d    R..D    [f000:287e]   IO: outb 00ed <= 3d
0868.086e    R..D    [f000:287e]   IO: outb 00eb <= 3d
0868.086f    R.Q.    [f000:7362]   MEM:  readw 000f37a5 => 184d
0870.0871    RH..    [f000:2860]   IO: outl 0cf8 <= 8000184c
0870.0872    R..D    [f000:2860]   IO: outb 00ea <= 4c
0870.0873    R..D    [f000:2860]   IO: outb 00ee <= 4c
0870.0874    RH..    [f000:2860]   IO:  inb 0cfd => 3c
0870.0875    R..D    [f000:2860]   IO: outb 00eb <= 3c
0870.0876    R..D    [f000:2860]   IO: outb 00ef <= 3c
0877.0878    RH..    [f000:287e]   IO: outl 0cf8 <= 8000184c
0877.0879    R..D    [f000:287e]   IO: outb 00ec <= 4c
0877.087a    R..D    [f000:287e]   IO: outb 00ea <= 4c
0877.087b    RH..    [f000:287e]   IO: outb 0cfd <= 3c
0877.087c    R..D    [f000:287e]   IO: outb 00ed <= 3c
0877.087d    R..D    [f000:287e]   IO: outb 00eb <= 3c
0877.087e    R.Q.    [f000:7362]   MEM:  readw 000f37a9 => 1073
087f.0880    RH..    [f000:2860]   IO: outl 0cf8 <= 80001070
087f.0881    R..D    [f000:2860]   IO: outb 00ea <= 70
087f.0882    R..D    [f000:2860]   IO: outb 00ee <= 70
087f.0883    RH..    [f000:2860]   IO:  inb 0cff => 01
087f.0884    R..D    [f000:2860]   IO: outb 00eb <= 01
087f.0885    R..D    [f000:2860]   IO: outb 00ef <= 01
0886.0887    RH..    [f000:287e]   IO: outl 0cf8 <= 80001070
0886.0888    R..D    [f000:287e]   IO: outb 00ec <= 70
0886.0889    R..D    [f000:287e]   IO: outb 00ea <= 70
0886.088a    RH..    [f000:287e]   IO: outb 0cff <= 00
0886.088b    R..D    [f000:287e]   IO: outb 00ed <= 00
0886.088c    R..D    [f000:287e]   IO: outb 00eb <= 00
0886.088d    R.Q.    [f000:7362]   MEM:  readw 000f37ad => 1873
088e.088f    RH..    [f000:2860]   IO: outl 0cf8 <= 80001870
088e.0890    R..D    [f000:2860]   IO: outb 00ea <= 70
088e.0891    R..D    [f000:2860]   IO: outb 00ee <= 70
088e.0892    RH..    [f000:2860]   IO:  inb 0cff => 01
088e.0893    R..D    [f000:2860]   IO: outb 00eb <= 01
088e.0894    R..D    [f000:2860]   IO: outb 00ef <= 01
0895.0896    RH..    [f000:287e]   IO: outl 0cf8 <= 80001870
0895.0897    R..D    [f000:287e]   IO: outb 00ec <= 70
0895.0898    R..D    [f000:287e]   IO: outb 00ea <= 70
0895.0899    RH..    [f000:287e]   IO: outb 0cff <= 00
0895.089a    R..D    [f000:287e]   IO: outb 00ed <= 00
0895.089b    R..D    [f000:287e]   IO: outb 00eb <= 00
0895.089c    R.Q.    [f000:7362]   MEM:  readw 000f37b1 => 05f0
089d.089e    RH..    [f000:2860]   IO: outl 0cf8 <= 800005f0
089d.089f    R..D    [f000:2860]   IO: outb 00ea <= f0
089d.08a0    R..D    [f000:2860]   IO: outb 00ee <= f0
089d.08a1    RH..    [f000:2860]   IO:  inb 0cfc => 63
089d.08a2    R..D    [f000:2860]   IO: outb 00eb <= 63
089d.08a3    R..D    [f000:2860]   IO: outb 00ef <= 63
08a4.08a5    RH..    [f000:287e]   IO: outl 0cf8 <= 800005f0
08a4.08a6    R..D    [f000:287e]   IO: outb 00ec <= f0
08a4.08a7    R..D    [f000:287e]   IO: outb 00ea <= f0
08a4.08a8    RH..    [f000:287e]   IO: outb 0cfc <= 62
08a4.08a9    R..D    [f000:287e]   IO: outb 00ed <= 62
08a4.08aa    R..D    [f000:287e]   IO: outb 00eb <= 62
08a4.08ab    R.Q.    [f000:7362]   MEM:  readw 000f37b5 => 18a2
08ac.08ad    RH..    [f000:2860]   IO: outl 0cf8 <= 800018a0
08ac.08ae    R..D    [f000:2860]   IO: outb 00ea <= a0
08ac.08af    R..D    [f000:2860]   IO: outb 00ee <= a0
08ac.08b0    RH..    [f000:2860]   IO:  inb 0cfe => 30
08ac.08b1    R..D    [f000:2860]   IO: outb 00eb <= 30
08ac.08b2    R..D    [f000:2860]   IO: outb 00ef <= 30
08b3.08b4    RH..    [f000:287e]   IO: outl 0cf8 <= 800018a0
08b3.08b5    R..D    [f000:287e]   IO: outb 00ec <= a0
08b3.08b6    R..D    [f000:287e]   IO: outb 00ea <= a0
08b3.08b7    RH..    [f000:287e]   IO: outb 0cfe <= 70
08b3.08b8    R..D    [f000:287e]   IO: outb 00ed <= 70
08b3.08b9    R..D    [f000:287e]   IO: outb 00eb <= 70
08b3.08ba    R.Q.    [f000:7362]   MEM:  readw 000f37b9 => 10a4
08bb.08bc    RH..    [f000:2860]   IO: outl 0cf8 <= 800010a4
08bb.08bd    R..D    [f000:2860]   IO: outb 00ea <= a4
08bb.08be    R..D    [f000:2860]   IO: outb 00ee <= a4
08bb.08bf    RH..    [f000:2860]   IO:  inb 0cfc => 5c
08bb.08c0    R..D    [f000:2860]   IO: outb 00eb <= 5c
08bb.08c1    R..D    [f000:2860]   IO: outb 00ef <= 5c
08c2.08c3    RH..    [f000:287e]   IO: outl 0cf8 <= 800010a4
08c2.08c4    R..D    [f000:287e]   IO: outb 00ec <= a4
08c2.08c5    R..D    [f000:287e]   IO: outb 00ea <= a4
08c2.08c6    RH..    [f000:287e]   IO: outb 0cfc <= 7c
08c2.08c7    R..D    [f000:287e]   IO: outb 00ed <= 7c
08c2.08c8    R..D    [f000:287e]   IO: outb 00eb <= 7c
08c2.08c9    R.Q.    [f000:7362]   MEM:  readw 000f37bd => 10c2
08ca.08cb    RH..    [f000:2860]   IO: outl 0cf8 <= 800010c0
08ca.08cc    R..D    [f000:2860]   IO: outb 00ea <= c0
08ca.08cd    R..D    [f000:2860]   IO: outb 00ee <= c0
08ca.08ce    RH..    [f000:2860]   IO:  inb 0cfe => 27
08ca.08cf    R..D    [f000:2860]   IO: outb 00eb <= 27
08ca.08d0    R..D    [f000:2860]   IO: outb 00ef <= 27
08d1.08d2    RH..    [f000:287e]   IO: outl 0cf8 <= 800010c0
08d1.08d3    R..D    [f000:287e]   IO: outb 00ec <= c0
08d1.08d4    R..D    [f000:287e]   IO: outb 00ea <= c0
08d1.08d5    RH..    [f000:287e]   IO: outb 0cfe <= 25
08d1.08d6    R..D    [f000:287e]   IO: outb 00ed <= 25
08d1.08d7    R..D    [f000:287e]   IO: outb 00eb <= 25
08d1.08d8    R.Q.    [f000:7362]   MEM:  readw 000f37c1 => 10a3
08d9.08da    RH..    [f000:2860]   IO: outl 0cf8 <= 800010a0
08d9.08db    R..D    [f000:2860]   IO: outb 00ea <= a0
08d9.08dc    R..D    [f000:2860]   IO: outb 00ee <= a0
08d9.08dd    RH..    [f000:2860]   IO:  inb 0cff => fc
08d9.08de    R..D    [f000:2860]   IO: outb 00eb <= fc
08d9.08df    R..D    [f000:2860]   IO: outb 00ef <= fc
08e0.08e1    RH..    [f000:287e]   IO: outl 0cf8 <= 800010a0
08e0.08e2    R..D    [f000:287e]   IO: outb 00ec <= a0
08e0.08e3    R..D    [f000:287e]   IO: outb 00ea <= a0
08e0.08e4    RH..    [f000:287e]   IO: outb 0cff <= fc
08e0.08e5    R..D    [f000:287e]   IO: outb 00ed <= fc
08e0.08e6    R..D    [f000:287e]   IO: outb 00eb <= fc
08e0.08e7    R.Q.    [f000:7362]   MEM:  readw 000f37c5 => 18a3
08e8.08e9    RH..    [f000:2860]   IO: outl 0cf8 <= 800018a0
08e8.08ea    R..D    [f000:2860]   IO: outb 00ea <= a0
08e8.08eb    R..D    [f000:2860]   IO: outb 00ee <= a0
08e8.08ec    RH..    [f000:2860]   IO:  inb 0cff => 7c
08e8.08ed    R..D    [f000:2860]   IO: outb 00eb <= 7c
08e8.08ee    R..D    [f000:2860]   IO: outb 00ef <= 7c
08ef.08f0    RH..    [f000:287e]   IO: outl 0cf8 <= 800018a0
08ef.08f1    R..D    [f000:287e]   IO: outb 00ec <= a0
08ef.08f2    R..D    [f000:287e]   IO: outb 00ea <= a0
08ef.08f3    RH..    [f000:287e]   IO: outb 0cff <= 7c
08ef.08f4    R..D    [f000:287e]   IO: outb 00ed <= 7c
08ef.08f5    R..D    [f000:287e]   IO: outb 00eb <= 7c
08ef.08f6    R.Q.    [f000:733c]   MEM:  readw 000f37c9 => 10a7
08f7.08f8    RH..    [f000:2860]   IO: outl 0cf8 <= 800010a4
08f7.08f9    R..D    [f000:2860]   IO: outb 00ea <= a4
08f7.08fa    R..D    [f000:2860]   IO: outb 00ee <= a4
08f7.08fb    RH..    [f000:2860]   IO:  inb 0cff => 04
08f7.08fc    R..D    [f000:2860]   IO: outb 00eb <= 04
08f7.08fd    R..D    [f000:2860]   IO: outb 00ef <= 04
08fe.08ff    RH..    [f000:287e]   IO: outl 0cf8 <= 800010a4
08fe.0900    R..D    [f000:287e]   IO: outb 00ec <= a4
08fe.0901    R..D    [f000:287e]   IO: outb 00ea <= a4
08fe.0902    RH..    [f000:287e]   IO: outb 0cff <= 84
08fe.0903    R..D    [f000:287e]   IO: outb 00ed <= 84
08fe.0904    R..D    [f000:287e]   IO: outb 00eb <= 84
08fe.0905    R.Q.    [f000:7362]   MEM:  readw 000f37cd => 18a7
0906.0907    RH..    [f000:2860]   IO: outl 0cf8 <= 800018a4
0906.0908    R..D    [f000:2860]   IO: outb 00ea <= a4
0906.0909    R..D    [f000:2860]   IO: outb 00ee <= a4
0906.090a    RH..    [f000:2860]   IO:  inb 0cff => 04
0906.090b    R..D    [f000:2860]   IO: outb 00eb <= 04
0906.090c    R..D    [f000:2860]   IO: outb 00ef <= 04
090d.090e    RH..    [f000:287e]   IO: outl 0cf8 <= 800018a4
090d.090f    R..D    [f000:287e]   IO: outb 00ec <= a4
090d.0910    R..D    [f000:287e]   IO: outb 00ea <= a4
090d.0911    RH..    [f000:287e]   IO: outb 0cff <= 84
090d.0912    R..D    [f000:287e]   IO: outb 00ed <= 84
090d.0913    R..D    [f000:287e]   IO: outb 00eb <= 84
090d.0914    R.Q.    [f000:7362]   MEM:  readw 000f37d1 => 10e0
0915.0916    RH..    [f000:2860]   IO: outl 0cf8 <= 800010e0
0915.0917    R..D    [f000:2860]   IO: outb 00ea <= e0
0915.0918    R..D    [f000:2860]   IO: outb 00ee <= e0
0915.0919    RH..    [f000:2860]   IO:  inb 0cfc => 0c
0915.091a    R..D    [f000:2860]   IO: outb 00eb <= 0c
0915.091b    R..D    [f000:2860]   IO: outb 00ef <= 0c
091c.091d    RH..    [f000:287e]   IO: outl 0cf8 <= 800010e0
091c.091e    R..D    [f000:287e]   IO: outb 00ec <= e0
091c.091f    R..D    [f000:287e]   IO: outb 00ea <= e0
091c.0920    RH..    [f000:287e]   IO: outb 0cfc <= 0c
091c.0921    R..D    [f000:287e]   IO: outb 00ed <= 0c
091c.0922    R..D    [f000:287e]   IO: outb 00eb <= 0c
091c.0923    R.Q.    [f000:7362]   MEM:  readw 000f37d5 => 10e1
0924.0925    RH..    [f000:2860]   IO: outl 0cf8 <= 800010e0
0924.0926    R..D    [f000:2860]   IO: outb 00ea <= e0
0924.0927    R..D    [f000:2860]   IO: outb 00ee <= e0
0924.0928    RH..    [f000:2860]   IO:  inb 0cfd => 07
0924.0929    R..D    [f000:2860]   IO: outb 00eb <= 07
0924.092a    R..D    [f000:2860]   IO: outb 00ef <= 07
092b.092c    RH..    [f000:287e]   IO: outl 0cf8 <= 800010e0
092b.092d    R..D    [f000:287e]   IO: outb 00ec <= e0
092b.092e    R..D    [f000:287e]   IO: outb 00ea <= e0
092b.092f    RH..    [f000:287e]   IO: outb 0cfd <= 09
092b.0930    R..D    [f000:287e]   IO: outb 00ed <= 09
092b.0931    R..D    [f000:287e]   IO: outb 00eb <= 09
092b.0932    R.Q.    [f000:733c]   MEM:  readw 000f37d9 => 10e2
0933.0934    RH..    [f000:2860]   IO: outl 0cf8 <= 800010e0
0933.0935    R..D    [f000:2860]   IO: outb 00ea <= e0
0933.0936    R..D    [f000:2860]   IO: outb 00ee <= e0
0933.0937    RH..    [f000:2860]   IO:  inb 0cfe => 81
0933.0938    R..D    [f000:2860]   IO: outb 00eb <= 81
0933.0939    R..D    [f000:2860]   IO: outb 00ef <= 81
093a.093b    RH..    [f000:287e]   IO: outl 0cf8 <= 800010e0
093a.093c    R..D    [f000:287e]   IO: outb 00ec <= e0
093a.093d    R..D    [f000:287e]   IO: outb 00ea <= e0
093a.093e    RH..    [f000:287e]   IO: outb 0cfe <= 84
093a.093f    R..D    [f000:287e]   IO: outb 00ed <= 84
093a.0940    R..D    [f000:287e]   IO: outb 00eb <= 84
093a.0941    R.Q.    [f000:7362]   MEM:  readw 000f37dd => 10e3
0942.0943    RH..    [f000:2860]   IO: outl 0cf8 <= 800010e0
0942.0944    R..D    [f000:2860]   IO: outb 00ea <= e0
0942.0945    R..D    [f000:2860]   IO: outb 00ee <= e0
0942.0946    RH..    [f000:2860]   IO:  inb 0cff => 9a
0942.0947    R..D    [f000:2860]   IO: outb 00eb <= 9a
0942.0948    R..D    [f000:2860]   IO: outb 00ef <= 9a
0949.094a    RH..    [f000:287e]   IO: outl 0cf8 <= 800010e0
0949.094b    R..D    [f000:287e]   IO: outb 00ec <= e0
0949.094c    R..D    [f000:287e]   IO: outb 00ea <= e0
0949.094d    RH..    [f000:287e]   IO: outb 0cff <= 94
0949.094e    R..D    [f000:287e]   IO: outb 00ed <= 94
0949.094f    R..D    [f000:287e]   IO: outb 00eb <= 94
0949.0950    R.Q.    [f000:7362]   MEM:  readw 000f37e1 => 10e4
0951.0952    RH..    [f000:2860]   IO: outl 0cf8 <= 800010e4
0951.0953    R..D    [f000:2860]   IO: outb 00ea <= e4
0951.0954    R..D    [f000:2860]   IO: outb 00ee <= e4
0951.0955    RH..    [f000:2860]   IO:  inb 0cfc => 88
0951.0956    R..D    [f000:2860]   IO: outb 00eb <= 88
0951.0957    R..D    [f000:2860]   IO: outb 00ef <= 88
0958.0959    RH..    [f000:287e]   IO: outl 0cf8 <= 800010e4
0958.095a    R..D    [f000:287e]   IO: outb 00ec <= e4
0958.095b    R..D    [f000:287e]   IO: outb 00ea <= e4
0958.095c    RH..    [f000:287e]   IO: outb 0cfc <= 06
0958.095d    R..D    [f000:287e]   IO: outb 00ed <= 06
0958.095e    R..D    [f000:287e]   IO: outb 00eb <= 06
0958.095f    R.Q.    [f000:7362]   MEM:  readw 000f37e5 => 10e8
0960.0961    RH..    [f000:2860]   IO: outl 0cf8 <= 800010e8
0960.0962    R..D    [f000:2860]   IO: outb 00ea <= e8
0960.0963    R..D    [f000:2860]   IO: outb 00ee <= e8
0960.0964    RH..    [f000:2860]   IO:  inb 0cfc => 81
0960.0965    R..D    [f000:2860]   IO: outb 00eb <= 81
0960.0966    R..D    [f000:2860]   IO: outb 00ef <= 81
0967.0968    RH..    [f000:287e]   IO: outl 0cf8 <= 800010e8
0967.0969    R..D    [f000:287e]   IO: outb 00ec <= e8
0967.096a    R..D    [f000:287e]   IO: outb 00ea <= e8
0967.096b    RH..    [f000:287e]   IO: outb 0cfc <= 84
0967.096c    R..D    [f000:287e]   IO: outb 00ed <= 84
0967.096d    R..D    [f000:287e]   IO: outb 00eb <= 84
0967.096e    R.Q.    [f000:7362]   MEM:  readw 000f37e9 => 10e9
096f.0970    RH..    [f000:2860]   IO: outl 0cf8 <= 800010e8
096f.0971    R..D    [f000:2860]   IO: outb 00ea <= e8
096f.0972    R..D    [f000:2860]   IO: outb 00ee <= e8
096f.0973    RH..    [f000:2860]   IO:  inb 0cfd => 82
096f.0974    R..D    [f000:2860]   IO: outb 00eb <= 82
096f.0975    R..D    [f000:2860]   IO: outb 00ef <= 82
0976.0977    RH..    [f000:287e]   IO: outl 0cf8 <= 800010e8
0976.0978    R..D    [f000:287e]   IO: outb 00ec <= e8
0976.0979    R..D    [f000:287e]   IO: outb 00ea <= e8
0976.097a    RH..    [f000:287e]   IO: outb 0cfd <= 84
0976.097b    R..D    [f000:287e]   IO: outb 00ed <= 84
0976.097c    R..D    [f000:287e]   IO: outb 00eb <= 84
0976.097d    R.Q.    [f000:7362]   MEM:  readw 000f37ed => 10ea
097e.097f    RH..    [f000:2860]   IO: outl 0cf8 <= 800010e8
097e.0980    R..D    [f000:2860]   IO: outb 00ea <= e8
097e.0981    R..D    [f000:2860]   IO: outb 00ee <= e8
097e.0982    RH..    [f000:2860]   IO:  inb 0cfe => 88
097e.0983    R..D    [f000:2860]   IO: outb 00eb <= 88
097e.0984    R..D    [f000:2860]   IO: outb 00ef <= 88
0985.0986    RH..    [f000:287e]   IO: outl 0cf8 <= 800010e8
0985.0987    R..D    [f000:287e]   IO: outb 00ec <= e8
0985.0988    R..D    [f000:287e]   IO: outb 00ea <= e8
0985.0989    RH..    [f000:287e]   IO: outb 0cfe <= 46
0985.098a    R..D    [f000:287e]   IO: outb 00ed <= 46
0985.098b    R..D    [f000:287e]   IO: outb 00eb <= 46
0985.098c    R.Q.    [f000:7362]   MEM:  readw 000f37f1 => 18e1
098d.098e    RH..    [f000:2860]   IO: outl 0cf8 <= 800018e0
098d.098f    R..D    [f000:2860]   IO: outb 00ea <= e0
098d.0990    R..D    [f000:2860]   IO: outb 00ee <= e0
098d.0991    RH..    [f000:2860]   IO:  inb 0cfd => 0b
098d.0992    R..D    [f000:2860]   IO: outb 00eb <= 0b
098d.0993    R..D    [f000:2860]   IO: outb 00ef <= 0b
0994.0995    RH..    [f000:287e]   IO: outl 0cf8 <= 800018e0
0994.0996    R..D    [f000:287e]   IO: outb 00ec <= e0
0994.0997    R..D    [f000:287e]   IO: outb 00ea <= e0
0994.0998    RH..    [f000:287e]   IO: outb 0cfd <= 0f
0994.0999    R..D    [f000:287e]   IO: outb 00ed <= 0f
0994.099a    R..D    [f000:287e]   IO: outb 00eb <= 0f
0994.099b    R.Q.    [f000:7362]   MEM:  readw 000f37f5 => 18e2
099c.099d    RH..    [f000:2860]   IO: outl 0cf8 <= 800018e0
099c.099e    R..D    [f000:2860]   IO: outb 00ea <= e0
099c.099f    R..D    [f000:2860]   IO: outb 00ee <= e0
099c.09a0    RH..    [f000:2860]   IO:  inb 0cfe => 01
099c.09a1    R..D    [f000:2860]   IO: outb 00eb <= 01
099c.09a2    R..D    [f000:2860]   IO: outb 00ef <= 01
09a3.09a4    RH..    [f000:287e]   IO: outl 0cf8 <= 800018e0
09a3.09a5    R..D    [f000:287e]   IO: outb 00ec <= e0
09a3.09a6    R..D    [f000:287e]   IO: outb 00ea <= e0
09a3.09a7    RH..    [f000:287e]   IO: outb 0cfe <= 04
09a3.09a8    R..D    [f000:287e]   IO: outb 00ed <= 04
09a3.09a9    R..D    [f000:287e]   IO: outb 00eb <= 04
09a3.09aa    R.Q.    [f000:7362]   MEM:  readw 000f37f9 => 18e3
09ab.09ac    RH..    [f000:2860]   IO: outl 0cf8 <= 800018e0
09ab.09ad    R..D    [f000:2860]   IO: outb 00ea <= e0
09ab.09ae    R..D    [f000:2860]   IO: outb 00ee <= e0
09ab.09af    RH..    [f000:2860]   IO:  inb 0cff => 9a
09ab.09b0    R..D    [f000:2860]   IO: outb 00eb <= 9a
09ab.09b1    R..D    [f000:2860]   IO: outb 00ef <= 9a
09b2.09b3    RH..    [f000:287e]   IO: outl 0cf8 <= 800018e0
09b2.09b4    R..D    [f000:287e]   IO: outb 00ec <= e0
09b2.09b5    R..D    [f000:287e]   IO: outb 00ea <= e0
09b2.09b6    RH..    [f000:287e]   IO: outb 0cff <= 94
09b2.09b7    R..D    [f000:287e]   IO: outb 00ed <= 94
09b2.09b8    R..D    [f000:287e]   IO: outb 00eb <= 94
09b2.09b9    R.Q.    [f000:7362]   MEM:  readw 000f37fd => 18e4
09ba.09bb    RH..    [f000:2860]   IO: outl 0cf8 <= 800018e4
09ba.09bc    R..D    [f000:2860]   IO: outb 00ea <= e4
09ba.09bd    R..D    [f000:2860]   IO: outb 00ee <= e4
09ba.09be    RH..    [f000:2860]   IO:  inb 0cfc => 88
09ba.09bf    R..D    [f000:2860]   IO: outb 00eb <= 88
09ba.09c0    R..D    [f000:2860]   IO: outb 00ef <= 88
09c1.09c2    RH..    [f000:287e]   IO: outl 0cf8 <= 800018e4
09c1.09c3    R..D    [f000:287e]   IO: outb 00ec <= e4
09c1.09c4    R..D    [f000:287e]   IO: outb 00ea <= e4
09c1.09c5    RH..    [f000:287e]   IO: outb 0cfc <= 48
09c1.09c6    R..D    [f000:287e]   IO: outb 00ed <= 48
09c1.09c7    R..D    [f000:287e]   IO: outb 00eb <= 48
09c1.09c8    R.Q.    [f000:7362]   MEM:  readw 000f3801 => beff
09c1.09c9    R.Q.    [f000:380e]   MEM:  readw 000f380f => 3814
09c1.09ca    R.Q.    [f000:5139]   MEM:  readb 000f5139 => c3
09c1.09cb    R.Q.    [f000:3816]   MEM:  readw 000f3817 => 381b
09c1.09cc    R.Q.    [f000:3875]   MEM:  readl 000f387a => 00000200
09c1.09cd    R.Q.    [f000:3875]   MEM:  readw 000f3883 => 3888
09ce.09cf    RH..    [f000:763f]   IO: outb 0074 <= 0e
09ce.09d0    RH..    [f000:763f]   IO:  inb 0075 => 00
09ce.09d1    RH..    [f000:7663]   IO: outb 0074 <= 8f
09ce.09d2    RH..    [f000:7663]   IO:  inb 0075 => 00
09ce.09d3    R.Q.    [f000:38ea]   MEM:  readw 000f381b => 381d
09ce.09d4    R.Q.    [f000:382a]   MEM:  readw 000f382b => 3820
09ce.09d5    R.Q.    [f000:3835]   MEM:  readw 000f383b => 3840
09d7.09d8    RH..    [f000:2860]   IO: outl 0cf8 <= 80008f48
09d7.09d9    R..D    [f000:2860]   IO: outb 00ea <= 48
09d7.09da    R..D    [f000:2860]   IO: outb 00ee <= 48
09d7.09db    RH..    [f000:2860]   IO:  inb 0cfc => 18
09d7.09dc    R..D    [f000:2860]   IO: outb 00eb <= 18
09d7.09dd    R..D    [f000:2860]   IO: outb 00ef <= 18
09d7.09de    R.Q.    [f000:3842]   MEM:  readw 000f3853 => 3858
09df.09e0    RH..    [f000:287e]   IO: outl 0cf8 <= 80008f48
09df.09e1    R..D    [f000:287e]   IO: outb 00ec <= 48
09df.09e2    R..D    [f000:287e]   IO: outb 00ea <= 48
09df.09e3    RH..    [f000:287e]   IO: outb 0cfc <= 18
09df.09e4    R..D    [f000:287e]   IO: outb 00ed <= 18
09df.09e5    R..D    [f000:287e]   IO: outb 00eb <= 18
09e6.09e7    RH..    [f000:2860]   IO: outl 0cf8 <= 80000748
09e6.09e8    R..D    [f000:2860]   IO: outb 00ea <= 48
09e6.09e9    R..D    [f000:2860]   IO: outb 00ee <= 48
09e6.09ea    RH..    [f000:2860]   IO:  inb 0cfc => 00
09e6.09eb    R..D    [f000:2860]   IO: outb 00eb <= 00
09e6.09ec    R..D    [f000:2860]   IO: outb 00ef <= 00
09ed.09ee    RH..    [f000:287e]   IO: outl 0cf8 <= 80000748
09ed.09ef    R..D    [f000:287e]   IO: outb 00ec <= 48
09ed.09f0    R..D    [f000:287e]   IO: outb 00ea <= 48
09ed.09f1    RH..    [f000:287e]   IO: outb 0cfc <= 18
09ed.09f2    R..D    [f000:287e]   IO: outb 00ed <= 18
09ed.09f3    R..D    [f000:287e]   IO: outb 00eb <= 18
09f4.09f5    RH..    [f000:2fe8]   IO: outb 0080 <= e1
09f4.09f6    R.Q.    [f000:316b]   MEM:  readw 000f3171 => 3176
09f7.09f8    RH..    [f000:316b]   IO: outw 0098 <= c210
09f7.09f9    R.Q.    [f000:3178]   MEM:  readw 000f3179 => c211
09f7.09fa    R.Q.    [f000:3178]   MEM:  readw 000f317f => 3184
09f7.09fb    RH..    [f000:3178]   IO: outw 0098 <= c211
09f7.09fc    R.Q.    [f000:6b34]   MEM:  readb 000f6b34 => b9
09f7.09fd    R.Q.    [f000:6b34]   MEM:  readw 000f6b35 => 036c
09f7.09fe    R.Q.    [f000:6b34]   MEM:  readw 000f6b3d => 6b42
0a00.0a01    RH..    [f000:2860]   IO: outl 0cf8 <= 8000036c
0a00.0a02    R..D    [f000:2860]   IO: outb 00ea <= 6c
0a00.0a03    R..D    [f000:2860]   IO: outb 00ee <= 6c
0a00.0a04    RH..    [f000:2860]   IO:  inb 0cfc => 40
0a00.0a05    R..D    [f000:2860]   IO: outb 00eb <= 40
0a00.0a06    R..D    [f000:2860]   IO: outb 00ef <= 40
0a00.0a07    R.Q.    [f000:6b4c]   MEM:  readl 000f6b4f => 00080000
0a00.0a08    R.Q.    [f000:3186]   MEM:  readw 000f3187 => 318c
0a00.0a09    R.Q.    [f000:6b54]   MEM:  readw 000f6b5b => 2a31
0a00.0a0a    R.Q.    [f000:6b6a]   MEM:  readw 000f6b73 => 6b78
0a0b.0a0c    RH..    [f000:7573]   IO: outb 0400 <= ff
0a0b.0a0d    RH..    [f000:7573]   IO: outb 0405 <= 00
0a0b.0a0e    R..D    [f000:7573]   IO: outb 00eb <= 00
0a0b.0a0f    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a10    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a11    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a12    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a13    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a14    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a15    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a16    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a17    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a18    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a19    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a1a    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a1b    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a1c    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a1d    R..D    [f000:7584]   IO: outb 00eb <= 00
0a0b.0a1e    RH..    [f000:758a]   IO:  inb 0400 => 00
0a0b.0a1f    RH..    [f000:7595]   IO: outb 0404 <= a1
0a0b.0a20    RH..    [f000:7595]   IO: outb 0403 <= 14
0a0b.0a21    RH..    [f000:7595]   IO: outb 0402 <= 48
0a0b.0a22    R..D    [f000:7595]   IO: outb 00eb <= 48
0a0b.0a23    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a24    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a25    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a26    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a27    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a28    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a29    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a2a    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a2b    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a2c    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a2d    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a2e    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a2f    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a30    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a31    R..D    [f000:75a8]   IO: outb 00eb <= 48
0a0b.0a32    RH..    [f000:75ae]   IO:  inb 0400 => 42
0a0b.0a33    RH..    [f000:75bd]   IO:  inb 0405 => 04
0a0b.0a34    RH..    [f000:75bd]   IO: outb 0405 <= ff
0a0b.0a35    R.Q.    [f000:6b7a]   MEM:  readl 000f6b83 => 00080000
0a0b.0a36    R.Q.    [f000:318e]   MEM:  readw 000f318f => c212
0a0b.0a37    R.Q.    [f000:318e]   MEM:  readl 000f3195 => 00101010
0a0b.0a38    R.Q.    [f000:318e]   MEM:  readw 000f319b => 31a0
0a39.0a3a    RH..    [f000:318e]   IO: outw 0098 <= c212
0a39.0a3b    R.Q.    [f000:6ead]   MEM:  readl 000f6eb5 => 00001000
0a39.0a3c    R.Q.    [f000:6ebb]   MEM:  readl 000f6ec1 => 00080000
0a39.0a3d    R.Q.    [f000:6ec7]   MEM:  readl 000f6ed7 => a0000000
0a39.0a3e    R.Q.    [f000:6ee0]   MEM:  readl 000f6ee3 => 00001000
0a39.0a3f    R.Q.    [f000:6ee9]   MEM:  readl 000f6ef2 => e0000000
0a39.0a40    R.Q.    [f000:6ee9]   MEM:  readl 000f6ef9 => a0000000
0a39.0a41    R.Q.    [f000:6f10]   MEM:  readw 000f6f15 => 03e8
0a39.0a42    R.Q.    [f000:6f10]   MEM:  readw 000f6f1d => 6f22
0a44.0a45    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e8
0a44.0a46    R..D    [f000:287e]   IO: outb 00ec <= e8
0a44.0a47    R..D    [f000:287e]   IO: outb 00ea <= e8
0a44.0a48    RH..    [f000:287e]   IO: outb 0cfc <= 88
0a44.0a49    R..D    [f000:287e]   IO: outb 00ed <= 88
0a44.0a4a    R..D    [f000:287e]   IO: outb 00eb <= 88
0a44.0a4b    R.Q.    [f000:31a2]   MEM:  readw 000f31a3 => c213
0a44.0a4c    R.Q.    [f000:31a2]   MEM:  readw 000f31ab => 31b0
0a4d.0a4e    RH..    [f000:31a2]   IO: outw 0098 <= c213
0a4d.0a4f    R.Q.    [f000:31b2]   MEM:  readw 000f31b3 => 31b8
0a4d.0a50    R.Q.    [f000:6c49]   MEM:  readl 000f6c53 => 00080000
0a4d.0a51    R.Q.    [f000:6c59]   MEM:  readl 000f6c61 => e0000000
0a4d.0a52    R.Q.    [f000:6c59]   MEM:  readl 000f6c67 => 80000000
0a4d.0a53    R.Q.    [f000:6c7b]   MEM:  readw 000f6c7f => 03e0
0a4d.0a54    R.Q.    [f000:6c7b]   MEM:  readw 000f6c87 => 6c8c
0a56.0a57    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e0
0a56.0a58    R..D    [f000:287e]   IO: outb 00ec <= e0
0a56.0a59    R..D    [f000:287e]   IO: outb 00ea <= e0
0a56.0a5a    RH..    [f000:287e]   IO: outb 0cfc <= ee
0a56.0a5b    R..D    [f000:287e]   IO: outb 00ed <= ee
0a56.0a5c    R..D    [f000:287e]   IO: outb 00eb <= ee
0a56.0a5d    R.Q.    [f000:31ba]   MEM:  readw 000f31bb => c214
0a56.0a5e    R.Q.    [f000:31ba]   MEM:  readw 000f31c1 => 31c6
0a5f.0a60    RH..    [f000:31ba]   IO: outw 0098 <= c214
0a5f.0a61    R.Q.    [f000:6c95]   MEM:  readl 000f6c9f => 00080000
0a5f.0a62    R.Q.    [f000:6ca5]   MEM:  readl 000f6cad => e0000000
0a5f.0a63    R.Q.    [f000:6ca5]   MEM:  readl 000f6cb3 => a0000000
0a5f.0a64    R.Q.    [f000:6cbc]   MEM:  readw 000f6cc7 => 6ccc
0a66.0a67    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e0
0a66.0a68    R..D    [f000:287e]   IO: outb 00ec <= e0
0a66.0a69    R..D    [f000:287e]   IO: outb 00ea <= e0
0a66.0a6a    RH..    [f000:287e]   IO: outb 0cfe <= cb
0a66.0a6b    R..D    [f000:287e]   IO: outb 00ed <= cb
0a66.0a6c    R..D    [f000:287e]   IO: outb 00eb <= cb
0a66.0a6d    R.Q.    [f000:31c8]   MEM:  readw 000f31c9 => c215
0a66.0a6e    R.Q.    [f000:31c8]   MEM:  readw 000f31cf => 31d4
0a6f.0a70    RH..    [f000:31c8]   IO: outw 0098 <= c215
0a6f.0a71    R.Q.    [f000:6d0c]   MEM:  readw 000f6d0d => 0647
0a6f.0a72    R.Q.    [f000:6d0c]   MEM:  readw 000f6d15 => 6d1a
0a74.0a75    RH..    [f000:2860]   IO: outl 0cf8 <= 80000644
0a74.0a76    R..D    [f000:2860]   IO: outb 00ea <= 44
0a74.0a77    R..D    [f000:2860]   IO: outb 00ee <= 44
0a74.0a78    RH..    [f000:2860]   IO:  inb 0cff => 00
0a74.0a79    R..D    [f000:2860]   IO: outb 00eb <= 00
0a74.0a7a    R..D    [f000:2860]   IO: outb 00ef <= 00
0a74.0a7b    R.Q.    [f000:6d2a]   MEM:  readl 000f6d2f => 00001000
0a74.0a7c    R.Q.    [f000:6d35]   MEM:  readw 000f6d37 => 000f
0a74.0a7d    R.Q.    [f000:6d46]   MEM:  readl 000f6d4b => 00001000
0a74.0a7e    R.Q.    [f000:6d51]   MEM:  readw 000f6d5b => 6d60
0a7f.0a80    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e4
0a7f.0a81    R..D    [f000:287e]   IO: outb 00ec <= e4
0a7f.0a82    R..D    [f000:287e]   IO: outb 00ea <= e4
0a7f.0a83    RH..    [f000:287e]   IO: outb 0cfc <= 66
0a7f.0a84    R..D    [f000:287e]   IO: outb 00ed <= 66
0a7f.0a85    R..D    [f000:287e]   IO: outb 00eb <= 66
0a7f.0a86    R.Q.    [f000:31d6]   MEM:  readw 000f31d7 => c216
0a7f.0a87    R.Q.    [f000:31d6]   MEM:  readw 000f31dd => 31e2
0a88.0a89    RH..    [f000:31d6]   IO: outw 0098 <= c216
0a88.0a8a    R.Q.    [f000:6bc4]   MEM:  readw 000f6bc5 => 03d5
0a88.0a8b    R.Q.    [f000:6bc4]   MEM:  readw 000f6bcd => 6bd2
0a8d.0a8e    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
0a8d.0a8f    R..D    [f000:2860]   IO: outb 00ea <= d4
0a8d.0a90    R..D    [f000:2860]   IO: outb 00ee <= d4
0a8d.0a91    RH..    [f000:2860]   IO:  inb 0cfd => 00
0a8d.0a92    R..D    [f000:2860]   IO: outb 00eb <= 00
0a8d.0a93    R..D    [f000:2860]   IO: outb 00ef <= 00
0a8d.0a94    R.Q.    [f000:6bd4]   MEM:  readl 000f6bdd => 00080000
0a8d.0a95    R.Q.    [f000:6be3]   MEM:  readw 000f6beb => 6bf0
0a96.0a97    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
0a96.0a98    R..D    [f000:287e]   IO: outb 00ec <= d4
0a96.0a99    R..D    [f000:287e]   IO: outb 00ea <= d4
0a96.0a9a    RH..    [f000:287e]   IO: outb 0cfd <= a0
0a96.0a9b    R..D    [f000:287e]   IO: outb 00ed <= a0
0a96.0a9c    R..D    [f000:287e]   IO: outb 00eb <= a0
0a96.0a9d    R.Q.    [f000:6bf2]   MEM:  readw 000f6bf7 => 03d6
0a96.0a9e    R.Q.    [f000:6bf2]   MEM:  readw 000f6bff => 6c04
0a9f.0aa0    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
0a9f.0aa1    R..D    [f000:2860]   IO: outb 00ea <= d4
0a9f.0aa2    R..D    [f000:2860]   IO: outb 00ee <= d4
0a9f.0aa3    RH..    [f000:2860]   IO:  inb 0cfe => 80
0a9f.0aa4    R..D    [f000:2860]   IO: outb 00eb <= 80
0a9f.0aa5    R..D    [f000:2860]   IO: outb 00ef <= 80
0a9f.0aa6    R.Q.    [f000:6c06]   MEM:  readl 000f6c0f => 00080000
0a9f.0aa7    R.Q.    [f000:6c15]   MEM:  readw 000f6c1d => 6c22
0aa8.0aa9    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
0aa8.0aaa    R..D    [f000:287e]   IO: outb 00ec <= d4
0aa8.0aab    R..D    [f000:287e]   IO: outb 00ea <= d4
0aa8.0aac    RH..    [f000:287e]   IO: outb 0cfe <= a8
0aa8.0aad    R..D    [f000:287e]   IO: outb 00ed <= a8
0aa8.0aae    R..D    [f000:287e]   IO: outb 00eb <= a8
0aa8.0aaf    R.Q.    [f000:31e4]   MEM:  readw 000f31e5 => 31ea
0aa8.0ab0    R.Q.    [f000:3926]   MEM:  readw 000f3927 => 2957
0aa8.0ab1    R.Q.    [f000:3926]   MEM:  readw 000f3935 => 393a
0aa8.0ab2    R.Q.    [f000:3926]   MEM:  readw 000f2957 => 0747
0ab3.0ab4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000744
0ab3.0ab5    R..D    [f000:287e]   IO: outb 00ec <= 44
0ab3.0ab6    R..D    [f000:287e]   IO: outb 00ea <= 44
0ab3.0ab7    RH..    [f000:287e]   IO: outb 0cff <= 04
0ab3.0ab8    R..D    [f000:287e]   IO: outb 00ed <= 04
0ab3.0ab9    R..D    [f000:287e]   IO: outb 00eb <= 04
0ab3.0aba    R.Q.    [f000:3929]   MEM:  readw 000f3935 => 393a
0abb.0abc    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
0abb.0abd    R..D    [f000:287e]   IO: outb 00ec <= 54
0abb.0abe    R..D    [f000:287e]   IO: outb 00ea <= 54
0abb.0abf    RH..    [f000:287e]   IO: outb 0cfc <= 14
0abb.0ac0    R..D    [f000:287e]   IO: outb 00ed <= 14
0abb.0ac1    R..D    [f000:287e]   IO: outb 00eb <= 14
0abb.0ac2    R.Q.    [f000:393c]   MEM:  readw 000f295d => 0260
0ac3.0ac4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000260
0ac3.0ac5    R..D    [f000:287e]   IO: outb 00ec <= 60
0ac3.0ac6    R..D    [f000:287e]   IO: outb 00ea <= 60
0ac3.0ac7    RH..    [f000:287e]   IO: outb 0cfc <= ff
0ac3.0ac8    R..D    [f000:287e]   IO: outb 00ed <= ff
0ac3.0ac9    R..D    [f000:287e]   IO: outb 00eb <= ff
0aca.0acb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000260
0aca.0acc    R..D    [f000:287e]   IO: outb 00ec <= 60
0aca.0acd    R..D    [f000:287e]   IO: outb 00ea <= 60
0aca.0ace    RH..    [f000:287e]   IO: outb 0cfd <= ff
0aca.0acf    R..D    [f000:287e]   IO: outb 00ed <= ff
0aca.0ad0    R..D    [f000:287e]   IO: outb 00eb <= ff
0aca.0ad1    R.Q.    [f000:393c]   MEM:  readw 000f2963 => 0262
0ad2.0ad3    RH..    [f000:287e]   IO: outl 0cf8 <= 80000260
0ad2.0ad4    R..D    [f000:287e]   IO: outb 00ec <= 60
0ad2.0ad5    R..D    [f000:287e]   IO: outb 00ea <= 60
0ad2.0ad6    RH..    [f000:287e]   IO: outb 0cfe <= 0f
0ad2.0ad7    R..D    [f000:287e]   IO: outb 00ed <= 0f
0ad2.0ad8    R..D    [f000:287e]   IO: outb 00eb <= 0f
0ad9.0ada    RH..    [f000:287e]   IO: outl 0cf8 <= 80000260
0ad9.0adb    R..D    [f000:287e]   IO: outb 00ec <= 60
0ad9.0adc    R..D    [f000:287e]   IO: outb 00ea <= 60
0ad9.0add    RH..    [f000:287e]   IO: outb 0cff <= ff
0ad9.0ade    R..D    [f000:287e]   IO: outb 00ed <= ff
0ad9.0adf    R..D    [f000:287e]   IO: outb 00eb <= ff
0ad9.0ae0    R.Q.    [f000:393c]   MEM:  readw 000f2969 => 0264
0ae1.0ae2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000264
0ae1.0ae3    R..D    [f000:287e]   IO: outb 00ec <= 64
0ae1.0ae4    R..D    [f000:287e]   IO: outb 00ea <= 64
0ae1.0ae5    RH..    [f000:287e]   IO: outb 0cfc <= ff
0ae1.0ae6    R..D    [f000:287e]   IO: outb 00ed <= ff
0ae1.0ae7    R..D    [f000:287e]   IO: outb 00eb <= ff
0ae8.0ae9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000264
0ae8.0aea    R..D    [f000:287e]   IO: outb 00ec <= 64
0ae8.0aeb    R..D    [f000:287e]   IO: outb 00ea <= 64
0ae8.0aec    RH..    [f000:287e]   IO: outb 0cfd <= 0f
0ae8.0aed    R..D    [f000:287e]   IO: outb 00ed <= 0f
0ae8.0aee    R..D    [f000:287e]   IO: outb 00eb <= 0f
0ae8.0aef    R.Q.    [f000:393c]   MEM:  readw 000f296f => 0266
0af0.0af1    RH..    [f000:287e]   IO: outl 0cf8 <= 80000264
0af0.0af2    R..D    [f000:287e]   IO: outb 00ec <= 64
0af0.0af3    R..D    [f000:287e]   IO: outb 00ea <= 64
0af0.0af4    RH..    [f000:287e]   IO: outb 0cfe <= ff
0af0.0af5    R..D    [f000:287e]   IO: outb 00ed <= ff
0af0.0af6    R..D    [f000:287e]   IO: outb 00eb <= ff
0af7.0af8    RH..    [f000:287e]   IO: outl 0cf8 <= 80000264
0af7.0af9    R..D    [f000:287e]   IO: outb 00ec <= 64
0af7.0afa    R..D    [f000:287e]   IO: outb 00ea <= 64
0af7.0afb    RH..    [f000:287e]   IO: outb 0cff <= b0
0af7.0afc    R..D    [f000:287e]   IO: outb 00ed <= b0
0af7.0afd    R..D    [f000:287e]   IO: outb 00eb <= b0
0af7.0afe    R.Q.    [f000:393c]   MEM:  readw 000f2975 => 0340
0aff.0b00    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
0aff.0b01    R..D    [f000:287e]   IO: outb 00ec <= 40
0aff.0b02    R..D    [f000:287e]   IO: outb 00ea <= 40
0aff.0b03    RH..    [f000:287e]   IO: outb 0cfc <= 04
0aff.0b04    R..D    [f000:287e]   IO: outb 00ed <= 04
0aff.0b05    R..D    [f000:287e]   IO: outb 00eb <= 04
0b06.0b07    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
0b06.0b08    R..D    [f000:287e]   IO: outb 00ec <= 40
0b06.0b09    R..D    [f000:287e]   IO: outb 00ea <= 40
0b06.0b0a    RH..    [f000:287e]   IO: outb 0cfd <= 08
0b06.0b0b    R..D    [f000:287e]   IO: outb 00ed <= 08
0b06.0b0c    R..D    [f000:287e]   IO: outb 00eb <= 08
0b06.0b0d    R.Q.    [f000:393c]   MEM:  readw 000f297b => 0342
0b0e.0b0f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
0b0e.0b10    R..D    [f000:287e]   IO: outb 00ec <= 40
0b0e.0b11    R..D    [f000:287e]   IO: outb 00ea <= 40
0b0e.0b12    RH..    [f000:287e]   IO: outb 0cfe <= 0c
0b0e.0b13    R..D    [f000:287e]   IO: outb 00ed <= 0c
0b0e.0b14    R..D    [f000:287e]   IO: outb 00eb <= 0c
0b15.0b16    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
0b15.0b17    R..D    [f000:287e]   IO: outb 00ec <= 40
0b15.0b18    R..D    [f000:287e]   IO: outb 00ea <= 40
0b15.0b19    RH..    [f000:287e]   IO: outb 0cff <= 10
0b15.0b1a    R..D    [f000:287e]   IO: outb 00ed <= 10
0b15.0b1b    R..D    [f000:287e]   IO: outb 00eb <= 10
0b15.0b1c    R.Q.    [f000:393c]   MEM:  readw 000f2981 => 0348
0b1d.0b1e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
0b1d.0b1f    R..D    [f000:287e]   IO: outb 00ec <= 48
0b1d.0b20    R..D    [f000:287e]   IO: outb 00ea <= 48
0b1d.0b21    RH..    [f000:287e]   IO: outb 0cfc <= 00
0b1d.0b22    R..D    [f000:287e]   IO: outb 00ed <= 00
0b1d.0b23    R..D    [f000:287e]   IO: outb 00eb <= 00
0b24.0b25    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
0b24.0b26    R..D    [f000:287e]   IO: outb 00ec <= 48
0b24.0b27    R..D    [f000:287e]   IO: outb 00ea <= 48
0b24.0b28    RH..    [f000:287e]   IO: outb 0cfd <= 04
0b24.0b29    R..D    [f000:287e]   IO: outb 00ed <= 04
0b24.0b2a    R..D    [f000:287e]   IO: outb 00eb <= 04
0b24.0b2b    R.Q.    [f000:393c]   MEM:  readw 000f2987 => 034a
0b2c.0b2d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
0b2c.0b2e    R..D    [f000:287e]   IO: outb 00ec <= 48
0b2c.0b2f    R..D    [f000:287e]   IO: outb 00ea <= 48
0b2c.0b30    RH..    [f000:287e]   IO: outb 0cfe <= 08
0b2c.0b31    R..D    [f000:287e]   IO: outb 00ed <= 08
0b2c.0b32    R..D    [f000:287e]   IO: outb 00eb <= 08
0b33.0b34    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
0b33.0b35    R..D    [f000:287e]   IO: outb 00ec <= 48
0b33.0b36    R..D    [f000:287e]   IO: outb 00ea <= 48
0b33.0b37    RH..    [f000:287e]   IO: outb 0cff <= 0c
0b33.0b38    R..D    [f000:287e]   IO: outb 00ed <= 0c
0b33.0b39    R..D    [f000:287e]   IO: outb 00eb <= 0c
0b33.0b3a    R.Q.    [f000:393c]   MEM:  readw 000f298d => 0350
0b3b.0b3c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
0b3b.0b3d    R..D    [f000:287e]   IO: outb 00ec <= 50
0b3b.0b3e    R..D    [f000:287e]   IO: outb 00ea <= 50
0b3b.0b3f    RH..    [f000:287e]   IO: outb 0cfc <= 66
0b3b.0b40    R..D    [f000:287e]   IO: outb 00ed <= 66
0b3b.0b41    R..D    [f000:287e]   IO: outb 00eb <= 66
0b42.0b43    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
0b42.0b44    R..D    [f000:287e]   IO: outb 00ec <= 50
0b42.0b45    R..D    [f000:287e]   IO: outb 00ea <= 50
0b42.0b46    RH..    [f000:287e]   IO: outb 0cfd <= 66
0b42.0b47    R..D    [f000:287e]   IO: outb 00ed <= 66
0b42.0b48    R..D    [f000:287e]   IO: outb 00eb <= 66
0b42.0b49    R.Q.    [f000:393c]   MEM:  readw 000f2993 => 0356
0b4a.0b4b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
0b4a.0b4c    R..D    [f000:287e]   IO: outb 00ec <= 54
0b4a.0b4d    R..D    [f000:287e]   IO: outb 00ea <= 54
0b4a.0b4e    RH..    [f000:287e]   IO: outb 0cfe <= 00
0b4a.0b4f    R..D    [f000:287e]   IO: outb 00ed <= 00
0b4a.0b50    R..D    [f000:287e]   IO: outb 00eb <= 00
0b51.0b52    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
0b51.0b53    R..D    [f000:287e]   IO: outb 00ec <= 54
0b51.0b54    R..D    [f000:287e]   IO: outb 00ea <= 54
0b51.0b55    RH..    [f000:287e]   IO: outb 0cff <= 00
0b51.0b56    R..D    [f000:287e]   IO: outb 00ed <= 00
0b51.0b57    R..D    [f000:287e]   IO: outb 00eb <= 00
0b51.0b58    R.Q.    [f000:393c]   MEM:  readw 000f2999 => 0352
0b59.0b5a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
0b59.0b5b    R..D    [f000:287e]   IO: outb 00ec <= 50
0b59.0b5c    R..D    [f000:287e]   IO: outb 00ea <= 50
0b59.0b5d    RH..    [f000:287e]   IO: outb 0cfe <= 11
0b59.0b5e    R..D    [f000:287e]   IO: outb 00ed <= 11
0b59.0b5f    R..D    [f000:287e]   IO: outb 00eb <= 11
0b60.0b61    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
0b60.0b62    R..D    [f000:287e]   IO: outb 00ec <= 50
0b60.0b63    R..D    [f000:287e]   IO: outb 00ea <= 50
0b60.0b64    RH..    [f000:287e]   IO: outb 0cff <= 9f
0b60.0b65    R..D    [f000:287e]   IO: outb 00ed <= 9f
0b60.0b66    R..D    [f000:287e]   IO: outb 00eb <= 9f
0b60.0b67    R.Q.    [f000:393c]   MEM:  readw 000f299f => 0360
0b68.0b69    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
0b68.0b6a    R..D    [f000:287e]   IO: outb 00ec <= 60
0b68.0b6b    R..D    [f000:287e]   IO: outb 00ea <= 60
0b68.0b6c    RH..    [f000:287e]   IO: outb 0cfc <= 03
0b68.0b6d    R..D    [f000:287e]   IO: outb 00ed <= 03
0b68.0b6e    R..D    [f000:287e]   IO: outb 00eb <= 03
0b6f.0b70    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
0b6f.0b71    R..D    [f000:287e]   IO: outb 00ec <= 60
0b6f.0b72    R..D    [f000:287e]   IO: outb 00ea <= 60
0b6f.0b73    RH..    [f000:287e]   IO: outb 0cfd <= ff
0b6f.0b74    R..D    [f000:287e]   IO: outb 00ed <= ff
0b6f.0b75    R..D    [f000:287e]   IO: outb 00eb <= ff
0b6f.0b76    R.Q.    [f000:393c]   MEM:  readw 000f29a5 => 0644
0b77.0b78    RH..    [f000:287e]   IO: outl 0cf8 <= 80000644
0b77.0b79    R..D    [f000:287e]   IO: outb 00ec <= 44
0b77.0b7a    R..D    [f000:287e]   IO: outb 00ea <= 44
0b77.0b7b    RH..    [f000:287e]   IO: outb 0cfc <= 40
0b77.0b7c    R..D    [f000:287e]   IO: outb 00ed <= 40
0b77.0b7d    R..D    [f000:287e]   IO: outb 00eb <= 40
0b7e.0b7f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
0b7e.0b80    R..D    [f000:287e]   IO: outb 00ec <= 60
0b7e.0b81    R..D    [f000:287e]   IO: outb 00ea <= 60
0b7e.0b82    RH..    [f000:287e]   IO: outb 0cfe <= fa
0b7e.0b83    R..D    [f000:287e]   IO: outb 00ed <= fa
0b7e.0b84    R..D    [f000:287e]   IO: outb 00eb <= fa
0b7e.0b85    R.Q.    [f000:393c]   MEM:  readw 000f29ab => 0363
0b86.0b87    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
0b86.0b88    R..D    [f000:287e]   IO: outb 00ec <= 60
0b86.0b89    R..D    [f000:287e]   IO: outb 00ea <= 60
0b86.0b8a    RH..    [f000:287e]   IO: outb 0cff <= 8b
0b86.0b8b    R..D    [f000:287e]   IO: outb 00ed <= 8b
0b86.0b8c    R..D    [f000:287e]   IO: outb 00eb <= 8b
0b8d.0b8e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000364
0b8d.0b8f    R..D    [f000:287e]   IO: outb 00ec <= 64
0b8d.0b90    R..D    [f000:287e]   IO: outb 00ea <= 64
0b8d.0b91    RH..    [f000:287e]   IO: outb 0cfc <= 88
0b8d.0b92    R..D    [f000:287e]   IO: outb 00ed <= 88
0b8d.0b93    R..D    [f000:287e]   IO: outb 00eb <= 88
0b8d.0b94    R.Q.    [f000:393c]   MEM:  readw 000f29b1 => 0365
0b95.0b96    RH..    [f000:287e]   IO: outl 0cf8 <= 80000364
0b95.0b97    R..D    [f000:287e]   IO: outb 00ec <= 64
0b95.0b98    R..D    [f000:287e]   IO: outb 00ea <= 64
0b95.0b99    RH..    [f000:287e]   IO: outb 0cfd <= d9
0b95.0b9a    R..D    [f000:287e]   IO: outb 00ed <= d9
0b95.0b9b    R..D    [f000:287e]   IO: outb 00eb <= d9
0b9c.0b9d    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
0b9c.0b9e    R..D    [f000:287e]   IO: outb 00ec <= 6c
0b9c.0b9f    R..D    [f000:287e]   IO: outb 00ea <= 6c
0b9c.0ba0    RH..    [f000:287e]   IO: outb 0cfe <= 88
0b9c.0ba1    R..D    [f000:287e]   IO: outb 00ed <= 88
0b9c.0ba2    R..D    [f000:287e]   IO: outb 00eb <= 88
0b9c.0ba3    R.Q.    [f000:393c]   MEM:  readw 000f29b7 => 0376
0ba4.0ba5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
0ba4.0ba6    R..D    [f000:287e]   IO: outb 00ec <= 74
0ba4.0ba7    R..D    [f000:287e]   IO: outb 00ea <= 74
0ba4.0ba8    RH..    [f000:287e]   IO: outb 0cfe <= 00
0ba4.0ba9    R..D    [f000:287e]   IO: outb 00ed <= 00
0ba4.0baa    R..D    [f000:287e]   IO: outb 00eb <= 00
0bab.0bac    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
0bab.0bad    R..D    [f000:287e]   IO: outb 00ec <= 74
0bab.0bae    R..D    [f000:287e]   IO: outb 00ea <= 74
0bab.0baf    RH..    [f000:287e]   IO: outb 0cfc <= 00
0bab.0bb0    R..D    [f000:287e]   IO: outb 00ed <= 00
0bab.0bb1    R..D    [f000:287e]   IO: outb 00eb <= 00
0bab.0bb2    R.Q.    [f000:393c]   MEM:  readw 000f29bd => 0375
0bb3.0bb4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
0bb3.0bb5    R..D    [f000:287e]   IO: outb 00ec <= 74
0bb3.0bb6    R..D    [f000:287e]   IO: outb 00ea <= 74
0bb3.0bb7    RH..    [f000:287e]   IO: outb 0cfd <= 00
0bb3.0bb8    R..D    [f000:287e]   IO: outb 00ed <= 00
0bb3.0bb9    R..D    [f000:287e]   IO: outb 00eb <= 00
0bba.0bbb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
0bba.0bbc    R..D    [f000:287e]   IO: outb 00ec <= 74
0bba.0bbd    R..D    [f000:287e]   IO: outb 00ea <= 74
0bba.0bbe    RH..    [f000:287e]   IO: outb 0cff <= 8b
0bba.0bbf    R..D    [f000:287e]   IO: outb 00ed <= 8b
0bba.0bc0    R..D    [f000:287e]   IO: outb 00eb <= 8b
0bba.0bc1    R.Q.    [f000:393c]   MEM:  readw 000f29c3 => 0378
0bc2.0bc3    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
0bc2.0bc4    R..D    [f000:287e]   IO: outb 00ec <= 78
0bc2.0bc5    R..D    [f000:287e]   IO: outb 00ea <= 78
0bc2.0bc6    RH..    [f000:287e]   IO: outb 0cfc <= 80
0bc2.0bc7    R..D    [f000:287e]   IO: outb 00ed <= 80
0bc2.0bc8    R..D    [f000:287e]   IO: outb 00eb <= 80
0bc9.0bca    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
0bc9.0bcb    R..D    [f000:287e]   IO: outb 00ec <= 78
0bc9.0bcc    R..D    [f000:287e]   IO: outb 00ea <= 78
0bc9.0bcd    RH..    [f000:287e]   IO: outb 0cfd <= 00
0bc9.0bce    R..D    [f000:287e]   IO: outb 00ed <= 00
0bc9.0bcf    R..D    [f000:287e]   IO: outb 00eb <= 00
0bc9.0bd0    R.Q.    [f000:393c]   MEM:  readw 000f29c9 => 037a
0bd1.0bd2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
0bd1.0bd3    R..D    [f000:287e]   IO: outb 00ec <= 78
0bd1.0bd4    R..D    [f000:287e]   IO: outb 00ea <= 78
0bd1.0bd5    RH..    [f000:287e]   IO: outb 0cfe <= 00
0bd1.0bd6    R..D    [f000:287e]   IO: outb 00ed <= 00
0bd1.0bd7    R..D    [f000:287e]   IO: outb 00eb <= 00
0bd8.0bd9    RH..    [f000:287e]   IO: outl 0cf8 <= 8000038c
0bd8.0bda    R..D    [f000:287e]   IO: outb 00ec <= 8c
0bd8.0bdb    R..D    [f000:287e]   IO: outb 00ea <= 8c
0bd8.0bdc    RH..    [f000:287e]   IO: outb 0cfc <= 00
0bd8.0bdd    R..D    [f000:287e]   IO: outb 00ed <= 00
0bd8.0bde    R..D    [f000:287e]   IO: outb 00eb <= 00
0bd8.0bdf    R.Q.    [f000:393c]   MEM:  readw 000f29cf => 0391
0be0.0be1    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
0be0.0be2    R..D    [f000:287e]   IO: outb 00ec <= 90
0be0.0be3    R..D    [f000:287e]   IO: outb 00ea <= 90
0be0.0be4    RH..    [f000:287e]   IO: outb 0cfd <= 00
0be0.0be5    R..D    [f000:287e]   IO: outb 00ed <= 00
0be0.0be6    R..D    [f000:287e]   IO: outb 00eb <= 00
0be7.0be8    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
0be7.0be9    R..D    [f000:287e]   IO: outb 00ec <= 90
0be7.0bea    R..D    [f000:287e]   IO: outb 00ea <= 90
0be7.0beb    RH..    [f000:287e]   IO: outb 0cfe <= 00
0be7.0bec    R..D    [f000:287e]   IO: outb 00ed <= 00
0be7.0bed    R..D    [f000:287e]   IO: outb 00eb <= 00
0be7.0bee    R.Q.    [f000:393c]   MEM:  readw 000f29d5 => 0393
0bef.0bf0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
0bef.0bf1    R..D    [f000:287e]   IO: outb 00ec <= 90
0bef.0bf2    R..D    [f000:287e]   IO: outb 00ea <= 90
0bef.0bf3    RH..    [f000:287e]   IO: outb 0cff <= 00
0bef.0bf4    R..D    [f000:287e]   IO: outb 00ed <= 00
0bef.0bf5    R..D    [f000:287e]   IO: outb 00eb <= 00
0bf6.0bf7    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
0bf6.0bf8    R..D    [f000:287e]   IO: outb 00ec <= d4
0bf6.0bf9    R..D    [f000:287e]   IO: outb 00ea <= d4
0bf6.0bfa    RH..    [f000:287e]   IO: outb 0cfc <= 80
0bf6.0bfb    R..D    [f000:287e]   IO: outb 00ed <= 80
0bf6.0bfc    R..D    [f000:287e]   IO: outb 00eb <= 80
0bf6.0bfd    R.Q.    [f000:393c]   MEM:  readw 000f29db => 036d
0bfe.0bff    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
0bfe.0c00    R..D    [f000:287e]   IO: outb 00ec <= 6c
0bfe.0c01    R..D    [f000:287e]   IO: outb 00ea <= 6c
0bfe.0c02    RH..    [f000:287e]   IO: outb 0cfd <= c0
0bfe.0c03    R..D    [f000:287e]   IO: outb 00ed <= c0
0bfe.0c04    R..D    [f000:287e]   IO: outb 00eb <= c0
0c05.0c06    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
0c05.0c07    R..D    [f000:287e]   IO: outb 00ec <= 6c
0c05.0c08    R..D    [f000:287e]   IO: outb 00ea <= 6c
0c05.0c09    RH..    [f000:287e]   IO: outb 0cff <= 43
0c05.0c0a    R..D    [f000:287e]   IO: outb 00ed <= 43
0c05.0c0b    R..D    [f000:287e]   IO: outb 00eb <= 43
0c05.0c0c    R.Q.    [f000:393c]   MEM:  readw 000f29e1 => 0384
0c0d.0c0e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000384
0c0d.0c0f    R..D    [f000:287e]   IO: outb 00ec <= 84
0c0d.0c10    R..D    [f000:287e]   IO: outb 00ea <= 84
0c0d.0c11    RH..    [f000:287e]   IO: outb 0cfc <= 00
0c0d.0c12    R..D    [f000:287e]   IO: outb 00ed <= 00
0c0d.0c13    R..D    [f000:287e]   IO: outb 00eb <= 00
0c14.0c15    RH..    [f000:287e]   IO: outl 0cf8 <= 80000384
0c14.0c16    R..D    [f000:287e]   IO: outb 00ec <= 84
0c14.0c17    R..D    [f000:287e]   IO: outb 00ea <= 84
0c14.0c18    RH..    [f000:287e]   IO: outb 0cfd <= e0
0c14.0c19    R..D    [f000:287e]   IO: outb 00ed <= e0
0c14.0c1a    R..D    [f000:287e]   IO: outb 00eb <= e0
0c14.0c1b    R.Q.    [f000:393c]   MEM:  readw 000f29e7 => 04b2
0c1c.0c1d    RH..    [f000:287e]   IO: outl 0cf8 <= 800004b0
0c1c.0c1e    R..D    [f000:287e]   IO: outb 00ec <= b0
0c1c.0c1f    R..D    [f000:287e]   IO: outb 00ea <= b0
0c1c.0c20    RH..    [f000:287e]   IO: outb 0cfe <= 80
0c1c.0c21    R..D    [f000:287e]   IO: outb 00ed <= 80
0c1c.0c22    R..D    [f000:287e]   IO: outb 00eb <= 80
0c23.0c24    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d0
0c23.0c25    R..D    [f000:287e]   IO: outb 00ec <= d0
0c23.0c26    R..D    [f000:287e]   IO: outb 00ea <= d0
0c23.0c27    RH..    [f000:287e]   IO: outb 0cff <= 02
0c23.0c28    R..D    [f000:287e]   IO: outb 00ed <= 02
0c23.0c29    R..D    [f000:287e]   IO: outb 00eb <= 02
0c23.0c2a    R.Q.    [f000:393c]   MEM:  readw 000f29ed => 03e6
0c2b.0c2c    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e4
0c2b.0c2d    R..D    [f000:287e]   IO: outb 00ec <= e4
0c2b.0c2e    R..D    [f000:287e]   IO: outb 00ea <= e4
0c2b.0c2f    RH..    [f000:287e]   IO: outb 0cfe <= ff
0c2b.0c30    R..D    [f000:287e]   IO: outb 00ed <= ff
0c2b.0c31    R..D    [f000:287e]   IO: outb 00eb <= ff
0c32.0c33    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d0
0c32.0c34    R..D    [f000:287e]   IO: outb 00ec <= d0
0c32.0c35    R..D    [f000:287e]   IO: outb 00ea <= d0
0c32.0c36    RH..    [f000:287e]   IO: outb 0cfc <= 66
0c32.0c37    R..D    [f000:287e]   IO: outb 00ed <= 66
0c32.0c38    R..D    [f000:287e]   IO: outb 00eb <= 66
0c32.0c39    R.Q.    [f000:393c]   MEM:  readw 000f29f3 => 03fa
0c3a.0c3b    RH..    [f000:287e]   IO: outl 0cf8 <= 800003f8
0c3a.0c3c    R..D    [f000:287e]   IO: outb 00ec <= f8
0c3a.0c3d    R..D    [f000:287e]   IO: outb 00ea <= f8
0c3a.0c3e    RH..    [f000:287e]   IO: outb 0cfe <= 60
0c3a.0c3f    R..D    [f000:287e]   IO: outb 00ed <= 60
0c3a.0c40    R..D    [f000:287e]   IO: outb 00eb <= 60
0c41.0c42    RH..    [f000:287e]   IO: outl 0cf8 <= 800003a0
0c41.0c43    R..D    [f000:287e]   IO: outb 00ec <= a0
0c41.0c44    R..D    [f000:287e]   IO: outb 00ea <= a0
0c41.0c45    RH..    [f000:287e]   IO: outb 0cfd <= 00
0c41.0c46    R..D    [f000:287e]   IO: outb 00ed <= 00
0c41.0c47    R..D    [f000:287e]   IO: outb 00eb <= 00
0c41.0c48    R.Q.    [f000:394b]   MEM:  readw 000f3953 => 3958
0c49.0c4a    RH..    [f000:2860]   IO: outl 0cf8 <= 8000036c
0c49.0c4b    R..D    [f000:2860]   IO: outb 00ea <= 6c
0c49.0c4c    R..D    [f000:2860]   IO: outb 00ee <= 6c
0c49.0c4d    RH..    [f000:2860]   IO:  inb 0cfc => 40
0c49.0c4e    R..D    [f000:2860]   IO: outb 00eb <= 40
0c49.0c4f    R..D    [f000:2860]   IO: outb 00ef <= 40
0c50.0c51    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
0c50.0c52    R..D    [f000:287e]   IO: outb 00ec <= 6c
0c50.0c53    R..D    [f000:287e]   IO: outb 00ea <= 6c
0c50.0c54    RH..    [f000:287e]   IO: outb 0cfc <= 48
0c50.0c55    R..D    [f000:287e]   IO: outb 00ed <= 48
0c50.0c56    R..D    [f000:287e]   IO: outb 00eb <= 48
0c57.0c58    RH..    [f000:2860]   IO: outl 0cf8 <= 800003f8
0c57.0c59    R..D    [f000:2860]   IO: outb 00ea <= f8
0c57.0c5a    R..D    [f000:2860]   IO: outb 00ee <= f8
0c57.0c5b    RH..    [f000:2860]   IO:  inb 0cff => 00
0c57.0c5c    R..D    [f000:2860]   IO: outb 00eb <= 00
0c57.0c5d    R..D    [f000:2860]   IO: outb 00ef <= 00
0c5e.0c5f    RH..    [f000:287e]   IO: outl 0cf8 <= 800003f8
0c5e.0c60    R..D    [f000:287e]   IO: outb 00ec <= f8
0c5e.0c61    R..D    [f000:287e]   IO: outb 00ea <= f8
0c5e.0c62    RH..    [f000:287e]   IO: outb 0cff <= 00
0c5e.0c63    R..D    [f000:287e]   IO: outb 00ed <= 00
0c5e.0c64    R..D    [f000:287e]   IO: outb 00eb <= 00
0c65.0c66    RH..    [f000:2860]   IO: outl 0cf8 <= 80000398
0c65.0c67    R..D    [f000:2860]   IO: outb 00ea <= 98
0c65.0c68    R..D    [f000:2860]   IO: outb 00ee <= 98
0c65.0c69    RH..    [f000:2860]   IO:  inb 0cfc => 00
0c65.0c6a    R..D    [f000:2860]   IO: outb 00eb <= 00
0c65.0c6b    R..D    [f000:2860]   IO: outb 00ef <= 00
0c6c.0c6d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000398
0c6c.0c6e    R..D    [f000:287e]   IO: outb 00ec <= 98
0c6c.0c6f    R..D    [f000:287e]   IO: outb 00ea <= 98
0c6c.0c70    RH..    [f000:287e]   IO: outb 0cfc <= 08
0c6c.0c71    R..D    [f000:287e]   IO: outb 00ed <= 08
0c6c.0c72    R..D    [f000:287e]   IO: outb 00eb <= 08
0c6c.0c73    R.Q.    [f000:31ec]   MEM:  readw 000f31ed => c217
0c6c.0c74    R.Q.    [f000:31ec]   MEM:  readw 000f31f3 => 31f8
0c75.0c76    RH..    [f000:31ec]   IO: outw 0098 <= c217
0c75.0c77    R.Q.    [f000:38ec]   MEM:  readw 000f38ed => 290b
0c75.0c78    R.Q.    [f000:38ec]   MEM:  readw 000f38f7 => 38fc
0c75.0c79    R.Q.    [f000:38ec]   MEM:  readw 000f290b => 0260
0c7b.0c7c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000260
0c7b.0c7d    R..D    [f000:2860]   IO: outb 00ea <= 60
0c7b.0c7e    R..D    [f000:2860]   IO: outb 00ee <= 60
0c7b.0c7f    RH..    [f000:2860]   IO:  inb 0cfc => ff
0c7b.0c80    R..D    [f000:2860]   IO: outb 00eb <= ff
0c7b.0c81    R..D    [f000:2860]   IO: outb 00ef <= ff
0c7b.0c82    R.Q.    [f000:38fe]   MEM:  readw 000f390f => 3914
0c83.0c84    RH..    [f000:287e]   IO: outl 0cf8 <= 80000260
0c83.0c85    R..D    [f000:287e]   IO: outb 00ec <= 60
0c83.0c86    R..D    [f000:287e]   IO: outb 00ea <= 60
0c83.0c87    RH..    [f000:287e]   IO: outb 0cfc <= ff
0c83.0c88    R..D    [f000:287e]   IO: outb 00ed <= ff
0c83.0c89    R..D    [f000:287e]   IO: outb 00eb <= ff
0c83.0c8a    R.Q.    [f000:38ef]   MEM:  readw 000f38f7 => 38fc
0c83.0c8b    R.Q.    [f000:38ef]   MEM:  readw 000f290f => 0261
0c8c.0c8d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000260
0c8c.0c8e    R..D    [f000:2860]   IO: outb 00ea <= 60
0c8c.0c8f    R..D    [f000:2860]   IO: outb 00ee <= 60
0c8c.0c90    RH..    [f000:2860]   IO:  inb 0cfd => ff
0c8c.0c91    R..D    [f000:2860]   IO: outb 00eb <= ff
0c8c.0c92    R..D    [f000:2860]   IO: outb 00ef <= ff
0c93.0c94    RH..    [f000:287e]   IO: outl 0cf8 <= 80000260
0c93.0c95    R..D    [f000:287e]   IO: outb 00ec <= 60
0c93.0c96    R..D    [f000:287e]   IO: outb 00ea <= 60
0c93.0c97    RH..    [f000:287e]   IO: outb 0cfd <= ff
0c93.0c98    R..D    [f000:287e]   IO: outb 00ed <= ff
0c93.0c99    R..D    [f000:287e]   IO: outb 00eb <= ff
0c93.0c9a    R.Q.    [f000:3916]   MEM:  readw 000f2913 => 0262
0c9b.0c9c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000260
0c9b.0c9d    R..D    [f000:2860]   IO: outb 00ea <= 60
0c9b.0c9e    R..D    [f000:2860]   IO: outb 00ee <= 60
0c9b.0c9f    RH..    [f000:2860]   IO:  inb 0cfe => 0f
0c9b.0ca0    R..D    [f000:2860]   IO: outb 00eb <= 0f
0c9b.0ca1    R..D    [f000:2860]   IO: outb 00ef <= 0f
0ca2.0ca3    RH..    [f000:287e]   IO: outl 0cf8 <= 80000260
0ca2.0ca4    R..D    [f000:287e]   IO: outb 00ec <= 60
0ca2.0ca5    R..D    [f000:287e]   IO: outb 00ea <= 60
0ca2.0ca6    RH..    [f000:287e]   IO: outb 0cfe <= 0f
0ca2.0ca7    R..D    [f000:287e]   IO: outb 00ed <= 0f
0ca2.0ca8    R..D    [f000:287e]   IO: outb 00eb <= 0f
0ca2.0ca9    R.Q.    [f000:3916]   MEM:  readw 000f2917 => 0263
0caa.0cab    RH..    [f000:2860]   IO: outl 0cf8 <= 80000260
0caa.0cac    R..D    [f000:2860]   IO: outb 00ea <= 60
0caa.0cad    R..D    [f000:2860]   IO: outb 00ee <= 60
0caa.0cae    RH..    [f000:2860]   IO:  inb 0cff => ff
0caa.0caf    R..D    [f000:2860]   IO: outb 00eb <= ff
0caa.0cb0    R..D    [f000:2860]   IO: outb 00ef <= ff
0cb1.0cb2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000260
0cb1.0cb3    R..D    [f000:287e]   IO: outb 00ec <= 60
0cb1.0cb4    R..D    [f000:287e]   IO: outb 00ea <= 60
0cb1.0cb5    RH..    [f000:287e]   IO: outb 0cff <= ff
0cb1.0cb6    R..D    [f000:287e]   IO: outb 00ed <= ff
0cb1.0cb7    R..D    [f000:287e]   IO: outb 00eb <= ff
0cb1.0cb8    R.Q.    [f000:38ef]   MEM:  readw 000f291b => 0264
0cb9.0cba    RH..    [f000:2860]   IO: outl 0cf8 <= 80000264
0cb9.0cbb    R..D    [f000:2860]   IO: outb 00ea <= 64
0cb9.0cbc    R..D    [f000:2860]   IO: outb 00ee <= 64
0cb9.0cbd    RH..    [f000:2860]   IO:  inb 0cfc => ff
0cb9.0cbe    R..D    [f000:2860]   IO: outb 00eb <= ff
0cb9.0cbf    R..D    [f000:2860]   IO: outb 00ef <= ff
0cc0.0cc1    RH..    [f000:287e]   IO: outl 0cf8 <= 80000264
0cc0.0cc2    R..D    [f000:287e]   IO: outb 00ec <= 64
0cc0.0cc3    R..D    [f000:287e]   IO: outb 00ea <= 64
0cc0.0cc4    RH..    [f000:287e]   IO: outb 0cfc <= ff
0cc0.0cc5    R..D    [f000:287e]   IO: outb 00ed <= ff
0cc0.0cc6    R..D    [f000:287e]   IO: outb 00eb <= ff
0cc0.0cc7    R.Q.    [f000:3916]   MEM:  readw 000f291f => 0265
0cc8.0cc9    RH..    [f000:2860]   IO: outl 0cf8 <= 80000264
0cc8.0cca    R..D    [f000:2860]   IO: outb 00ea <= 64
0cc8.0ccb    R..D    [f000:2860]   IO: outb 00ee <= 64
0cc8.0ccc    RH..    [f000:2860]   IO:  inb 0cfd => 0f
0cc8.0ccd    R..D    [f000:2860]   IO: outb 00eb <= 0f
0cc8.0cce    R..D    [f000:2860]   IO: outb 00ef <= 0f
0ccf.0cd0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000264
0ccf.0cd1    R..D    [f000:287e]   IO: outb 00ec <= 64
0ccf.0cd2    R..D    [f000:287e]   IO: outb 00ea <= 64
0ccf.0cd3    RH..    [f000:287e]   IO: outb 0cfd <= 0f
0ccf.0cd4    R..D    [f000:287e]   IO: outb 00ed <= 0f
0ccf.0cd5    R..D    [f000:287e]   IO: outb 00eb <= 0f
0ccf.0cd6    R.Q.    [f000:3916]   MEM:  readw 000f2923 => 0266
0cd7.0cd8    RH..    [f000:2860]   IO: outl 0cf8 <= 80000264
0cd7.0cd9    R..D    [f000:2860]   IO: outb 00ea <= 64
0cd7.0cda    R..D    [f000:2860]   IO: outb 00ee <= 64
0cd7.0cdb    RH..    [f000:2860]   IO:  inb 0cfe => ff
0cd7.0cdc    R..D    [f000:2860]   IO: outb 00eb <= ff
0cd7.0cdd    R..D    [f000:2860]   IO: outb 00ef <= ff
0cde.0cdf    RH..    [f000:287e]   IO: outl 0cf8 <= 80000264
0cde.0ce0    R..D    [f000:287e]   IO: outb 00ec <= 64
0cde.0ce1    R..D    [f000:287e]   IO: outb 00ea <= 64
0cde.0ce2    RH..    [f000:287e]   IO: outb 0cfe <= ff
0cde.0ce3    R..D    [f000:287e]   IO: outb 00ed <= ff
0cde.0ce4    R..D    [f000:287e]   IO: outb 00eb <= ff
0cde.0ce5    R.Q.    [f000:3916]   MEM:  readw 000f2927 => 0267
0ce6.0ce7    RH..    [f000:2860]   IO: outl 0cf8 <= 80000264
0ce6.0ce8    R..D    [f000:2860]   IO: outb 00ea <= 64
0ce6.0ce9    R..D    [f000:2860]   IO: outb 00ee <= 64
0ce6.0cea    RH..    [f000:2860]   IO:  inb 0cff => b0
0ce6.0ceb    R..D    [f000:2860]   IO: outb 00eb <= b0
0ce6.0cec    R..D    [f000:2860]   IO: outb 00ef <= b0
0ced.0cee    RH..    [f000:287e]   IO: outl 0cf8 <= 80000264
0ced.0cef    R..D    [f000:287e]   IO: outb 00ec <= 64
0ced.0cf0    R..D    [f000:287e]   IO: outb 00ea <= 64
0ced.0cf1    RH..    [f000:287e]   IO: outb 0cff <= b0
0ced.0cf2    R..D    [f000:287e]   IO: outb 00ed <= b0
0ced.0cf3    R..D    [f000:287e]   IO: outb 00eb <= b0
0ced.0cf4    R.Q.    [f000:3916]   MEM:  readw 000f292b => 0254
0cf5.0cf6    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
0cf5.0cf7    R..D    [f000:2860]   IO: outb 00ea <= 54
0cf5.0cf8    R..D    [f000:2860]   IO: outb 00ee <= 54
0cf5.0cf9    RH..    [f000:2860]   IO:  inb 0cfc => 74
0cf5.0cfa    R..D    [f000:2860]   IO: outb 00eb <= 74
0cf5.0cfb    R..D    [f000:2860]   IO: outb 00ef <= 74
0cfc.0cfd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
0cfc.0cfe    R..D    [f000:287e]   IO: outb 00ec <= 54
0cfc.0cff    R..D    [f000:287e]   IO: outb 00ea <= 54
0cfc.0d00    RH..    [f000:287e]   IO: outb 0cfc <= 7c
0cfc.0d01    R..D    [f000:287e]   IO: outb 00ed <= 7c
0cfc.0d02    R..D    [f000:287e]   IO: outb 00eb <= 7c
0cfc.0d03    R.Q.    [f000:3916]   MEM:  readw 000f292f => 0255
0d04.0d05    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
0d04.0d06    R..D    [f000:2860]   IO: outb 00ea <= 54
0d04.0d07    R..D    [f000:2860]   IO: outb 00ee <= 54
0d04.0d08    RH..    [f000:2860]   IO:  inb 0cfd => 00
0d04.0d09    R..D    [f000:2860]   IO: outb 00eb <= 00
0d04.0d0a    R..D    [f000:2860]   IO: outb 00ef <= 00
0d0b.0d0c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
0d0b.0d0d    R..D    [f000:287e]   IO: outb 00ec <= 54
0d0b.0d0e    R..D    [f000:287e]   IO: outb 00ea <= 54
0d0b.0d0f    RH..    [f000:287e]   IO: outb 0cfd <= 02
0d0b.0d10    R..D    [f000:287e]   IO: outb 00ed <= 02
0d0b.0d11    R..D    [f000:287e]   IO: outb 00eb <= 02
0d0b.0d12    R.Q.    [f000:3916]   MEM:  readw 000f2933 => 0251
0d13.0d14    RH..    [f000:2860]   IO: outl 0cf8 <= 80000250
0d13.0d15    R..D    [f000:2860]   IO: outb 00ea <= 50
0d13.0d16    R..D    [f000:2860]   IO: outb 00ee <= 50
0d13.0d17    RH..    [f000:2860]   IO:  inb 0cfd => 38
0d13.0d18    R..D    [f000:2860]   IO: outb 00eb <= 38
0d13.0d19    R..D    [f000:2860]   IO: outb 00ef <= 38
0d1a.0d1b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000250
0d1a.0d1c    R..D    [f000:287e]   IO: outb 00ec <= 50
0d1a.0d1d    R..D    [f000:287e]   IO: outb 00ea <= 50
0d1a.0d1e    RH..    [f000:287e]   IO: outb 0cfd <= b8
0d1a.0d1f    R..D    [f000:287e]   IO: outb 00ed <= b8
0d1a.0d20    R..D    [f000:287e]   IO: outb 00eb <= b8
0d1a.0d21    R.Q.    [f000:31fa]   MEM:  readw 000f31fb => c218
0d1a.0d22    R.Q.    [f000:31fa]   MEM:  readw 000f3201 => 3206
0d23.0d24    RH..    [f000:31fa]   IO: outw 0098 <= c218
0d23.0d25    R.Q.    [f000:3e63]   MEM:  readl 000f3e66 => 00080000
0d23.0d26    R.Q.    [f000:3e6c]   MEM:  readw 000f3e6d => 2a03
0d23.0d27    R.Q.    [f000:3e6c]   MEM:  readw 000f3e77 => 3e7c
0d23.0d28    R.Q.    [f000:3e6c]   MEM:  readw 000f2a03 => 036c
0d2a.0d2b    RH..    [f000:2860]   IO: outl 0cf8 <= 8000036c
0d2a.0d2c    R..D    [f000:2860]   IO: outb 00ea <= 6c
0d2a.0d2d    R..D    [f000:2860]   IO: outb 00ee <= 6c
0d2a.0d2e    RH..    [f000:2860]   IO:  inb 0cfc => 48
0d2a.0d2f    R..D    [f000:2860]   IO: outb 00eb <= 48
0d2a.0d30    R..D    [f000:2860]   IO: outb 00ef <= 48
0d2a.0d31    R.Q.    [f000:3e7e]   MEM:  readw 000f3e8f => 3e94
0d32.0d33    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
0d32.0d34    R..D    [f000:287e]   IO: outb 00ec <= 6c
0d32.0d35    R..D    [f000:287e]   IO: outb 00ea <= 6c
0d32.0d36    RH..    [f000:287e]   IO: outb 0cfc <= c8
0d32.0d37    R..D    [f000:287e]   IO: outb 00ed <= c8
0d32.0d38    R..D    [f000:287e]   IO: outb 00eb <= c8
0d32.0d39    R.Q.    [f000:3e6f]   MEM:  readw 000f3e77 => 3e7c
0d32.0d3a    R.Q.    [f000:3e6f]   MEM:  readw 000f2a07 => 03e6
0d3b.0d3c    RH..    [f000:2860]   IO: outl 0cf8 <= 800003e4
0d3b.0d3d    R..D    [f000:2860]   IO: outb 00ea <= e4
0d3b.0d3e    R..D    [f000:2860]   IO: outb 00ee <= e4
0d3b.0d3f    RH..    [f000:2860]   IO:  inb 0cfe => ff
0d3b.0d40    R..D    [f000:2860]   IO: outb 00eb <= ff
0d3b.0d41    R..D    [f000:2860]   IO: outb 00ef <= ff
0d42.0d43    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e4
0d42.0d44    R..D    [f000:287e]   IO: outb 00ec <= e4
0d42.0d45    R..D    [f000:287e]   IO: outb 00ea <= e4
0d42.0d46    RH..    [f000:287e]   IO: outb 0cfe <= ff
0d42.0d47    R..D    [f000:287e]   IO: outb 00ed <= ff
0d42.0d48    R..D    [f000:287e]   IO: outb 00eb <= ff
0d42.0d49    R.Q.    [f000:3e96]   MEM:  readw 000f2a0b => 039e
0d4a.0d4b    RH..    [f000:2860]   IO: outl 0cf8 <= 8000039c
0d4a.0d4c    R..D    [f000:2860]   IO: outb 00ea <= 9c
0d4a.0d4d    R..D    [f000:2860]   IO: outb 00ee <= 9c
0d4a.0d4e    RH..    [f000:2860]   IO:  inb 0cfe => 00
0d4a.0d4f    R..D    [f000:2860]   IO: outb 00eb <= 00
0d4a.0d50    R..D    [f000:2860]   IO: outb 00ef <= 00
0d51.0d52    RH..    [f000:287e]   IO: outl 0cf8 <= 8000039c
0d51.0d53    R..D    [f000:287e]   IO: outb 00ec <= 9c
0d51.0d54    R..D    [f000:287e]   IO: outb 00ea <= 9c
0d51.0d55    RH..    [f000:287e]   IO: outb 0cfe <= b1
0d51.0d56    R..D    [f000:287e]   IO: outb 00ed <= b1
0d51.0d57    R..D    [f000:287e]   IO: outb 00eb <= b1
0d51.0d58    R.Q.    [f000:3e96]   MEM:  readw 000f2a0f => 03d0
0d59.0d5a    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d0
0d59.0d5b    R..D    [f000:2860]   IO: outb 00ea <= d0
0d59.0d5c    R..D    [f000:2860]   IO: outb 00ee <= d0
0d59.0d5d    RH..    [f000:2860]   IO:  inb 0cfc => 66
0d59.0d5e    R..D    [f000:2860]   IO: outb 00eb <= 66
0d59.0d5f    R..D    [f000:2860]   IO: outb 00ef <= 66
0d60.0d61    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d0
0d60.0d62    R..D    [f000:287e]   IO: outb 00ec <= d0
0d60.0d63    R..D    [f000:287e]   IO: outb 00ea <= d0
0d60.0d64    RH..    [f000:287e]   IO: outb 0cfc <= 88
0d60.0d65    R..D    [f000:287e]   IO: outb 00ed <= 88
0d60.0d66    R..D    [f000:287e]   IO: outb 00eb <= 88
0d60.0d67    R.Q.    [f000:3e96]   MEM:  readw 000f2a13 => 039c
0d68.0d69    RH..    [f000:2860]   IO: outl 0cf8 <= 8000039c
0d68.0d6a    R..D    [f000:2860]   IO: outb 00ea <= 9c
0d68.0d6b    R..D    [f000:2860]   IO: outb 00ee <= 9c
0d68.0d6c    RH..    [f000:2860]   IO:  inb 0cfc => 00
0d68.0d6d    R..D    [f000:2860]   IO: outb 00eb <= 00
0d68.0d6e    R..D    [f000:2860]   IO: outb 00ef <= 00
0d6f.0d70    RH..    [f000:287e]   IO: outl 0cf8 <= 8000039c
0d6f.0d71    R..D    [f000:287e]   IO: outb 00ec <= 9c
0d6f.0d72    R..D    [f000:287e]   IO: outb 00ea <= 9c
0d6f.0d73    RH..    [f000:287e]   IO: outb 0cfc <= a0
0d6f.0d74    R..D    [f000:287e]   IO: outb 00ed <= a0
0d6f.0d75    R..D    [f000:287e]   IO: outb 00eb <= a0
0d6f.0d76    R.Q.    [f000:3e96]   MEM:  readw 000f2a17 => 03d3
0d77.0d78    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d0
0d77.0d79    R..D    [f000:2860]   IO: outb 00ea <= d0
0d77.0d7a    R..D    [f000:2860]   IO: outb 00ee <= d0
0d77.0d7b    RH..    [f000:2860]   IO:  inb 0cff => 02
0d77.0d7c    R..D    [f000:2860]   IO: outb 00eb <= 02
0d77.0d7d    R..D    [f000:2860]   IO: outb 00ef <= 02
0d7e.0d7f    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d0
0d7e.0d80    R..D    [f000:287e]   IO: outb 00ec <= d0
0d7e.0d81    R..D    [f000:287e]   IO: outb 00ea <= d0
0d7e.0d82    RH..    [f000:287e]   IO: outb 0cff <= 01
0d7e.0d83    R..D    [f000:287e]   IO: outb 00ed <= 01
0d7e.0d84    R..D    [f000:287e]   IO: outb 00eb <= 01
0d7e.0d85    R.Q.    [f000:3e96]   MEM:  readw 000f2a1b => 03d5
0d86.0d87    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
0d86.0d88    R..D    [f000:2860]   IO: outb 00ea <= d4
0d86.0d89    R..D    [f000:2860]   IO: outb 00ee <= d4
0d86.0d8a    RH..    [f000:2860]   IO:  inb 0cfd => a0
0d86.0d8b    R..D    [f000:2860]   IO: outb 00eb <= a0
0d86.0d8c    R..D    [f000:2860]   IO: outb 00ef <= a0
0d8d.0d8e    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
0d8d.0d8f    R..D    [f000:287e]   IO: outb 00ec <= d4
0d8d.0d90    R..D    [f000:287e]   IO: outb 00ea <= d4
0d8d.0d91    RH..    [f000:287e]   IO: outb 0cfd <= aa
0d8d.0d92    R..D    [f000:287e]   IO: outb 00ed <= aa
0d8d.0d93    R..D    [f000:287e]   IO: outb 00eb <= aa
0d8d.0d94    R.Q.    [f000:3e96]   MEM:  readw 000f2a1f => 03d6
0d95.0d96    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
0d95.0d97    R..D    [f000:2860]   IO: outb 00ea <= d4
0d95.0d98    R..D    [f000:2860]   IO: outb 00ee <= d4
0d95.0d99    RH..    [f000:2860]   IO:  inb 0cfe => a8
0d95.0d9a    R..D    [f000:2860]   IO: outb 00eb <= a8
0d95.0d9b    R..D    [f000:2860]   IO: outb 00ef <= a8
0d9c.0d9d    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
0d9c.0d9e    R..D    [f000:287e]   IO: outb 00ec <= d4
0d9c.0d9f    R..D    [f000:287e]   IO: outb 00ea <= d4
0d9c.0da0    RH..    [f000:287e]   IO: outb 0cfe <= aa
0d9c.0da1    R..D    [f000:287e]   IO: outb 00ed <= aa
0d9c.0da2    R..D    [f000:287e]   IO: outb 00eb <= aa
0d9c.0da3    R.Q.    [f000:3208]   MEM:  readw 000f3209 => c219
0d9c.0da4    R.Q.    [f000:3208]   MEM:  readw 000f320f => 3214
0da5.0da6    RH..    [f000:3208]   IO: outw 0098 <= c219
0da5.0da7    R.Q.    [f000:3216]   MEM:  readl 000f3219 => 00080000
0da5.0da8    R.Q.    [f000:321f]   MEM:  readw 000f3223 => 3228
0da5.0da9    R.Q.    [f000:3ed5]   MEM:  readw 000f3edb => 2fa4
0da5.0daa    R.Q.    [f000:3ee2]   MEM:  readw 000f3ee7 => 2fbc
0da5.0dab    R.Q.    [f000:3eee]   MEM:  readw 000f3ef3 => 039c
0da5.0dac    R.Q.    [f000:3eee]   MEM:  readw 000f3efb => 3f00
0dae.0daf    RH..    [f000:287e]   IO: outl 0cf8 <= 8000039c
0dae.0db0    R..D    [f000:287e]   IO: outb 00ec <= 9c
0dae.0db1    R..D    [f000:287e]   IO: outb 00ea <= 9c
0dae.0db2    RH..    [f000:287e]   IO: outb 0cfc <= 0a
0dae.0db3    R..D    [f000:287e]   IO: outb 00ed <= 0a
0dae.0db4    R..D    [f000:287e]   IO: outb 00eb <= 0a
0dae.0db5    R.Q.    [f000:322a]   MEM:  readw 000f322b => c21a
0dae.0db6    R.Q.    [f000:322a]   MEM:  readw 000f3231 => 3236
0db7.0db8    RH..    [f000:322a]   IO: outw 0098 <= c21a
0db7.0db9    R.Q.    [f000:3f09]   MEM:  readw 000f3f0f => 2fa4
0db7.0dba    R.Q.    [f000:3f16]   MEM:  readw 000f3f1b => 2fbc
0db7.0dbb    R.Q.    [f000:3f2f]   MEM:  readw 000f3f37 => 3f3c
0dbd.0dbe    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
0dbd.0dbf    R..D    [f000:2860]   IO: outb 00ea <= d4
0dbd.0dc0    R..D    [f000:2860]   IO: outb 00ee <= d4
0dbd.0dc1    RH..    [f000:2860]   IO:  inb 0cfd => aa
0dbd.0dc2    R..D    [f000:2860]   IO: outb 00eb <= aa
0dbd.0dc3    R..D    [f000:2860]   IO: outb 00ef <= aa
0dbd.0dc4    R.Q.    [f000:3f3e]   MEM:  readw 000f3f4b => 3f50
0dc5.0dc6    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
0dc5.0dc7    R..D    [f000:287e]   IO: outb 00ec <= d4
0dc5.0dc8    R..D    [f000:287e]   IO: outb 00ea <= d4
0dc5.0dc9    RH..    [f000:287e]   IO: outb 0cfd <= a0
0dc5.0dca    R..D    [f000:287e]   IO: outb 00ed <= a0
0dc5.0dcb    R..D    [f000:287e]   IO: outb 00eb <= a0
0dc5.0dcc    R.Q.    [f000:3f63]   MEM:  readw 000f3f6b => 3f70
0dcd.0dce    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
0dcd.0dcf    R..D    [f000:2860]   IO: outb 00ea <= d4
0dcd.0dd0    R..D    [f000:2860]   IO: outb 00ee <= d4
0dcd.0dd1    RH..    [f000:2860]   IO:  inb 0cfe => aa
0dcd.0dd2    R..D    [f000:2860]   IO: outb 00eb <= aa
0dcd.0dd3    R..D    [f000:2860]   IO: outb 00ef <= aa
0dcd.0dd4    R.Q.    [f000:3f72]   MEM:  readw 000f3f7f => 3f84
0dd5.0dd6    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
0dd5.0dd7    R..D    [f000:287e]   IO: outb 00ec <= d4
0dd5.0dd8    R..D    [f000:287e]   IO: outb 00ea <= d4
0dd5.0dd9    RH..    [f000:287e]   IO: outb 0cfe <= a8
0dd5.0dda    R..D    [f000:287e]   IO: outb 00ed <= a8
0dd5.0ddb    R..D    [f000:287e]   IO: outb 00eb <= a8
0dd5.0ddc    R.Q.    [f000:3238]   MEM:  readw 000f3239 => 323e
0dd5.0ddd    R.Q.    [f000:3ea6]   MEM:  readl 000f3ea9 => 00080000
0dd5.0dde    R.Q.    [f000:3eaf]   MEM:  readw 000f3eb7 => 3ebc
0ddf.0de0    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d0
0ddf.0de1    R..D    [f000:2860]   IO: outb 00ea <= d0
0ddf.0de2    R..D    [f000:2860]   IO: outb 00ee <= d0
0ddf.0de3    RH..    [f000:2860]   IO:  inb 0cff => 01
0ddf.0de4    R..D    [f000:2860]   IO: outb 00eb <= 01
0ddf.0de5    R..D    [f000:2860]   IO: outb 00ef <= 01
0ddf.0de6    R.Q.    [f000:3ebe]   MEM:  readw 000f3ec9 => 3ece
0de7.0de8    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d0
0de7.0de9    R..D    [f000:287e]   IO: outb 00ec <= d0
0de7.0dea    R..D    [f000:287e]   IO: outb 00ea <= d0
0de7.0deb    RH..    [f000:287e]   IO: outb 0cff <= 01
0de7.0dec    R..D    [f000:287e]   IO: outb 00ed <= 01
0de7.0ded    R..D    [f000:287e]   IO: outb 00eb <= 01
0de7.0dee    R.Q.    [f000:3240]   MEM:  readw 000f3241 => c21c
0de7.0def    R.Q.    [f000:3240]   MEM:  readw 000f3247 => 324c
0df0.0df1    RH..    [f000:3240]   IO: outw 0098 <= c21c
0df0.0df2    R.Q.    [f000:395f]   MEM:  readw 000f396d => 3972
0df3.0df4    RH..    [f000:763f]   IO: outb 0074 <= 0e
0df3.0df5    RH..    [f000:763f]   IO:  inb 0075 => 00
0df3.0df6    RH..    [f000:7663]   IO: outb 0074 <= 9e
0df3.0df7    RH..    [f000:7663]   IO:  inb 0075 => 44
0df3.0df8    R.Q.    [f000:397c]   MEM:  readw 000f397d => 2eec
0df3.0df9    R.Q.    [f000:397c]   MEM:  readl 000f3982 => 00080000
0df3.0dfa    R.Q.    [f000:3988]   MEM:  readw 000f3989 => 2ef2
0df3.0dfb    R.Q.    [f000:3988]   MEM:  readl 000f3991 => e0000000
0df3.0dfc    R.Q.    [f000:39bc]   MEM:  readw 000f39bd => 0378
0df3.0dfd    R.Q.    [f000:39bc]   MEM:  readw 000f39c5 => 39ca
0dff.0e00    RH..    [f000:2860]   IO: outl 0cf8 <= 80000378
0dff.0e01    R..D    [f000:2860]   IO: outb 00ea <= 78
0dff.0e02    R..D    [f000:2860]   IO: outb 00ee <= 78
0dff.0e03    RH..    [f000:2860]   IO:  inb 0cfc => 80
0dff.0e04    R..D    [f000:2860]   IO: outb 00eb <= 80
0dff.0e05    R..D    [f000:2860]   IO: outb 00ef <= 80
0dff.0e06    R.Q.    [f000:39cc]   MEM:  readw 000f39d9 => 39de
0e07.0e08    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
0e07.0e09    R..D    [f000:287e]   IO: outb 00ec <= 78
0e07.0e0a    R..D    [f000:287e]   IO: outb 00ea <= 78
0e07.0e0b    RH..    [f000:287e]   IO: outb 0cfc <= 83
0e07.0e0c    R..D    [f000:287e]   IO: outb 00ed <= 83
0e07.0e0d    R..D    [f000:287e]   IO: outb 00eb <= 83
0e07.0e0e    R.Q.    [f000:39e0]   MEM:  readw 000f39e5 => 2c15
0e07.0e0f    R.Q.    [f000:39e0]   MEM:  readl 000f39ea => 00002000
0e07.0e10    R.Q.    [f000:39f3]   MEM:  readl 000f39f6 => 00080000
0e07.0e11    R.Q.    [f000:39fc]   MEM:  readw 000f39fd => 2c1b
0e07.0e12    R.Q.    [f000:39fc]   MEM:  readl 000f3a05 => e0000000
0e07.0e13    R.Q.    [f000:39fc]   MEM:  readw 000f3a17 => 3a1c
0e14.0e15    RH..    [f000:2860]   IO: outl 0cf8 <= 80000374
0e14.0e16    R..D    [f000:2860]   IO: outb 00ea <= 74
0e14.0e17    R..D    [f000:2860]   IO: outb 00ee <= 74
0e14.0e18    RH..    [f000:2860]   IO:  inb 0cfe => 00
0e14.0e19    R..D    [f000:2860]   IO: outb 00eb <= 00
0e14.0e1a    R..D    [f000:2860]   IO: outb 00ef <= 00
0e14.0e1b    R.Q.    [f000:3a1e]   MEM:  readw 000f3a2d => 3a32
0e1c.0e1d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
0e1c.0e1e    R..D    [f000:287e]   IO: outb 00ec <= 74
0e1c.0e1f    R..D    [f000:287e]   IO: outb 00ea <= 74
0e1c.0e20    RH..    [f000:287e]   IO: outb 0cfe <= 06
0e1c.0e21    R..D    [f000:287e]   IO: outb 00ed <= 06
0e1c.0e22    R..D    [f000:287e]   IO: outb 00eb <= 06
0e1c.0e23    R.Q.    [f000:3a34]   MEM:  readw 000f3a39 => 2c21
0e1c.0e24    R.Q.    [f000:3a34]   MEM:  readl 000f3a3e => 00002000
0e1c.0e25    R.Q.    [f000:3a47]   MEM:  readl 000f3a4a => 00080000
0e1c.0e26    R.Q.    [f000:3a50]   MEM:  readw 000f3a51 => 2c27
0e1c.0e27    R.Q.    [f000:3a50]   MEM:  readw 000f3a5b => 3a60
0e28.0e29    RH..    [f000:2860]   IO: outl 0cf8 <= 80000374
0e28.0e2a    R..D    [f000:2860]   IO: outb 00ea <= 74
0e28.0e2b    R..D    [f000:2860]   IO: outb 00ee <= 74
0e28.0e2c    RH..    [f000:2860]   IO:  inb 0cfc => 00
0e28.0e2d    R..D    [f000:2860]   IO: outb 00eb <= 00
0e28.0e2e    R..D    [f000:2860]   IO: outb 00ef <= 00
0e28.0e2f    R.Q.    [f000:3a62]   MEM:  readw 000f3a71 => 3a76
0e30.0e31    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
0e30.0e32    R..D    [f000:287e]   IO: outb 00ec <= 74
0e30.0e33    R..D    [f000:287e]   IO: outb 00ea <= 74
0e30.0e34    RH..    [f000:287e]   IO: outb 0cfc <= 07
0e30.0e35    R..D    [f000:287e]   IO: outb 00ed <= 07
0e30.0e36    R..D    [f000:287e]   IO: outb 00eb <= 07
0e30.0e37    R.Q.    [f000:3a78]   MEM:  readw 000f3a7d => 2c21
0e30.0e38    R.Q.    [f000:3a78]   MEM:  readl 000f3a82 => 00002000
0e30.0e39    R.Q.    [f000:3a8b]   MEM:  readl 000f3a8e => 00080000
0e30.0e3a    R.Q.    [f000:3a94]   MEM:  readw 000f3a95 => 2c27
0e30.0e3b    R.Q.    [f000:3a94]   MEM:  readw 000f3a9f => 3aa4
0e3c.0e3d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000374
0e3c.0e3e    R..D    [f000:2860]   IO: outb 00ea <= 74
0e3c.0e3f    R..D    [f000:2860]   IO: outb 00ee <= 74
0e3c.0e40    RH..    [f000:2860]   IO:  inb 0cfd => 00
0e3c.0e41    R..D    [f000:2860]   IO: outb 00eb <= 00
0e3c.0e42    R..D    [f000:2860]   IO: outb 00ef <= 00
0e3c.0e43    R.Q.    [f000:3aa6]   MEM:  readw 000f3ab5 => 3aba
0e44.0e45    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
0e44.0e46    R..D    [f000:287e]   IO: outb 00ec <= 74
0e44.0e47    R..D    [f000:287e]   IO: outb 00ea <= 74
0e44.0e48    RH..    [f000:287e]   IO: outb 0cfd <= 07
0e44.0e49    R..D    [f000:287e]   IO: outb 00ed <= 07
0e44.0e4a    R..D    [f000:287e]   IO: outb 00eb <= 07
0e44.0e4b    R.Q.    [f000:3abc]   MEM:  readw 000f3ac1 => 2cc9
0e44.0e4c    R.Q.    [f000:3abc]   MEM:  readl 000f3ac6 => 00080000
0e44.0e4d    R.Q.    [f000:3acc]   MEM:  readw 000f3acd => 2cc9
0e44.0e4e    R.Q.    [f000:3acc]   MEM:  readw 000f3ad7 => 3adc
0e4f.0e50    RH..    [f000:2860]   IO: outl 0cf8 <= 8000038c
0e4f.0e51    R..D    [f000:2860]   IO: outb 00ea <= 8c
0e4f.0e52    R..D    [f000:2860]   IO: outb 00ee <= 8c
0e4f.0e53    RH..    [f000:2860]   IO:  inb 0cfc => 00
0e4f.0e54    R..D    [f000:2860]   IO: outb 00eb <= 00
0e4f.0e55    R..D    [f000:2860]   IO: outb 00ef <= 00
0e4f.0e56    R.Q.    [f000:3ade]   MEM:  readw 000f3aed => 3af2
0e57.0e58    RH..    [f000:287e]   IO: outl 0cf8 <= 8000038c
0e57.0e59    R..D    [f000:287e]   IO: outb 00ec <= 8c
0e57.0e5a    R..D    [f000:287e]   IO: outb 00ea <= 8c
0e57.0e5b    RH..    [f000:287e]   IO: outb 0cfc <= 00
0e57.0e5c    R..D    [f000:287e]   IO: outb 00ed <= 00
0e57.0e5d    R..D    [f000:287e]   IO: outb 00eb <= 00
0e57.0e5e    R.Q.    [f000:324e]   MEM:  readw 000f324f => 3254
0e57.0e5f    R.Q.    [f000:5069]   MEM:  readl 000f506e => e0000000
0e57.0e60    R.Q.    [f000:5069]   MEM:  readw 000f5079 => 2f22
0e57.0e61    R.Q.    [f000:5069]   MEM:  readl 000f507e => 00000800
0e57.0e62    R.Q.    [f000:5087]   MEM:  readl 000f508a => 00080000
0e57.0e63    R.Q.    [f000:5090]   MEM:  readw 000f5091 => 2f2e
0e57.0e64    R.Q.    [f000:5090]   MEM:  readl 000f5096 => 00000800
0e57.0e65    R.Q.    [f000:509f]   MEM:  readw 000f50a7 => 50ac
0e57.0e66    R.Q.    [f000:50ae]   MEM:  readw 000f50b5 => 03ec
0e57.0e67    R.Q.    [f000:50ae]   MEM:  readw 000f50bd => 50c2
0e68.0e69    RH..    [f000:287e]   IO: outl 0cf8 <= 800003ec
0e68.0e6a    R..D    [f000:287e]   IO: outb 00ec <= ec
0e68.0e6b    R..D    [f000:287e]   IO: outb 00ea <= ec
0e68.0e6c    RH..    [f000:287e]   IO: outb 0cfc <= 08
0e68.0e6d    R..D    [f000:287e]   IO: outb 00ed <= 08
0e68.0e6e    R..D    [f000:287e]   IO: outb 00eb <= 08
0e68.0e6f    R.Q.    [f000:50c4]   MEM:  readw 000f50c9 => 2f46
0e68.0e70    R.Q.    [f000:50c4]   MEM:  readl 000f50ce => 00080000
0e68.0e71    R.Q.    [f000:50d4]   MEM:  readw 000f50d5 => 2f46
0e68.0e72    R.Q.    [f000:50d4]   MEM:  readw 000f50df => 50e4
0e68.0e73    R.Q.    [f000:50e6]   MEM:  readw 000f50ed => 03ee
0e68.0e74    R.Q.    [f000:50e6]   MEM:  readw 000f50f5 => 50fa
0e75.0e76    RH..    [f000:287e]   IO: outl 0cf8 <= 800003ec
0e75.0e77    R..D    [f000:287e]   IO: outb 00ec <= ec
0e75.0e78    R..D    [f000:287e]   IO: outb 00ea <= ec
0e75.0e79    RH..    [f000:287e]   IO: outb 0cfe <= 00
0e75.0e7a    R..D    [f000:287e]   IO: outb 00ed <= 00
0e75.0e7b    R..D    [f000:287e]   IO: outb 00eb <= 00
0e75.0e7c    R.Q.    [f000:50fc]   MEM:  readw 000f5101 => 2f52
0e75.0e7d    R.Q.    [f000:50fc]   MEM:  readl 000f5106 => 00080000
0e75.0e7e    R.Q.    [f000:510c]   MEM:  readw 000f510d => 2f52
0e75.0e7f    R.Q.    [f000:510c]   MEM:  readw 000f5117 => 511c
0e75.0e80    R.Q.    [f000:511e]   MEM:  readw 000f5125 => 03ef
0e75.0e81    R.Q.    [f000:511e]   MEM:  readw 000f512d => 5132
0e82.0e83    RH..    [f000:287e]   IO: outl 0cf8 <= 800003ec
0e82.0e84    R..D    [f000:287e]   IO: outb 00ec <= ec
0e82.0e85    R..D    [f000:287e]   IO: outb 00ea <= ec
0e82.0e86    RH..    [f000:287e]   IO: outb 0cff <= 10
0e82.0e87    R..D    [f000:287e]   IO: outb 00ed <= 10
0e82.0e88    R..D    [f000:287e]   IO: outb 00eb <= 10
0e82.0e89    R.Q.    [f000:3256]   MEM:  readw 000f3257 => 0202
0e82.0e8a    R.Q.    [f000:3256]   MEM:  readw 000f325b => 3260
0e82.0e8b    R.Q.    [f000:3b74]   MEM:  readl 000f3b77 => 00010000
0e82.0e8c    R.Q.    [f000:3b80]   MEM:  readl 000f3b83 => 00080000
0e82.0e8d    R.Q.    [f000:3b93]   MEM:  readw 000f3ba3 => 2e98
0e82.0e8e    R.Q.    [f000:3bae]   MEM:  readw 000f3baf => 2e92
0e82.0e8f    R.Q.    [f000:3bd4]   MEM:  readl 000f3bd7 => 00080000
0e82.0e90    R.Q.    [f000:3bdd]   MEM:  readl 000f3be3 => 00001000
0e82.0e91    R.Q.    [f000:3be9]   MEM:  readl 000f3bef => 00000200
0e82.0e92    R.Q.    [f000:3c0f]   MEM:  readw 000f3c17 => 3c1c
0e93.0e94    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
0e93.0e95    R..D    [f000:2860]   IO: outb 00ea <= 90
0e93.0e96    R..D    [f000:2860]   IO: outb 00ee <= 90
0e93.0e97    RH..    [f000:2860]   IO:  inb 0cfd => 00
0e93.0e98    R..D    [f000:2860]   IO: outb 00eb <= 00
0e93.0e99    R..D    [f000:2860]   IO: outb 00ef <= 00
0e93.0e9a    R.Q.    [f000:3c1e]   MEM:  readw 000f3c2d => 3c32
0e9b.0e9c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
0e9b.0e9d    R..D    [f000:287e]   IO: outb 00ec <= 90
0e9b.0e9e    R..D    [f000:287e]   IO: outb 00ea <= 90
0e9b.0e9f    RH..    [f000:287e]   IO: outb 0cfd <= 02
0e9b.0ea0    R..D    [f000:287e]   IO: outb 00ed <= 02
0e9b.0ea1    R..D    [f000:287e]   IO: outb 00eb <= 02
0e9b.0ea2    R.Q.    [f000:3c34]   MEM:  readw 000f3c39 => 2eaa
0e9b.0ea3    R.Q.    [f000:3c34]   MEM:  readl 000f3c3e => 00001000
0e9b.0ea4    R.Q.    [f000:3c44]   MEM:  readw 000f3c45 => 2ea4
0e9b.0ea5    R.Q.    [f000:3c44]   MEM:  readl 000f3c4a => 00000200
0e9b.0ea6    R.Q.    [f000:3c6a]   MEM:  readl 000f3c6d => 00080000
0e9b.0ea7    R.Q.    [f000:3c73]   MEM:  readw 000f3c77 => 2eb6
0e9b.0ea8    R.Q.    [f000:3c82]   MEM:  readw 000f3c83 => 2eb0
0e9b.0ea9    R.Q.    [f000:3ca8]   MEM:  readw 000f3ca9 => 0392
0e9b.0eaa    R.Q.    [f000:3ca8]   MEM:  readw 000f3cb1 => 3cb6
0eab.0eac    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
0eab.0ead    R..D    [f000:2860]   IO: outb 00ea <= 90
0eab.0eae    R..D    [f000:2860]   IO: outb 00ee <= 90
0eab.0eaf    RH..    [f000:2860]   IO:  inb 0cfe => 00
0eab.0eb0    R..D    [f000:2860]   IO: outb 00eb <= 00
0eab.0eb1    R..D    [f000:2860]   IO: outb 00ef <= 00
0eab.0eb2    R.Q.    [f000:3cb8]   MEM:  readw 000f3cc7 => 3ccc
0eb3.0eb4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
0eb3.0eb5    R..D    [f000:287e]   IO: outb 00ec <= 90
0eb3.0eb6    R..D    [f000:287e]   IO: outb 00ea <= 90
0eb3.0eb7    RH..    [f000:287e]   IO: outb 0cfe <= 02
0eb3.0eb8    R..D    [f000:287e]   IO: outb 00ed <= 02
0eb3.0eb9    R..D    [f000:287e]   IO: outb 00eb <= 02
0eb3.0eba    R.Q.    [f000:3cce]   MEM:  readw 000f3cd3 => 2ec8
0eb3.0ebb    R.Q.    [f000:3cde]   MEM:  readw 000f3cdf => 2ebc
0eb3.0ebc    R.Q.    [f000:3d04]   MEM:  readl 000f3d07 => 00080000
0eb3.0ebd    R.Q.    [f000:3d0d]   MEM:  readl 000f3d13 => 00001000
0eb3.0ebe    R.Q.    [f000:3d19]   MEM:  readl 000f3d1f => 00000200
0eb3.0ebf    R.Q.    [f000:3d3f]   MEM:  readw 000f3d47 => 3d4c
0ec0.0ec1    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
0ec0.0ec2    R..D    [f000:2860]   IO: outb 00ea <= 90
0ec0.0ec3    R..D    [f000:2860]   IO: outb 00ee <= 90
0ec0.0ec4    RH..    [f000:2860]   IO:  inb 0cff => 00
0ec0.0ec5    R..D    [f000:2860]   IO: outb 00eb <= 00
0ec0.0ec6    R..D    [f000:2860]   IO: outb 00ef <= 00
0ec0.0ec7    R.Q.    [f000:3d4e]   MEM:  readw 000f3d5d => 3d62
0ec8.0ec9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
0ec8.0eca    R..D    [f000:287e]   IO: outb 00ec <= 90
0ec8.0ecb    R..D    [f000:287e]   IO: outb 00ea <= 90
0ec8.0ecc    RH..    [f000:287e]   IO: outb 0cff <= 02
0ec8.0ecd    R..D    [f000:287e]   IO: outb 00ed <= 02
0ec8.0ece    R..D    [f000:287e]   IO: outb 00eb <= 02
0ec8.0ecf    R.Q.    [f000:3d64]   MEM:  readw 000f3d69 => 2ee6
0ec8.0ed0    R.Q.    [f000:3d64]   MEM:  readl 000f3d6e => 00001000
0ec8.0ed1    R.Q.    [f000:3d74]   MEM:  readw 000f3d75 => 2ee6
0ec8.0ed2    R.Q.    [f000:3d74]   MEM:  readl 000f3d7a => 00010000
0ec8.0ed3    R.Q.    [f000:3d80]   MEM:  readw 000f3d81 => 2ee6
0ec8.0ed4    R.Q.    [f000:3d80]   MEM:  readl 000f3d86 => 00000200
0ec8.0ed5    R.Q.    [f000:3d8f]   MEM:  readl 000f3d92 => 00002000
0ec8.0ed6    R.Q.    [f000:3d9b]   MEM:  readl 000f3d9e => 00080000
0ec8.0ed7    R.Q.    [f000:3da4]   MEM:  readw 000f3da5 => 2ee6
0ec8.0ed8    R.Q.    [f000:3da4]   MEM:  readl 000f3daa => 00010000
0ec8.0ed9    R.Q.    [f000:3db0]   MEM:  readw 000f3db1 => 2ee6
0ec8.0eda    R.Q.    [f000:3db0]   MEM:  readl 000f3db6 => 00001000
0ec8.0edb    R.Q.    [f000:3dbf]   MEM:  readw 000f3dc7 => 3dcc
0edc.0edd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000394
0edc.0ede    R..D    [f000:2860]   IO: outb 00ea <= 94
0edc.0edf    R..D    [f000:2860]   IO: outb 00ee <= 94
0edc.0ee0    RH..    [f000:2860]   IO:  inb 0cfc => 00
0edc.0ee1    R..D    [f000:2860]   IO: outb 00eb <= 00
0edc.0ee2    R..D    [f000:2860]   IO: outb 00ef <= 00
0edc.0ee3    R.Q.    [f000:3dce]   MEM:  readw 000f3ddd => 3de2
0ee4.0ee5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000394
0ee4.0ee6    R..D    [f000:287e]   IO: outb 00ec <= 94
0ee4.0ee7    R..D    [f000:287e]   IO: outb 00ea <= 94
0ee4.0ee8    RH..    [f000:287e]   IO: outb 0cfc <= 00
0ee4.0ee9    R..D    [f000:287e]   IO: outb 00ed <= 00
0ee4.0eea    R..D    [f000:287e]   IO: outb 00eb <= 00
0ee4.0eeb    R.Q.    [f000:3de4]   MEM:  readw 000f3de9 => 2ef8
0ee4.0eec    R.Q.    [f000:3de4]   MEM:  readl 000f3df1 => 00080000
0ee4.0eed    R.Q.    [f000:3df7]   MEM:  readw 000f3dff => 3e04
0eee.0eef    RH..    [f000:2860]   IO: outl 0cf8 <= 80000378
0eee.0ef0    R..D    [f000:2860]   IO: outb 00ea <= 78
0eee.0ef1    R..D    [f000:2860]   IO: outb 00ee <= 78
0eee.0ef2    RH..    [f000:2860]   IO:  inb 0cff => 00
0eee.0ef3    R..D    [f000:2860]   IO: outb 00eb <= 00
0eee.0ef4    R..D    [f000:2860]   IO: outb 00ef <= 00
0eee.0ef5    R.Q.    [f000:3e06]   MEM:  readw 000f3e15 => 3e1a
0ef6.0ef7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
0ef6.0ef8    R..D    [f000:287e]   IO: outb 00ec <= 78
0ef6.0ef9    R..D    [f000:287e]   IO: outb 00ea <= 78
0ef6.0efa    RH..    [f000:287e]   IO: outb 0cff <= 10
0ef6.0efb    R..D    [f000:287e]   IO: outb 00ed <= 10
0ef6.0efc    R..D    [f000:287e]   IO: outb 00eb <= 10
0ef6.0efd    R.Q.    [f000:3e1c]   MEM:  readw 000f3e21 => 2f04
0ef6.0efe    R.Q.    [f000:3e1c]   MEM:  readl 000f3e26 => 00080000
0ef6.0eff    R.Q.    [f000:3e2c]   MEM:  readw 000f3e2d => 2f04
0ef6.0f00    R.Q.    [f000:3e2c]   MEM:  readw 000f3e37 => 3e3c
0f01.0f02    RH..    [f000:2860]   IO: outl 0cf8 <= 80000378
0f01.0f03    R..D    [f000:2860]   IO: outb 00ea <= 78
0f01.0f04    R..D    [f000:2860]   IO: outb 00ee <= 78
0f01.0f05    RH..    [f000:2860]   IO:  inb 0cff => 10
0f01.0f06    R..D    [f000:2860]   IO: outb 00eb <= 10
0f01.0f07    R..D    [f000:2860]   IO: outb 00ef <= 10
0f01.0f08    R.Q.    [f000:3e3e]   MEM:  readw 000f3e4d => 3e52
0f09.0f0a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
0f09.0f0b    R..D    [f000:287e]   IO: outb 00ec <= 78
0f09.0f0c    R..D    [f000:287e]   IO: outb 00ea <= 78
0f09.0f0d    RH..    [f000:287e]   IO: outb 0cff <= 10
0f09.0f0e    R..D    [f000:287e]   IO: outb 00ed <= 10
0f09.0f0f    R..D    [f000:287e]   IO: outb 00eb <= 10
0f09.0f10    R.Q.    [f000:3262]   MEM:  readw 000f3263 => c21d
0f09.0f11    R.Q.    [f000:3262]   MEM:  readw 000f3269 => 326e
0f12.0f13    RH..    [f000:3262]   IO: outw 0098 <= c21d
0f14.0f15    RH.U    [f000:3fea]   CPUID: eax: 00000000; ecx: 0310037b => 00000001.746e6543.736c7561.48727561
0f14.0f16    RH.U    [f000:3ff8]   CPUID: eax: 00000001; ecx: 736c7561 => 000006d0.00000800.00004181.a7c9bbff
0f14.0f17    R.Q.    [f000:4006]   MEM:  readb 000f4006 => b9
0f14.0f18    R.Q.    [f000:4006]   MEM:  readw 000f4007 => 0254
0f14.0f19    R.Q.    [f000:4006]   MEM:  readw 000f400f => 4014
0f1b.0f1c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
0f1b.0f1d    R..D    [f000:2860]   IO: outb 00ea <= 54
0f1b.0f1e    R..D    [f000:2860]   IO: outb 00ee <= 54
0f1b.0f1f    RH..    [f000:2860]   IO:  inb 0cfc => 7c
0f1b.0f20    R..D    [f000:2860]   IO: outb 00eb <= 7c
0f1b.0f21    R..D    [f000:2860]   IO: outb 00ef <= 7c
0f1b.0f22    R.Q.    [f000:4016]   MEM:  readw 000f401f => 2e24
0f1b.0f23    R.Q.    [f000:4016]   MEM:  readw 000f4023 => 0218
0f1b.0f24    R.Q.    [f000:423d]   MEM:  readw 000f4249 => 424e
0f25.0f26    RH..    [f000:287e]   IO: outl 0cf8 <= 80000270
0f25.0f27    R..D    [f000:287e]   IO: outb 00ec <= 70
0f25.0f28    R..D    [f000:287e]   IO: outb 00ea <= 70
0f25.0f29    RH..    [f000:287e]   IO: outb 0cfc <= 44
0f25.0f2a    R..D    [f000:287e]   IO: outb 00ed <= 44
0f25.0f2b    R..D    [f000:287e]   IO: outb 00eb <= 44
0f25.0f2c    R.Q.    [f000:423d]   MEM:  readw 000f2e27 => 0271
0f2d.0f2e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000270
0f2d.0f2f    R..D    [f000:287e]   IO: outb 00ec <= 70
0f2d.0f30    R..D    [f000:287e]   IO: outb 00ea <= 70
0f2d.0f31    RH..    [f000:287e]   IO: outb 0cfd <= 11
0f2d.0f32    R..D    [f000:287e]   IO: outb 00ed <= 11
0f2d.0f33    R..D    [f000:287e]   IO: outb 00eb <= 11
0f34.0f35    RH..    [f000:287e]   IO: outl 0cf8 <= 80000270
0f34.0f36    R..D    [f000:287e]   IO: outb 00ec <= 70
0f34.0f37    R..D    [f000:287e]   IO: outb 00ea <= 70
0f34.0f38    RH..    [f000:287e]   IO: outb 0cfe <= 44
0f34.0f39    R..D    [f000:287e]   IO: outb 00ed <= 44
0f34.0f3a    R..D    [f000:287e]   IO: outb 00eb <= 44
0f34.0f3b    R.Q.    [f000:4250]   MEM:  readw 000f2e2d => 0273
0f3c.0f3d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000270
0f3c.0f3e    R..D    [f000:287e]   IO: outb 00ec <= 70
0f3c.0f3f    R..D    [f000:287e]   IO: outb 00ea <= 70
0f3c.0f40    RH..    [f000:287e]   IO: outb 0cff <= 11
0f3c.0f41    R..D    [f000:287e]   IO: outb 00ed <= 11
0f3c.0f42    R..D    [f000:287e]   IO: outb 00eb <= 11
0f43.0f44    RH..    [f000:287e]   IO: outl 0cf8 <= 80000274
0f43.0f45    R..D    [f000:287e]   IO: outb 00ec <= 74
0f43.0f46    R..D    [f000:287e]   IO: outb 00ea <= 74
0f43.0f47    RH..    [f000:287e]   IO: outb 0cfc <= 25
0f43.0f48    R..D    [f000:287e]   IO: outb 00ed <= 25
0f43.0f49    R..D    [f000:287e]   IO: outb 00eb <= 25
0f43.0f4a    R.Q.    [f000:4250]   MEM:  readw 000f2e33 => 0275
0f4b.0f4c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000274
0f4b.0f4d    R..D    [f000:287e]   IO: outb 00ec <= 74
0f4b.0f4e    R..D    [f000:287e]   IO: outb 00ea <= 74
0f4b.0f4f    RH..    [f000:287e]   IO: outb 0cfd <= 28
0f4b.0f50    R..D    [f000:287e]   IO: outb 00ed <= 28
0f4b.0f51    R..D    [f000:287e]   IO: outb 00eb <= 28
0f52.0f53    RH..    [f000:287e]   IO: outl 0cf8 <= 80000274
0f52.0f54    R..D    [f000:287e]   IO: outb 00ec <= 74
0f52.0f55    R..D    [f000:287e]   IO: outb 00ea <= 74
0f52.0f56    RH..    [f000:287e]   IO: outb 0cfe <= 74
0f52.0f57    R..D    [f000:287e]   IO: outb 00ed <= 74
0f52.0f58    R..D    [f000:287e]   IO: outb 00eb <= 74
0f52.0f59    R.Q.    [f000:4250]   MEM:  readw 000f2e39 => 0277
0f5a.0f5b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000274
0f5a.0f5c    R..D    [f000:287e]   IO: outb 00ec <= 74
0f5a.0f5d    R..D    [f000:287e]   IO: outb 00ea <= 74
0f5a.0f5e    RH..    [f000:287e]   IO: outb 0cff <= 00
0f5a.0f5f    R..D    [f000:287e]   IO: outb 00ed <= 00
0f5a.0f60    R..D    [f000:287e]   IO: outb 00eb <= 00
0f61.0f62    RH..    [f000:287e]   IO: outl 0cf8 <= 80000278
0f61.0f63    R..D    [f000:287e]   IO: outb 00ec <= 78
0f61.0f64    R..D    [f000:287e]   IO: outb 00ea <= 78
0f61.0f65    RH..    [f000:287e]   IO: outb 0cfc <= 50
0f61.0f66    R..D    [f000:287e]   IO: outb 00ed <= 50
0f61.0f67    R..D    [f000:287e]   IO: outb 00eb <= 50
0f61.0f68    R.Q.    [f000:4250]   MEM:  readw 000f2e3f => 0279
0f69.0f6a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000278
0f69.0f6b    R..D    [f000:287e]   IO: outb 00ec <= 78
0f69.0f6c    R..D    [f000:287e]   IO: outb 00ea <= 78
0f69.0f6d    RH..    [f000:287e]   IO: outb 0cfd <= aa
0f69.0f6e    R..D    [f000:287e]   IO: outb 00ed <= aa
0f69.0f6f    R..D    [f000:287e]   IO: outb 00eb <= aa
0f70.0f71    RH..    [f000:287e]   IO: outl 0cf8 <= 80000278
0f70.0f72    R..D    [f000:287e]   IO: outb 00ec <= 78
0f70.0f73    R..D    [f000:287e]   IO: outb 00ea <= 78
0f70.0f74    RH..    [f000:287e]   IO: outb 0cfe <= 24
0f70.0f75    R..D    [f000:287e]   IO: outb 00ed <= 24
0f70.0f76    R..D    [f000:287e]   IO: outb 00eb <= 24
0f70.0f77    R.Q.    [f000:4250]   MEM:  readw 000f2e45 => 027b
0f78.0f79    RH..    [f000:287e]   IO: outl 0cf8 <= 80000278
0f78.0f7a    R..D    [f000:287e]   IO: outb 00ec <= 78
0f78.0f7b    R..D    [f000:287e]   IO: outb 00ea <= 78
0f78.0f7c    RH..    [f000:287e]   IO: outb 0cff <= 10
0f78.0f7d    R..D    [f000:287e]   IO: outb 00ed <= 10
0f78.0f7e    R..D    [f000:287e]   IO: outb 00eb <= 10
0f7f.0f80    RH..    [f000:287e]   IO: outl 0cf8 <= 8000027c
0f7f.0f81    R..D    [f000:287e]   IO: outb 00ec <= 7c
0f7f.0f82    R..D    [f000:287e]   IO: outb 00ea <= 7c
0f7f.0f83    RH..    [f000:287e]   IO: outb 0cfc <= a0
0f7f.0f84    R..D    [f000:287e]   IO: outb 00ed <= a0
0f7f.0f85    R..D    [f000:287e]   IO: outb 00eb <= a0
0f7f.0f86    R.Q.    [f000:4250]   MEM:  readw 000f2e4b => 027d
0f87.0f88    RH..    [f000:287e]   IO: outl 0cf8 <= 8000027c
0f87.0f89    R..D    [f000:287e]   IO: outb 00ec <= 7c
0f87.0f8a    R..D    [f000:287e]   IO: outb 00ea <= 7c
0f87.0f8b    RH..    [f000:287e]   IO: outb 0cfd <= 91
0f87.0f8c    R..D    [f000:287e]   IO: outb 00ed <= 91
0f87.0f8d    R..D    [f000:287e]   IO: outb 00eb <= 91
0f8e.0f8f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000280
0f8e.0f90    R..D    [f000:287e]   IO: outb 00ec <= 80
0f8e.0f91    R..D    [f000:287e]   IO: outb 00ea <= 80
0f8e.0f92    RH..    [f000:287e]   IO: outb 0cfc <= 24
0f8e.0f93    R..D    [f000:287e]   IO: outb 00ed <= 24
0f8e.0f94    R..D    [f000:287e]   IO: outb 00eb <= 24
0f8e.0f95    R.Q.    [f000:4250]   MEM:  readw 000f2e51 => 0281
0f96.0f97    RH..    [f000:287e]   IO: outl 0cf8 <= 80000280
0f96.0f98    R..D    [f000:287e]   IO: outb 00ec <= 80
0f96.0f99    R..D    [f000:287e]   IO: outb 00ea <= 80
0f96.0f9a    RH..    [f000:287e]   IO: outb 0cfd <= 50
0f96.0f9b    R..D    [f000:287e]   IO: outb 00ed <= 50
0f96.0f9c    R..D    [f000:287e]   IO: outb 00eb <= 50
0f9d.0f9e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000280
0f9d.0f9f    R..D    [f000:287e]   IO: outb 00ec <= 80
0f9d.0fa0    R..D    [f000:287e]   IO: outb 00ea <= 80
0f9d.0fa1    RH..    [f000:287e]   IO: outb 0cfe <= 50
0f9d.0fa2    R..D    [f000:287e]   IO: outb 00ed <= 50
0f9d.0fa3    R..D    [f000:287e]   IO: outb 00eb <= 50
0f9d.0fa4    R.Q.    [f000:4250]   MEM:  readw 000f2e57 => 0283
0fa5.0fa6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000280
0fa5.0fa7    R..D    [f000:287e]   IO: outb 00ec <= 80
0fa5.0fa8    R..D    [f000:287e]   IO: outb 00ea <= 80
0fa5.0fa9    RH..    [f000:287e]   IO: outb 0cff <= 50
0fa5.0faa    R..D    [f000:287e]   IO: outb 00ed <= 50
0fa5.0fab    R..D    [f000:287e]   IO: outb 00eb <= 50
0fa5.0fac    R.Q.    [f000:3270]   MEM:  readw 000f3271 => c21e
0fa5.0fad    R.Q.    [f000:3270]   MEM:  readw 000f3277 => 327c
0fae.0faf    RH..    [f000:3270]   IO: outw 0098 <= c21e
0fae.0fb0    R.Q.    [f000:4e22]   MEM:  readw 000f4e23 => 0390
0fae.0fb1    R.Q.    [f000:4e22]   MEM:  readw 000f4e2b => 4e30
0fb3.0fb4    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
0fb3.0fb5    R..D    [f000:2860]   IO: outb 00ea <= 90
0fb3.0fb6    R..D    [f000:2860]   IO: outb 00ee <= 90
0fb3.0fb7    RH..    [f000:2860]   IO:  inb 0cfc => 00
0fb3.0fb8    R..D    [f000:2860]   IO: outb 00eb <= 00
0fb3.0fb9    R..D    [f000:2860]   IO: outb 00ef <= 00
0fb3.0fba    R.Q.    [f000:4f28]   MEM:  readw 000f4f29 => 0257
0fb3.0fbb    R.Q.    [f000:4f28]   MEM:  readw 000f4f31 => 4f36
0fbc.0fbd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
0fbc.0fbe    R..D    [f000:2860]   IO: outb 00ea <= 54
0fbc.0fbf    R..D    [f000:2860]   IO: outb 00ee <= 54
0fbc.0fc0    RH..    [f000:2860]   IO:  inb 0cff => 00
0fbc.0fc1    R..D    [f000:2860]   IO: outb 00eb <= 00
0fbc.0fc2    R..D    [f000:2860]   IO: outb 00ef <= 00
0fbc.0fc3    R.Q.    [f000:4f38]   MEM:  readw 000f4f45 => 4f4a
0fc4.0fc5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
0fc4.0fc6    R..D    [f000:287e]   IO: outb 00ec <= 54
0fc4.0fc7    R..D    [f000:287e]   IO: outb 00ea <= 54
0fc4.0fc8    RH..    [f000:287e]   IO: outb 0cff <= 18
0fc4.0fc9    R..D    [f000:287e]   IO: outb 00ed <= 18
0fc4.0fca    R..D    [f000:287e]   IO: outb 00eb <= 18
0fc4.0fcb    R.Q.    [f000:4f4c]   MEM:  readw 000f4f51 => 0259
0fc4.0fcc    R.Q.    [f000:4f4c]   MEM:  readw 000f4f59 => 4f5e
0fcd.0fce    RH..    [f000:2860]   IO: outl 0cf8 <= 80000258
0fcd.0fcf    R..D    [f000:2860]   IO: outb 00ea <= 58
0fcd.0fd0    R..D    [f000:2860]   IO: outb 00ee <= 58
0fcd.0fd1    RH..    [f000:2860]   IO:  inb 0cfd => c0
0fcd.0fd2    R..D    [f000:2860]   IO: outb 00eb <= c0
0fcd.0fd3    R..D    [f000:2860]   IO: outb 00ef <= c0
0fcd.0fd4    R.Q.    [f000:4f60]   MEM:  readw 000f4f6b => 4f70
0fd5.0fd6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000258
0fd5.0fd7    R..D    [f000:287e]   IO: outb 00ec <= 58
0fd5.0fd8    R..D    [f000:287e]   IO: outb 00ea <= 58
0fd5.0fd9    RH..    [f000:287e]   IO: outb 0cfd <= c0
0fd5.0fda    R..D    [f000:287e]   IO: outb 00ed <= c0
0fd5.0fdb    R..D    [f000:287e]   IO: outb 00eb <= c0
0fd5.0fdc    R.Q.    [f000:4f72]   MEM:  readw 000f4f77 => 0390
0fd5.0fdd    R.Q.    [f000:4f72]   MEM:  readw 000f4f7f => 4f84
0fde.0fdf    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
0fde.0fe0    R..D    [f000:2860]   IO: outb 00ea <= 90
0fde.0fe1    R..D    [f000:2860]   IO: outb 00ee <= 90
0fde.0fe2    RH..    [f000:2860]   IO:  inb 0cfc => 00
0fde.0fe3    R..D    [f000:2860]   IO: outb 00eb <= 00
0fde.0fe4    R..D    [f000:2860]   IO: outb 00ef <= 00
0fde.0fe5    R.Q.    [f000:4f86]   MEM:  readw 000f4f8f => 0254
0fde.0fe6    R.Q.    [f000:4f86]   MEM:  readw 000f4f97 => 4f9c
0fe7.0fe8    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
0fe7.0fe9    R..D    [f000:2860]   IO: outb 00ea <= 54
0fe7.0fea    R..D    [f000:2860]   IO: outb 00ee <= 54
0fe7.0feb    RH..    [f000:2860]   IO:  inb 0cfc => 7c
0fe7.0fec    R..D    [f000:2860]   IO: outb 00eb <= 7c
0fe7.0fed    R..D    [f000:2860]   IO: outb 00ef <= 7c
0fe7.0fee    R.Q.    [f000:4fab]   MEM:  readw 000f4fb3 => 4fb8
0fef.0ff0    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
0fef.0ff1    R..D    [f000:2860]   IO: outb 00ea <= 54
0fef.0ff2    R..D    [f000:2860]   IO: outb 00ee <= 54
0fef.0ff3    RH..    [f000:2860]   IO:  inb 0cff => 18
0fef.0ff4    R..D    [f000:2860]   IO: outb 00eb <= 18
0fef.0ff5    R..D    [f000:2860]   IO: outb 00ef <= 18
0fef.0ff6    R.Q.    [f000:4fba]   MEM:  readw 000f4fc5 => 4fca
0ff7.0ff8    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
0ff7.0ff9    R..D    [f000:287e]   IO: outb 00ec <= 54
0ff7.0ffa    R..D    [f000:287e]   IO: outb 00ea <= 54
0ff7.0ffb    RH..    [f000:287e]   IO: outb 0cff <= 19
0ff7.0ffc    R..D    [f000:287e]   IO: outb 00ed <= 19
0ff7.0ffd    R..D    [f000:287e]   IO: outb 00eb <= 19
0ff7.0ffe    R.Q.    [f000:4fcc]   MEM:  readw 000f4fd1 => 0259
0ff7.0fff    R.Q.    [f000:4fcc]   MEM:  readw 000f4fd9 => 4fde
1000.1001    RH..    [f000:2860]   IO: outl 0cf8 <= 80000258
1000.1002    R..D    [f000:2860]   IO: outb 00ea <= 58
1000.1003    R..D    [f000:2860]   IO: outb 00ee <= 58
1000.1004    RH..    [f000:2860]   IO:  inb 0cfd => c0
1000.1005    R..D    [f000:2860]   IO: outb 00eb <= c0
1000.1006    R..D    [f000:2860]   IO: outb 00ef <= c0
1000.1007    R.Q.    [f000:4fe0]   MEM:  readw 000f4feb => 4ff0
1008.1009    RH..    [f000:287e]   IO: outl 0cf8 <= 80000258
1008.100a    R..D    [f000:287e]   IO: outb 00ec <= 58
1008.100b    R..D    [f000:287e]   IO: outb 00ea <= 58
1008.100c    RH..    [f000:287e]   IO: outb 0cfd <= e0
1008.100d    R..D    [f000:287e]   IO: outb 00ed <= e0
1008.100e    R..D    [f000:287e]   IO: outb 00eb <= e0
1008.100f    R.Q.    [f000:4ff2]   MEM:  readw 000f4ff7 => 03a4
1008.1010    R.Q.    [f000:4ff2]   MEM:  readw 000f4fff => 5004
1011.1012    RH..    [f000:2860]   IO: outl 0cf8 <= 800003a4
1011.1013    R..D    [f000:2860]   IO: outb 00ea <= a4
1011.1014    R..D    [f000:2860]   IO: outb 00ee <= a4
1011.1015    RH..    [f000:2860]   IO:  inb 0cfc => 00
1011.1016    R..D    [f000:2860]   IO: outb 00eb <= 00
1011.1017    R..D    [f000:2860]   IO: outb 00ef <= 00
1011.1018    R.Q.    [f000:5006]   MEM:  readw 000f5011 => 5016
1019.101a    RH..    [f000:287e]   IO: outl 0cf8 <= 800003a4
1019.101b    R..D    [f000:287e]   IO: outb 00ec <= a4
1019.101c    R..D    [f000:287e]   IO: outb 00ea <= a4
1019.101d    RH..    [f000:287e]   IO: outb 0cfc <= 01
1019.101e    R..D    [f000:287e]   IO: outb 00ed <= 01
1019.101f    R..D    [f000:287e]   IO: outb 00eb <= 01
1019.1020    R.Q.    [f000:5018]   MEM:  readw 000f501d => 03b2
1019.1021    R.Q.    [f000:5018]   MEM:  readw 000f5025 => 502a
1022.1023    RH..    [f000:2860]   IO: outl 0cf8 <= 800003b0
1022.1024    R..D    [f000:2860]   IO: outb 00ea <= b0
1022.1025    R..D    [f000:2860]   IO: outb 00ee <= b0
1022.1026    RH..    [f000:2860]   IO:  inb 0cfe => 00
1022.1027    R..D    [f000:2860]   IO: outb 00eb <= 00
1022.1028    R..D    [f000:2860]   IO: outb 00ef <= 00
1022.1029    R.Q.    [f000:502c]   MEM:  readw 000f5037 => 503c
102a.102b    RH..    [f000:287e]   IO: outl 0cf8 <= 800003b0
102a.102c    R..D    [f000:287e]   IO: outb 00ec <= b0
102a.102d    R..D    [f000:287e]   IO: outb 00ea <= b0
102a.102e    RH..    [f000:287e]   IO: outb 0cfe <= 02
102a.102f    R..D    [f000:287e]   IO: outb 00ed <= 02
102a.1030    R..D    [f000:287e]   IO: outb 00eb <= 02
102a.1031    R.Q.    [f000:503e]   MEM:  readw 000f5043 => 03b0
102a.1032    R.Q.    [f000:503e]   MEM:  readw 000f504b => 5050
1033.1034    RH..    [f000:2860]   IO: outl 0cf8 <= 800003b0
1033.1035    R..D    [f000:2860]   IO: outb 00ea <= b0
1033.1036    R..D    [f000:2860]   IO: outb 00ee <= b0
1033.1037    RH..    [f000:2860]   IO:  inb 0cfc => 00
1033.1038    R..D    [f000:2860]   IO: outb 00eb <= 00
1033.1039    R..D    [f000:2860]   IO: outb 00ef <= 00
1033.103a    R.Q.    [f000:5052]   MEM:  readw 000f505d => 5062
103b.103c    RH..    [f000:287e]   IO: outl 0cf8 <= 800003b0
103b.103d    R..D    [f000:287e]   IO: outb 00ec <= b0
103b.103e    R..D    [f000:287e]   IO: outb 00ea <= b0
103b.103f    RH..    [f000:287e]   IO: outb 0cfc <= 80
103b.1040    R..D    [f000:287e]   IO: outb 00ed <= 80
103b.1041    R..D    [f000:287e]   IO: outb 00eb <= 80
103b.1042    R.Q.    [f000:327e]   MEM:  readw 000f327f => fd71
103b.1043    R.Q.    [f000:2ff2]   MEM:  readw 000f2ff7 => 0288
1044.1045    RH..    [f000:2ff2]   IO: outb 0080 <= e2
1044.1046    R.Q.    [f000:3281]   MEM:  readw 000f3289 => 328e
1047.1048    RH..    [f000:3281]   IO: outw 0098 <= c220
1047.1049    R.Q.    [f000:4260]   MEM:  readw 000f4265 => 2a2e
1047.104a    R.Q.    [f000:4260]   MEM:  readw 000f426f => 2a31
1047.104b    R.Q.    [f000:4260]   MEM:  readw 000f4273 => 0093
1047.104c    R.Q.    [f000:4275]   MEM:  readw 000f427d => 4282
104e.104f    RH..    [f000:2860]   IO: outl 0cf8 <= 8000036c
104e.1050    R..D    [f000:2860]   IO: outb 00ea <= 6c
104e.1051    R..D    [f000:2860]   IO: outb 00ee <= 6c
104e.1052    RH..    [f000:2860]   IO:  inb 0cfe => 88
104e.1053    R..D    [f000:2860]   IO: outb 00eb <= 88
104e.1054    R..D    [f000:2860]   IO: outb 00ef <= 88
104e.1055    R.Q.    [f000:4284]   MEM:  readw 000f4293 => 4298
1056.1057    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
1056.1058    R..D    [f000:287e]   IO: outb 00ec <= 6c
1056.1059    R..D    [f000:287e]   IO: outb 00ea <= 6c
1056.105a    RH..    [f000:287e]   IO: outb 0cfe <= 88
1056.105b    R..D    [f000:287e]   IO: outb 00ed <= 88
1056.105c    R..D    [f000:287e]   IO: outb 00eb <= 88
1056.105d    R.Q.    [f000:429a]   MEM:  readw 000f429f => 036c
1056.105e    R.Q.    [f000:429a]   MEM:  readw 000f42a7 => 42ac
105f.1060    RH..    [f000:2860]   IO: outl 0cf8 <= 8000036c
105f.1061    R..D    [f000:2860]   IO: outb 00ea <= 6c
105f.1062    R..D    [f000:2860]   IO: outb 00ee <= 6c
105f.1063    RH..    [f000:2860]   IO:  inb 0cfc => c8
105f.1064    R..D    [f000:2860]   IO: outb 00eb <= c8
105f.1065    R..D    [f000:2860]   IO: outb 00ef <= c8
105f.1066    R.Q.    [f000:42ae]   MEM:  readw 000f42bd => 42c2
1067.1068    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
1067.1069    R..D    [f000:287e]   IO: outb 00ec <= 6c
1067.106a    R..D    [f000:287e]   IO: outb 00ea <= 6c
1067.106b    RH..    [f000:287e]   IO: outb 0cfc <= c8
1067.106c    R..D    [f000:287e]   IO: outb 00ed <= c8
1067.106d    R..D    [f000:287e]   IO: outb 00eb <= c8
1067.106e    R.Q.    [f000:42c4]   MEM:  readw 000f42c9 => 0390
1067.106f    R.Q.    [f000:42c4]   MEM:  readw 000f42d1 => 42d6
1070.1071    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
1070.1072    R..D    [f000:2860]   IO: outb 00ea <= 90
1070.1073    R..D    [f000:2860]   IO: outb 00ee <= 90
1070.1074    RH..    [f000:2860]   IO:  inb 0cfc => 00
1070.1075    R..D    [f000:2860]   IO: outb 00eb <= 00
1070.1076    R..D    [f000:2860]   IO: outb 00ef <= 00
1070.1077    R.Q.    [f000:42d8]   MEM:  readw 000f42e7 => 42ec
1078.1079    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
1078.107a    R..D    [f000:287e]   IO: outb 00ec <= 90
1078.107b    R..D    [f000:287e]   IO: outb 00ea <= 90
1078.107c    RH..    [f000:287e]   IO: outb 0cfc <= 00
1078.107d    R..D    [f000:287e]   IO: outb 00ed <= 00
1078.107e    R..D    [f000:287e]   IO: outb 00eb <= 00
1078.107f    R.Q.    [f000:42ee]   MEM:  readl 000f42f5 => ffffbfff
1078.1080    R.Q.    [f000:3290]   MEM:  readw 000f3291 => c226
1078.1081    R.Q.    [f000:3290]   MEM:  readw 000f3297 => 329c
1082.1083    RH..    [f000:3290]   IO: outw 0098 <= c226
1082.1084    R.Q.    [f000:490f]   MEM:  readw 000f4921 => 2a31
1082.1085    R.Q.    [f000:490f]   MEM:  readw 000f492d => 4932
1086.1087    RH..    [f000:7573]   IO: outb 0400 <= ff
1086.1088    RH..    [f000:7573]   IO: outb 0405 <= 00
1086.1089    R..D    [f000:7573]   IO: outb 00eb <= 00
1086.108a    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.108b    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.108c    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.108d    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.108e    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.108f    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1090    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1091    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1092    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1093    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1094    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1095    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1096    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1097    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1098    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.1099    RH..    [f000:758a]   IO:  inb 0400 => 00
1086.109a    RH..    [f000:7591]   IO: outb 0404 <= a3
1086.109b    RH..    [f000:7591]   IO: outb 0403 <= 05
1086.109c    RH..    [f000:7591]   IO: outb 0402 <= 48
1086.109d    R..D    [f000:7591]   IO: outb 00eb <= 48
1086.109e    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.109f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a0    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a1    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a2    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a3    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a4    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a5    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a6    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a7    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a8    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10a9    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10aa    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10ab    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10ac    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10ad    RH..    [f000:75ae]   IO:  inb 0400 => 44
1086.10ae    RH..    [f000:75c0]   IO: outb 0400 <= ff
1086.10af    R.Q.    [f000:4914]   MEM:  readw 000f4921 => 2a31
1086.10b0    R.Q.    [f000:4914]   MEM:  readw 000f492d => 4932
1086.10b1    RH..    [f000:7573]   IO: outb 0400 <= ff
1086.10b2    RH..    [f000:7573]   IO: outb 0405 <= 00
1086.10b3    R..D    [f000:7573]   IO: outb 00eb <= 00
1086.10b4    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10b5    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10b6    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10b7    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10b8    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10b9    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10ba    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10bb    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10bc    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10bd    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10be    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10bf    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10c0    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10c1    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10c2    R..D    [f000:7584]   IO: outb 00eb <= 00
1086.10c3    RH..    [f000:758a]   IO:  inb 0400 => 00
1086.10c4    RH..    [f000:7595]   IO: outb 0404 <= a1
1086.10c5    RH..    [f000:7595]   IO: outb 0403 <= 05
1086.10c6    RH..    [f000:7595]   IO: outb 0402 <= 48
1086.10c7    R..D    [f000:7595]   IO: outb 00eb <= 48
1086.10c8    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10c9    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10ca    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10cb    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10cc    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10cd    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10ce    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10cf    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10d0    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10d1    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10d2    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10d3    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10d4    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10d5    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10d6    R..D    [f000:75a8]   IO: outb 00eb <= 48
1086.10d7    RH..    [f000:75ae]   IO:  inb 0400 => 42
1086.10d8    RH..    [f000:75b5]   IO:  inb 0405 => 61
1086.10d9    RH..    [f000:75b5]   IO: outb 0405 <= ff
1086.10da    R.Q.    [f000:4940]   MEM:  readl 000f4943 => 00080000
1086.10db    R.Q.    [f000:4962]   MEM:  readw 000f4963 => 0003
1086.10dc    R.Q.    [f000:329e]   MEM:  readw 000f329f => c227
1086.10dd    R.Q.    [f000:329e]   MEM:  readw 000f32ab => 0650
1086.10de    R.Q.    [f000:329e]   MEM:  readw 000f32af => 32b4
10df.10e0    RH..    [f000:329e]   IO: outw 0098 <= c227
10e2.10e3    RH..    [f000:287e]   IO: outl 0cf8 <= 80000650
10e2.10e4    R..D    [f000:287e]   IO: outb 00ec <= 50
10e2.10e5    R..D    [f000:287e]   IO: outb 00ea <= 50
10e2.10e6    RH..    [f000:287e]   IO: outb 0cfc <= 03
10e2.10e7    R..D    [f000:287e]   IO: outb 00ed <= 03
10e2.10e8    R..D    [f000:287e]   IO: outb 00eb <= 03
10e2.10e9    R.Q.    [f000:32b6]   MEM:  readw 000f32b7 => fd40
10ea.10eb    RH..    [f000:2ff9]   IO: outb 0080 <= e3
10ec.10ed    RH..    [f000:2ff9]   IO: outb 0084 <= 03
10ec.10ee    R.Q.    [f000:32b9]   MEM:  readw 000f32bb => 32c0
10ec.10ef    R.Q.    [f000:700b]   MEM:  readw 000f7019 => 701e
10f0.10f1    RH..    [f000:763f]   IO: outb 0074 <= 0e
10f0.10f2    RH..    [f000:763f]   IO:  inb 0075 => 00
10f0.10f3    RH..    [f000:7663]   IO: outb 0074 <= 9e
10f0.10f4    RH..    [f000:7663]   IO:  inb 0075 => 44
10f0.10f5    R.Q.    [f000:32c2]   MEM:  readw 000f32c3 => c230
10f0.10f6    R.Q.    [f000:32c2]   MEM:  readw 000f32c9 => 32ce
10f7.10f8    RH..    [f000:32c2]   IO: outw 0098 <= c230
10f7.10f9    R.Q.    [f000:4ab9]   MEM:  readl 000f4abe => 00000200
10f7.10fa    R.Q.    [f000:4ab9]   MEM:  readl 000f4ac5 => 00080000
10f7.10fb    R.Q.    [f000:4acb]   MEM:  readl 000f4acd => 00000200
10f7.10fc    R.Q.    [f000:4acb]   MEM:  readw 000f4ad7 => 4adc
10fd.10fe    RH..    [f000:763f]   IO: outb 0074 <= 0e
10fd.10ff    RH..    [f000:763f]   IO:  inb 0075 => 00
10fd.1100    RH..    [f000:7663]   IO: outb 0074 <= 8c
10fd.1101    RH..    [f000:7663]   IO:  inb 0075 => 08
10fd.1102    R.Q.    [f000:4ade]   MEM:  readl 000f4ae5 => 1fffffff
10fd.1103    R.Q.    [f000:4b31]   MEM:  readl 000f4b3b => 00080000
10fd.1104    R.Q.    [f000:4b4a]   MEM:  readl 000f4b4d => a0000000
10fd.1105    R.Q.    [f000:4b68]   MEM:  readw 000f4b6b => 2a31
10fd.1106    R.Q.    [f000:4b68]   MEM:  readw 000f4b77 => 4b7c
1107.1108    RH..    [f000:7573]   IO: outb 0400 <= ff
1107.1109    RH..    [f000:7573]   IO: outb 0405 <= 00
1107.110a    R..D    [f000:7573]   IO: outb 00eb <= 00
1107.110b    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.110c    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.110d    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.110e    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.110f    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1110    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1111    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1112    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1113    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1114    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1115    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1116    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1117    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1118    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.1119    R..D    [f000:7584]   IO: outb 00eb <= 00
1107.111a    RH..    [f000:758a]   IO:  inb 0400 => 00
1107.111b    RH..    [f000:7591]   IO: outb 0404 <= a1
1107.111c    RH..    [f000:7591]   IO: outb 0403 <= 09
1107.111d    RH..    [f000:7591]   IO: outb 0402 <= 48
1107.111e    R..D    [f000:7591]   IO: outb 00eb <= 48
1107.111f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1120    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1121    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1122    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1123    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1124    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1125    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1126    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1127    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1128    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.1129    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.112a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.112b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.112c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.112d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1107.112e    RH..    [f000:75ae]   IO:  inb 0400 => 42
1107.112f    RH..    [f000:75bd]   IO:  inb 0405 => 25
1107.1130    RH..    [f000:75bd]   IO: outb 0405 <= ff
1107.1131    R.Q.    [f000:4b92]   MEM:  readl 000f4b95 => 20000000
1107.1132    R.Q.    [f000:4b9b]   MEM:  readl 000f4b9e => 40000000
1107.1133    R.Q.    [f000:4ba4]   MEM:  readl 000f4ba7 => 60000000
1107.1134    R.Q.    [f000:4be8]   MEM:  readw 000f4bef => ff62
1107.1135    R.Q.    [f000:4bf1]   MEM:  readw 000f4c03 => 4c08
1137.1138    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
1137.1139    R..D    [f000:2860]   IO: outb 00ea <= 90
1137.113a    R..D    [f000:2860]   IO: outb 00ee <= 90
1137.113b    RH..    [f000:2860]   IO:  inb 0cfc => 00
1137.113c    R..D    [f000:2860]   IO: outb 00eb <= 00
1137.113d    R..D    [f000:2860]   IO: outb 00ef <= 00
1137.113e    R.Q.    [f000:4c0a]   MEM:  readw 000f4c15 => 4c1a
113f.1140    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
113f.1141    R..D    [f000:287e]   IO: outb 00ec <= 90
113f.1142    R..D    [f000:287e]   IO: outb 00ea <= 90
113f.1143    RH..    [f000:287e]   IO: outb 0cfc <= 80
113f.1144    R..D    [f000:287e]   IO: outb 00ed <= 80
113f.1145    R..D    [f000:287e]   IO: outb 00eb <= 80
113f.1146    R.Q.    [f000:32d0]   MEM:  readw 000f32d1 => c231
113f.1147    R.Q.    [f000:32d0]   MEM:  readw 000f32d9 => 32de
1148.1149    RH..    [f000:32d0]   IO: outw 0098 <= c231
1148.114a    R.Q.    [f000:4c21]   MEM:  readl 000f4c27 => e0000000
1148.114b    R.Q.    [f000:4c38]   MEM:  readw 000f4c39 => 0390
1148.114c    R.Q.    [f000:4c38]   MEM:  readw 000f4c47 => 0cf8
114e.114f    RH..    [f000:4c38]   IO: outl 0cf8 <= 80000390
114e.1150    RH..    [f000:4c38]   IO:  inb 0cfc => 80
114e.1151    R.Q.    [f000:4c5c]   MEM:  readw 000f4c5f => ffff
114e.1152    R.Q.    [f000:4c5e]   MEM:  readw 000f4c5f => ffff
114e.1153    R.Q.    [f000:4c6b]   MEM:  readw 000f4c6f => 8000
114e.1154    R.Q.    [f000:4c6b]   MEM:  readw 000f4c9d => 0cf8
114e.1155    R.Q.    [f000:4c6b]   MEM:  readw 000f4cb1 => ffff
1156.1157    RH..    [f000:4c6b]   IO: outl 0cf8 <= 80000390
1156.1158    RH..    [f000:4c6b]   IO:  inb 0cfc => 80
1159.115a    RH..    [f000:4c6b]   IO: outl 0cf8 <= 80000390
1159.115b    RH..    [f000:4c6b]   IO: outb 0cfc <= 87
1159.115c    R.Q.    [f000:4cb0]   MEM:  readw 000f4cb1 => ffff
1159.115d    R.Q.    [f000:4cbd]   MEM:  readw 000f4cc1 => 8000
1159.115e    R.Q.    [f000:4cbd]   MEM:  readw 000f4cef => 0cf8
1159.115f    R.Q.    [f000:4cbd]   MEM:  readw 000f4d03 => ffff
1160.1161    RH..    [f000:4cbd]   IO: outl 0cf8 <= 80000390
1160.1162    RH..    [f000:4cbd]   IO:  inb 0cfc => 87
1163.1164    RH..    [f000:4cbd]   IO: outl 0cf8 <= 80000390
1163.1165    RH..    [f000:4cbd]   IO: outb 0cfc <= 85
1163.1166    R.Q.    [f000:4d02]   MEM:  readw 000f4d03 => ffff
1163.1167    R.Q.    [f000:4d0f]   MEM:  readw 000f4d13 => 8000
1163.1168    R.Q.    [f000:4d0f]   MEM:  readw 000f4d3f => 0cf8
1163.1169    R.Q.    [f000:4d0f]   MEM:  readw 000f4d51 => 036b
1163.116a    R.Q.    [f000:4d0f]   MEM:  readw 000f4d5f => 0cf8
1163.116b    R.Q.    [f000:4d0f]   MEM:  readw 000f4d75 => 8000
116c.116d    RH..    [f000:4d0f]   IO: outl 0cf8 <= 80000368
116c.116e    RH..    [f000:4d0f]   IO:  inb 0cff => 10
116f.1170    RH..    [f000:4d0f]   IO: outl 0cf8 <= 80000368
116f.1171    RH..    [f000:4d0f]   IO: outb 0cff <= 00
1172.1173    RH..    [f000:4d0f]   IO: outl 0cf8 <= 80000368
1172.1174    RH..    [f000:4d0f]   IO:  inb 0cff => 00
1175.1176    RH..    [f000:4d0f]   IO: outl 0cf8 <= 80000368
1175.1177    RH..    [f000:4d90]   IO: outb 0cff <= 10
1175.1178    R..D    [f000:4d90]   IO: outb 00eb <= 10
1175.1179    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.117a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.117b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.117c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.117d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.117e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.117f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1180    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1181    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1182    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1183    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1184    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1185    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1186    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1187    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1188    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1189    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.118a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.118b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.118c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.118d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.118e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.118f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1190    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1191    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1192    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1193    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1194    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1195    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1196    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1197    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1198    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1199    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.119a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.119b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.119c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.119d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.119e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.119f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11a9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11aa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ab    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ac    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ad    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ae    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11af    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11b9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ba    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11bb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11bc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11bd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11be    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11bf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11c9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ca    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11cb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11cc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11cd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ce    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11cf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11d9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11da    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11db    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11dc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11dd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11de    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11df    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11e9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ea    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11eb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ec    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ed    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ee    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ef    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11f9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11fa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11fb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11fc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11fd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11fe    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.11ff    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1200    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1201    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1202    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1203    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1204    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1205    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1206    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1207    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1208    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1209    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.120a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.120b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.120c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.120d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.120e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.120f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1210    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1211    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1212    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1213    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1214    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1215    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1216    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1217    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1218    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1219    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.121a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.121b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.121c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.121d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.121e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.121f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1220    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1221    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1222    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1223    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1224    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1225    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1226    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1227    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1228    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1229    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.122a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.122b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.122c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.122d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.122e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.122f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1230    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1231    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1232    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1233    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1234    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1235    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1236    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1237    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1238    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1239    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.123a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.123b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.123c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.123d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.123e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.123f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1240    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1241    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1242    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1243    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1244    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1245    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1246    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1247    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1248    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1249    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.124a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.124b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.124c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.124d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.124e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.124f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1250    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1251    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1252    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1253    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1254    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1255    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1256    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1257    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1258    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1259    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.125a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.125b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.125c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.125d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.125e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.125f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1260    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1261    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1262    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1263    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1264    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1265    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1266    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1267    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1268    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1269    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.126a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.126b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.126c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.126d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.126e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.126f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1270    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1271    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1272    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1273    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1274    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1275    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1276    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1277    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1278    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1279    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.127a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.127b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.127c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.127d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.127e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.127f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1280    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1281    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1282    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1283    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1284    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1285    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1286    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1287    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1288    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1289    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.128a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.128b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.128c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.128d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.128e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.128f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1290    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1291    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1292    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1293    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1294    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1295    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1296    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1297    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1298    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1299    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.129a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.129b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.129c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.129d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.129e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.129f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12a9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12aa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ab    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ac    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ad    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ae    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12af    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12b9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ba    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12bb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12bc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12bd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12be    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12bf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12c9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ca    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12cb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12cc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12cd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ce    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12cf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12d9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12da    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12db    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12dc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12dd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12de    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12df    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12e9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ea    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12eb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ec    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ed    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ee    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ef    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12f9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12fa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12fb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12fc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12fd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12fe    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.12ff    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1300    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1301    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1302    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1303    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1304    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1305    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1306    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1307    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1308    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1309    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.130a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.130b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.130c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.130d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.130e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.130f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1310    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1311    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1312    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1313    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1314    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1315    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1316    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1317    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1318    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1319    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.131a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.131b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.131c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.131d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.131e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.131f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1320    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1321    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1322    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1323    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1324    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1325    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1326    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1327    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1328    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1329    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.132a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.132b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.132c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.132d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.132e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.132f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1330    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1331    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1332    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1333    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1334    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1335    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1336    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1337    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1338    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1339    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.133a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.133b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.133c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.133d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.133e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.133f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1340    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1341    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1342    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1343    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1344    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1345    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1346    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1347    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1348    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1349    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.134a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.134b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.134c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.134d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.134e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.134f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1350    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1351    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1352    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1353    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1354    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1355    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1356    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1357    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1358    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1359    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.135a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.135b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.135c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.135d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.135e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.135f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1360    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1361    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1362    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1363    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1364    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1365    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1366    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1367    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1368    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1369    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.136a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.136b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.136c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.136d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.136e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.136f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1370    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1371    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1372    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1373    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1374    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1375    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1376    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1377    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1378    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1379    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.137a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.137b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.137c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.137d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.137e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.137f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1380    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1381    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1382    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1383    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1384    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1385    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1386    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1387    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1388    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1389    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.138a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.138b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.138c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.138d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.138e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.138f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1390    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1391    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1392    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1393    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1394    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1395    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1396    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1397    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1398    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1399    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.139a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.139b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.139c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.139d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.139e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.139f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13a9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13aa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ab    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ac    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ad    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ae    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13af    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13b9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ba    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13bb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13bc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13bd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13be    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13bf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13c9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ca    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13cb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13cc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13cd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ce    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13cf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13d9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13da    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13db    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13dc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13dd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13de    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13df    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13e9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ea    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13eb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ec    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ed    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ee    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ef    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13f9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13fa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13fb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13fc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13fd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13fe    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.13ff    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1400    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1401    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1402    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1403    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1404    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1405    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1406    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1407    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1408    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1409    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.140a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.140b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.140c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.140d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.140e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.140f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1410    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1411    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1412    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1413    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1414    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1415    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1416    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1417    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1418    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1419    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.141a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.141b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.141c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.141d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.141e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.141f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1420    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1421    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1422    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1423    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1424    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1425    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1426    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1427    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1428    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1429    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.142a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.142b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.142c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.142d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.142e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.142f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1430    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1431    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1432    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1433    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1434    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1435    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1436    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1437    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1438    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1439    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.143a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.143b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.143c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.143d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.143e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.143f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1440    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1441    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1442    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1443    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1444    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1445    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1446    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1447    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1448    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1449    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.144a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.144b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.144c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.144d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.144e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.144f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1450    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1451    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1452    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1453    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1454    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1455    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1456    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1457    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1458    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1459    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.145a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.145b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.145c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.145d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.145e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.145f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1460    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1461    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1462    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1463    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1464    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1465    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1466    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1467    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1468    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1469    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.146a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.146b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.146c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.146d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.146e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.146f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1470    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1471    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1472    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1473    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1474    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1475    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1476    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1477    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1478    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1479    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.147a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.147b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.147c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.147d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.147e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.147f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1480    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1481    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1482    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1483    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1484    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1485    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1486    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1487    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1488    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1489    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.148a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.148b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.148c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.148d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.148e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.148f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1490    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1491    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1492    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1493    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1494    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1495    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1496    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1497    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1498    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1499    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.149a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.149b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.149c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.149d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.149e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.149f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14a9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14aa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ab    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ac    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ad    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ae    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14af    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14b9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ba    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14bb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14bc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14bd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14be    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14bf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14c9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ca    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14cb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14cc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14cd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ce    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14cf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14d9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14da    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14db    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14dc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14dd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14de    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14df    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14e9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ea    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14eb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ec    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ed    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ee    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ef    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14f9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14fa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14fb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14fc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14fd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14fe    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.14ff    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1500    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1501    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1502    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1503    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1504    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1505    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1506    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1507    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1508    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1509    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.150a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.150b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.150c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.150d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.150e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.150f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1510    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1511    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1512    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1513    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1514    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1515    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1516    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1517    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1518    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1519    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.151a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.151b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.151c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.151d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.151e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.151f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1520    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1521    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1522    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1523    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1524    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1525    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1526    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1527    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1528    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1529    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.152a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.152b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.152c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.152d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.152e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.152f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1530    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1531    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1532    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1533    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1534    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1535    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1536    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1537    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1538    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1539    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.153a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.153b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.153c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.153d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.153e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.153f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1540    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1541    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1542    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1543    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1544    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1545    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1546    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1547    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1548    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1549    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.154a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.154b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.154c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.154d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.154e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.154f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1550    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1551    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1552    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1553    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1554    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1555    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1556    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1557    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1558    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1559    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.155a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.155b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.155c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.155d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.155e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.155f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1560    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1561    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1562    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1563    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1564    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1565    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1566    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1567    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1568    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1569    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.156a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.156b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.156c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.156d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.156e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.156f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1570    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1571    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1572    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1573    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1574    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1575    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1576    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1577    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1578    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1579    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.157a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.157b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.157c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.157d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.157e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.157f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1580    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1581    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1582    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1583    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1584    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1585    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1586    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1587    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1588    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1589    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.158a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.158b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.158c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.158d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.158e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.158f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1590    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1591    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1592    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1593    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1594    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1595    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1596    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1597    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1598    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1599    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.159a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.159b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.159c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.159d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.159e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.159f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15a9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15aa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ab    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ac    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ad    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ae    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15af    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15b9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ba    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15bb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15bc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15bd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15be    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15bf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15c9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ca    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15cb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15cc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15cd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ce    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15cf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15d9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15da    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15db    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15dc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15dd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15de    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15df    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15e9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ea    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15eb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ec    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ed    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ee    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ef    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15f9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15fa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15fb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15fc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15fd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15fe    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.15ff    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1600    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1601    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1602    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1603    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1604    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1605    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1606    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1607    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1608    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1609    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.160a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.160b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.160c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.160d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.160e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.160f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1610    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1611    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1612    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1613    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1614    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1615    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1616    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1617    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1618    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1619    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.161a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.161b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.161c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.161d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.161e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.161f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1620    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1621    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1622    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1623    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1624    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1625    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1626    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1627    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1628    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1629    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.162a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.162b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.162c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.162d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.162e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.162f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1630    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1631    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1632    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1633    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1634    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1635    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1636    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1637    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1638    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1639    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.163a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.163b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.163c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.163d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.163e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.163f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1640    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1641    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1642    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1643    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1644    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1645    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1646    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1647    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1648    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1649    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.164a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.164b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.164c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.164d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.164e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.164f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1650    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1651    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1652    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1653    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1654    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1655    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1656    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1657    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1658    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1659    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.165a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.165b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.165c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.165d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.165e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.165f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1660    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1661    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1662    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1663    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1664    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1665    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1666    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1667    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1668    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1669    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.166a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.166b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.166c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.166d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.166e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.166f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1670    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1671    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1672    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1673    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1674    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1675    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1676    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1677    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1678    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1679    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.167a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.167b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.167c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.167d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.167e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.167f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1680    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1681    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1682    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1683    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1684    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1685    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1686    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1687    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1688    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1689    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.168a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.168b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.168c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.168d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.168e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.168f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1690    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1691    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1692    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1693    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1694    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1695    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1696    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1697    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1698    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1699    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.169a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.169b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.169c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.169d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.169e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.169f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16a9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16aa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ab    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ac    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ad    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ae    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16af    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16b9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ba    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16bb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16bc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16bd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16be    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16bf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16c9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ca    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16cb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16cc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16cd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ce    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16cf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16d9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16da    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16db    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16dc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16dd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16de    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16df    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16e9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ea    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16eb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ec    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ed    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ee    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ef    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16f9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16fa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16fb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16fc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16fd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16fe    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.16ff    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1700    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1701    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1702    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1703    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1704    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1705    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1706    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1707    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1708    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1709    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.170a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.170b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.170c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.170d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.170e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.170f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1710    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1711    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1712    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1713    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1714    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1715    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1716    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1717    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1718    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1719    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.171a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.171b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.171c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.171d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.171e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.171f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1720    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1721    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1722    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1723    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1724    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1725    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1726    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1727    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1728    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1729    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.172a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.172b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.172c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.172d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.172e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.172f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1730    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1731    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1732    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1733    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1734    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1735    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1736    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1737    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1738    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1739    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.173a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.173b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.173c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.173d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.173e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.173f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1740    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1741    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1742    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1743    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1744    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1745    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1746    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1747    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1748    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1749    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.174a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.174b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.174c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.174d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.174e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.174f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1750    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1751    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1752    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1753    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1754    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1755    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1756    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1757    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1758    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1759    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.175a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.175b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.175c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.175d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.175e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.175f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1760    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1761    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1762    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1763    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1764    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1765    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1766    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1767    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1768    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1769    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.176a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.176b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.176c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.176d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.176e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.176f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1770    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1771    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1772    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1773    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1774    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1775    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1776    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1777    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1778    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1779    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.177a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.177b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.177c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.177d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.177e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.177f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1780    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1781    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1782    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1783    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1784    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1785    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1786    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1787    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1788    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1789    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.178a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.178b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.178c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.178d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.178e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.178f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1790    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1791    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1792    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1793    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1794    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1795    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1796    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1797    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1798    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1799    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.179a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.179b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.179c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.179d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.179e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.179f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17a9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17aa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ab    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ac    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ad    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ae    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17af    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17b9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ba    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17bb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17bc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17bd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17be    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17bf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17c9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ca    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17cb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17cc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17cd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ce    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17cf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17d9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17da    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17db    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17dc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17dd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17de    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17df    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17e9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ea    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17eb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ec    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ed    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ee    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ef    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17f9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17fa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17fb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17fc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17fd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17fe    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.17ff    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1800    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1801    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1802    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1803    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1804    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1805    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1806    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1807    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1808    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1809    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.180a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.180b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.180c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.180d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.180e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.180f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1810    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1811    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1812    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1813    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1814    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1815    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1816    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1817    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1818    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1819    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.181a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.181b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.181c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.181d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.181e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.181f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1820    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1821    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1822    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1823    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1824    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1825    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1826    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1827    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1828    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1829    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.182a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.182b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.182c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.182d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.182e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.182f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1830    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1831    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1832    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1833    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1834    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1835    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1836    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1837    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1838    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1839    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.183a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.183b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.183c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.183d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.183e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.183f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1840    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1841    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1842    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1843    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1844    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1845    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1846    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1847    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1848    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1849    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.184a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.184b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.184c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.184d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.184e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.184f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1850    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1851    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1852    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1853    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1854    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1855    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1856    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1857    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1858    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1859    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.185a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.185b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.185c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.185d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.185e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.185f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1860    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1861    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1862    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1863    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1864    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1865    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1866    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1867    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1868    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1869    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.186a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.186b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.186c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.186d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.186e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.186f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1870    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1871    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1872    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1873    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1874    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1875    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1876    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1877    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1878    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1879    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.187a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.187b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.187c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.187d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.187e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.187f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1880    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1881    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1882    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1883    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1884    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1885    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1886    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1887    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1888    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1889    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.188a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.188b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.188c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.188d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.188e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.188f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1890    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1891    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1892    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1893    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1894    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1895    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1896    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1897    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1898    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1899    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.189a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.189b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.189c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.189d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.189e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.189f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18a9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18aa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ab    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ac    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ad    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ae    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18af    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18b9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ba    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18bb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18bc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18bd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18be    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18bf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18c9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ca    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18cb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18cc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18cd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ce    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18cf    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18d9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18da    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18db    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18dc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18dd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18de    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18df    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18e9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ea    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18eb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ec    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ed    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ee    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ef    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f0    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f1    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f2    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f3    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f4    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f5    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f6    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f7    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f8    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18f9    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18fa    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18fb    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18fc    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18fd    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18fe    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.18ff    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1900    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1901    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1902    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1903    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1904    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1905    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1906    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1907    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1908    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1909    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.190a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.190b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.190c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.190d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.190e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.190f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1910    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1911    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1912    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1913    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1914    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1915    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1916    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1917    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1918    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1919    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.191a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.191b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.191c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.191d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.191e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.191f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1920    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1921    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1922    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1923    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1924    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1925    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1926    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1927    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1928    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1929    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.192a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.192b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.192c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.192d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.192e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.192f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1930    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1931    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1932    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1933    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1934    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1935    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1936    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1937    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1938    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1939    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.193a    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.193b    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.193c    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.193d    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.193e    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.193f    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1940    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1941    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1942    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1943    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1944    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1945    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1946    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1947    R..D    [f000:4d94]   IO: outb 00eb <= 10
1175.1948    R.Q.    [f000:4d98]   MEM:  readw 000f4d99 => 036b
1175.1949    R.Q.    [f000:4d98]   MEM:  readw 000f4da7 => 0cf8
1175.194a    R.Q.    [f000:4d98]   MEM:  readw 000f4dbd => 8000
194b.194c    RH..    [f000:4d98]   IO: outl 0cf8 <= 80000368
194b.194d    RH..    [f000:4d98]   IO:  inb 0cff => 10
194e.194f    RH..    [f000:4d98]   IO: outl 0cf8 <= 80000368
194e.1950    RH..    [f000:4d98]   IO: outb 0cff <= d0
194e.1951    R..D    [f000:4d98]   IO: outb 00eb <= d0
194e.1952    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1953    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1954    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1955    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1956    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1957    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1958    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1959    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.195a    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.195b    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.195c    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.195d    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.195e    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.195f    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1960    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1961    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1962    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1963    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1964    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1965    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1966    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1967    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1968    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1969    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.196a    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.196b    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.196c    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.196d    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.196e    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.196f    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1970    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1971    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1972    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1973    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1974    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1975    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1976    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1977    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1978    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1979    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.197a    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.197b    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.197c    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.197d    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.197e    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.197f    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1980    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1981    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1982    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1983    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1984    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1985    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1986    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1987    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1988    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1989    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.198a    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.198b    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.198c    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.198d    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.198e    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.198f    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1990    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1991    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1992    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1993    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1994    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1995    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1996    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1997    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1998    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1999    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.199a    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.199b    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.199c    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.199d    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.199e    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.199f    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a0    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a1    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a2    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a3    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a4    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a5    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a6    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a7    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a8    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19a9    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19aa    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ab    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ac    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ad    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ae    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19af    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b0    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b1    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b2    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b3    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b4    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b5    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b6    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b7    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b8    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19b9    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ba    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19bb    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19bc    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19bd    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19be    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19bf    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c0    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c1    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c2    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c3    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c4    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c5    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c6    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c7    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c8    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19c9    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ca    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19cb    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19cc    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19cd    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ce    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19cf    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d0    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d1    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d2    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d3    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d4    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d5    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d6    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d7    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d8    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19d9    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19da    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19db    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19dc    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19dd    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19de    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19df    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e0    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e1    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e2    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e3    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e4    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e5    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e6    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e7    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e8    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19e9    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ea    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19eb    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ec    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ed    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ee    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ef    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f0    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f1    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f2    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f3    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f4    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f5    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f6    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f7    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f8    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19f9    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19fa    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19fb    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19fc    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19fd    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19fe    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.19ff    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a00    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a01    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a02    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a03    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a04    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a05    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a06    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a07    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a08    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a09    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a0a    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a0b    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a0c    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a0d    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a0e    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a0f    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a10    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a11    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a12    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a13    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a14    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a15    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a16    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a17    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a18    R..D    [f000:4ddc]   IO: outb 00eb <= d0
194e.1a19    R.Q.    [f000:4de0]   MEM:  readw 000f4de1 => 036b
194e.1a1a    R.Q.    [f000:4de0]   MEM:  readw 000f4def => 0cf8
194e.1a1b    R.Q.    [f000:4de0]   MEM:  readw 000f4e05 => 8000
1a1c.1a1d    RH..    [f000:4de0]   IO: outl 0cf8 <= 80000368
1a1c.1a1e    RH..    [f000:4de0]   IO:  inb 0cff => d0
1a1f.1a20    RH..    [f000:4de0]   IO: outl 0cf8 <= 80000368
1a1f.1a21    RH..    [f000:4de0]   IO: outb 0cff <= 10
1a1f.1a22    R.Q.    [f000:32e0]   MEM:  readw 000f32e1 => c232
1a1f.1a23    R.Q.    [f000:32e0]   MEM:  readw 000f32e7 => 32ec
1a24.1a25    RH..    [f000:32e0]   IO: outw 0098 <= c232
1a27.1a28    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
1a27.1a29    R..D    [f000:2860]   IO: outb 00ea <= 90
1a27.1a2a    R..D    [f000:2860]   IO: outb 00ee <= 90
1a27.1a2b    RH..    [f000:2860]   IO:  inb 0cfc => 85
1a27.1a2c    R..D    [f000:2860]   IO: outb 00eb <= 85
1a27.1a2d    R..D    [f000:2860]   IO: outb 00ef <= 85
1a27.1a2e    R.Q.    [f000:4e3e]   MEM:  readw 000f4e41 => 0369
1a27.1a2f    R.Q.    [f000:4e3e]   MEM:  readw 000f4e49 => 4e4e
1a30.1a31    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
1a30.1a32    R..D    [f000:2860]   IO: outb 00ea <= 68
1a30.1a33    R..D    [f000:2860]   IO: outb 00ee <= 68
1a30.1a34    RH..    [f000:2860]   IO:  inb 0cfd => 82
1a30.1a35    R..D    [f000:2860]   IO: outb 00eb <= 82
1a30.1a36    R..D    [f000:2860]   IO: outb 00ef <= 82
1a30.1a37    R.Q.    [f000:4e50]   MEM:  readw 000f4e5b => 4e60
1a38.1a39    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
1a38.1a3a    R..D    [f000:287e]   IO: outb 00ec <= 68
1a38.1a3b    R..D    [f000:287e]   IO: outb 00ea <= 68
1a38.1a3c    RH..    [f000:287e]   IO: outb 0cfd <= 8a
1a38.1a3d    R..D    [f000:287e]   IO: outb 00ed <= 8a
1a38.1a3e    R..D    [f000:287e]   IO: outb 00eb <= 8a
1a38.1a3f    R.Q.    [f000:4e62]   MEM:  readw 000f4e67 => 0360
1a38.1a40    R.Q.    [f000:4e62]   MEM:  readw 000f4e6f => 4e74
1a41.1a42    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
1a41.1a43    R..D    [f000:2860]   IO: outb 00ea <= 60
1a41.1a44    R..D    [f000:2860]   IO: outb 00ee <= 60
1a41.1a45    RH..    [f000:2860]   IO:  inb 0cfc => 03
1a41.1a46    R..D    [f000:2860]   IO: outb 00eb <= 03
1a41.1a47    R..D    [f000:2860]   IO: outb 00ef <= 03
1a41.1a48    R.Q.    [f000:4e76]   MEM:  readw 000f4e81 => 4e86
1a49.1a4a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
1a49.1a4b    R..D    [f000:287e]   IO: outb 00ec <= 60
1a49.1a4c    R..D    [f000:287e]   IO: outb 00ea <= 60
1a49.1a4d    RH..    [f000:287e]   IO: outb 0cfc <= 00
1a49.1a4e    R..D    [f000:287e]   IO: outb 00ed <= 00
1a49.1a4f    R..D    [f000:287e]   IO: outb 00eb <= 00
1a49.1a50    R.Q.    [f000:4e88]   MEM:  readw 000f4e8d => 0368
1a49.1a51    R.Q.    [f000:4e88]   MEM:  readw 000f4e95 => 4e9a
1a52.1a53    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
1a52.1a54    R..D    [f000:2860]   IO: outb 00ea <= 68
1a52.1a55    R..D    [f000:2860]   IO: outb 00ee <= 68
1a52.1a56    RH..    [f000:2860]   IO:  inb 0cfc => 00
1a52.1a57    R..D    [f000:2860]   IO: outb 00eb <= 00
1a52.1a58    R..D    [f000:2860]   IO: outb 00ef <= 00
1a52.1a59    R.Q.    [f000:4e9c]   MEM:  readw 000f4ea7 => 4eac
1a5a.1a5b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
1a5a.1a5c    R..D    [f000:287e]   IO: outb 00ec <= 68
1a5a.1a5d    R..D    [f000:287e]   IO: outb 00ea <= 68
1a5a.1a5e    RH..    [f000:287e]   IO: outb 0cfc <= 00
1a5a.1a5f    R..D    [f000:287e]   IO: outb 00ed <= 00
1a5a.1a60    R..D    [f000:287e]   IO: outb 00eb <= 00
1a5a.1a61    R.Q.    [f000:4eae]   MEM:  readw 000f4eb3 => 036e
1a5a.1a62    R.Q.    [f000:4eae]   MEM:  readw 000f4ebb => 4ec0
1a63.1a64    RH..    [f000:2860]   IO: outl 0cf8 <= 8000036c
1a63.1a65    R..D    [f000:2860]   IO: outb 00ea <= 6c
1a63.1a66    R..D    [f000:2860]   IO: outb 00ee <= 6c
1a63.1a67    RH..    [f000:2860]   IO:  inb 0cfe => 88
1a63.1a68    R..D    [f000:2860]   IO: outb 00eb <= 88
1a63.1a69    R..D    [f000:2860]   IO: outb 00ef <= 88
1a63.1a6a    R.Q.    [f000:4ec2]   MEM:  readw 000f4ecd => 4ed2
1a6b.1a6c    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
1a6b.1a6d    R..D    [f000:287e]   IO: outb 00ec <= 6c
1a6b.1a6e    R..D    [f000:287e]   IO: outb 00ea <= 6c
1a6b.1a6f    RH..    [f000:287e]   IO: outb 0cfe <= 88
1a6b.1a70    R..D    [f000:287e]   IO: outb 00ed <= 88
1a6b.1a71    R..D    [f000:287e]   IO: outb 00eb <= 88
1a6b.1a72    R.Q.    [f000:4ed4]   MEM:  readw 000f4ed9 => 0398
1a6b.1a73    R.Q.    [f000:4ed4]   MEM:  readw 000f4ee1 => 4ee6
1a74.1a75    RH..    [f000:2860]   IO: outl 0cf8 <= 80000398
1a74.1a76    R..D    [f000:2860]   IO: outb 00ea <= 98
1a74.1a77    R..D    [f000:2860]   IO: outb 00ee <= 98
1a74.1a78    RH..    [f000:2860]   IO:  inb 0cfc => 08
1a74.1a79    R..D    [f000:2860]   IO: outb 00eb <= 08
1a74.1a7a    R..D    [f000:2860]   IO: outb 00ef <= 08
1a74.1a7b    R.Q.    [f000:4ee8]   MEM:  readw 000f4ef3 => 4ef8
1a7c.1a7d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000398
1a7c.1a7e    R..D    [f000:287e]   IO: outb 00ec <= 98
1a7c.1a7f    R..D    [f000:287e]   IO: outb 00ea <= 98
1a7c.1a80    RH..    [f000:287e]   IO: outb 0cfc <= f8
1a7c.1a81    R..D    [f000:287e]   IO: outb 00ed <= f8
1a7c.1a82    R..D    [f000:287e]   IO: outb 00eb <= f8
1a7c.1a83    R.Q.    [f000:4f03]   MEM:  readw 000f4f0b => 4f10
1a84.1a85    RH..    [f000:2860]   IO: outl 0cf8 <= 80000374
1a84.1a86    R..D    [f000:2860]   IO: outb 00ea <= 74
1a84.1a87    R..D    [f000:2860]   IO: outb 00ee <= 74
1a84.1a88    RH..    [f000:2860]   IO:  inb 0cfe => 06
1a84.1a89    R..D    [f000:2860]   IO: outb 00eb <= 06
1a84.1a8a    R..D    [f000:2860]   IO: outb 00ef <= 06
1a84.1a8b    R.Q.    [f000:4f12]   MEM:  readw 000f4f1d => 4f22
1a8c.1a8d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
1a8c.1a8e    R..D    [f000:287e]   IO: outb 00ec <= 74
1a8c.1a8f    R..D    [f000:287e]   IO: outb 00ea <= 74
1a8c.1a90    RH..    [f000:287e]   IO: outb 0cfe <= 46
1a8c.1a91    R..D    [f000:287e]   IO: outb 00ed <= 46
1a8c.1a92    R..D    [f000:287e]   IO: outb 00eb <= 46
1a8c.1a93    R.Q.    [f000:4f24]   MEM:  readw 000f4f29 => 0257
1a8c.1a94    R.Q.    [f000:4f24]   MEM:  readw 000f4f31 => 4f36
1a95.1a96    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
1a95.1a97    R..D    [f000:2860]   IO: outb 00ea <= 54
1a95.1a98    R..D    [f000:2860]   IO: outb 00ee <= 54
1a95.1a99    RH..    [f000:2860]   IO:  inb 0cff => b9
1a95.1a9a    R..D    [f000:2860]   IO: outb 00eb <= b9
1a95.1a9b    R..D    [f000:2860]   IO: outb 00ef <= b9
1a9c.1a9d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
1a9c.1a9e    R..D    [f000:287e]   IO: outb 00ec <= 54
1a9c.1a9f    R..D    [f000:287e]   IO: outb 00ea <= 54
1a9c.1aa0    RH..    [f000:287e]   IO: outb 0cff <= b8
1a9c.1aa1    R..D    [f000:287e]   IO: outb 00ed <= b8
1a9c.1aa2    R..D    [f000:287e]   IO: outb 00eb <= b8
1aa3.1aa4    RH..    [f000:2860]   IO: outl 0cf8 <= 80000258
1aa3.1aa5    R..D    [f000:2860]   IO: outb 00ea <= 58
1aa3.1aa6    R..D    [f000:2860]   IO: outb 00ee <= 58
1aa3.1aa7    RH..    [f000:2860]   IO:  inb 0cfd => e0
1aa3.1aa8    R..D    [f000:2860]   IO: outb 00eb <= e0
1aa3.1aa9    R..D    [f000:2860]   IO: outb 00ef <= e0
1aaa.1aab    RH..    [f000:287e]   IO: outl 0cf8 <= 80000258
1aaa.1aac    R..D    [f000:287e]   IO: outb 00ec <= 58
1aaa.1aad    R..D    [f000:287e]   IO: outb 00ea <= 58
1aaa.1aae    RH..    [f000:287e]   IO: outb 0cfd <= c0
1aaa.1aaf    R..D    [f000:287e]   IO: outb 00ed <= c0
1aaa.1ab0    R..D    [f000:287e]   IO: outb 00eb <= c0
1ab1.1ab2    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
1ab1.1ab3    R..D    [f000:2860]   IO: outb 00ea <= 90
1ab1.1ab4    R..D    [f000:2860]   IO: outb 00ee <= 90
1ab1.1ab5    RH..    [f000:2860]   IO:  inb 0cfc => 85
1ab1.1ab6    R..D    [f000:2860]   IO: outb 00eb <= 85
1ab1.1ab7    R..D    [f000:2860]   IO: outb 00ef <= 85
1ab8.1ab9    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
1ab8.1aba    R..D    [f000:2860]   IO: outb 00ea <= 54
1ab8.1abb    R..D    [f000:2860]   IO: outb 00ee <= 54
1ab8.1abc    RH..    [f000:2860]   IO:  inb 0cfc => 7c
1ab8.1abd    R..D    [f000:2860]   IO: outb 00eb <= 7c
1ab8.1abe    R..D    [f000:2860]   IO: outb 00ef <= 7c
1abf.1ac0    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
1abf.1ac1    R..D    [f000:2860]   IO: outb 00ea <= 54
1abf.1ac2    R..D    [f000:2860]   IO: outb 00ee <= 54
1abf.1ac3    RH..    [f000:2860]   IO:  inb 0cff => b8
1abf.1ac4    R..D    [f000:2860]   IO: outb 00eb <= b8
1abf.1ac5    R..D    [f000:2860]   IO: outb 00ef <= b8
1ac6.1ac7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
1ac6.1ac8    R..D    [f000:287e]   IO: outb 00ec <= 54
1ac6.1ac9    R..D    [f000:287e]   IO: outb 00ea <= 54
1ac6.1aca    RH..    [f000:287e]   IO: outb 0cff <= b9
1ac6.1acb    R..D    [f000:287e]   IO: outb 00ed <= b9
1ac6.1acc    R..D    [f000:287e]   IO: outb 00eb <= b9
1acd.1ace    RH..    [f000:2860]   IO: outl 0cf8 <= 80000258
1acd.1acf    R..D    [f000:2860]   IO: outb 00ea <= 58
1acd.1ad0    R..D    [f000:2860]   IO: outb 00ee <= 58
1acd.1ad1    RH..    [f000:2860]   IO:  inb 0cfd => c0
1acd.1ad2    R..D    [f000:2860]   IO: outb 00eb <= c0
1acd.1ad3    R..D    [f000:2860]   IO: outb 00ef <= c0
1ad4.1ad5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000258
1ad4.1ad6    R..D    [f000:287e]   IO: outb 00ec <= 58
1ad4.1ad7    R..D    [f000:287e]   IO: outb 00ea <= 58
1ad4.1ad8    RH..    [f000:287e]   IO: outb 0cfd <= e0
1ad4.1ad9    R..D    [f000:287e]   IO: outb 00ed <= e0
1ad4.1ada    R..D    [f000:287e]   IO: outb 00eb <= e0
1adb.1adc    RH..    [f000:2860]   IO: outl 0cf8 <= 800003a4
1adb.1add    R..D    [f000:2860]   IO: outb 00ea <= a4
1adb.1ade    R..D    [f000:2860]   IO: outb 00ee <= a4
1adb.1adf    RH..    [f000:2860]   IO:  inb 0cfc => 01
1adb.1ae0    R..D    [f000:2860]   IO: outb 00eb <= 01
1adb.1ae1    R..D    [f000:2860]   IO: outb 00ef <= 01
1ae2.1ae3    RH..    [f000:287e]   IO: outl 0cf8 <= 800003a4
1ae2.1ae4    R..D    [f000:287e]   IO: outb 00ec <= a4
1ae2.1ae5    R..D    [f000:287e]   IO: outb 00ea <= a4
1ae2.1ae6    RH..    [f000:287e]   IO: outb 0cfc <= 01
1ae2.1ae7    R..D    [f000:287e]   IO: outb 00ed <= 01
1ae2.1ae8    R..D    [f000:287e]   IO: outb 00eb <= 01
1ae9.1aea    RH..    [f000:2860]   IO: outl 0cf8 <= 800003b0
1ae9.1aeb    R..D    [f000:2860]   IO: outb 00ea <= b0
1ae9.1aec    R..D    [f000:2860]   IO: outb 00ee <= b0
1ae9.1aed    RH..    [f000:2860]   IO:  inb 0cfe => 02
1ae9.1aee    R..D    [f000:2860]   IO: outb 00eb <= 02
1ae9.1aef    R..D    [f000:2860]   IO: outb 00ef <= 02
1af0.1af1    RH..    [f000:287e]   IO: outl 0cf8 <= 800003b0
1af0.1af2    R..D    [f000:287e]   IO: outb 00ec <= b0
1af0.1af3    R..D    [f000:287e]   IO: outb 00ea <= b0
1af0.1af4    RH..    [f000:287e]   IO: outb 0cfe <= 02
1af0.1af5    R..D    [f000:287e]   IO: outb 00ed <= 02
1af0.1af6    R..D    [f000:287e]   IO: outb 00eb <= 02
1af7.1af8    RH..    [f000:2860]   IO: outl 0cf8 <= 800003b0
1af7.1af9    R..D    [f000:2860]   IO: outb 00ea <= b0
1af7.1afa    R..D    [f000:2860]   IO: outb 00ee <= b0
1af7.1afb    RH..    [f000:2860]   IO:  inb 0cfc => 80
1af7.1afc    R..D    [f000:2860]   IO: outb 00eb <= 80
1af7.1afd    R..D    [f000:2860]   IO: outb 00ef <= 80
1afe.1aff    RH..    [f000:287e]   IO: outl 0cf8 <= 800003b0
1afe.1b00    R..D    [f000:287e]   IO: outb 00ec <= b0
1afe.1b01    R..D    [f000:287e]   IO: outb 00ea <= b0
1afe.1b02    RH..    [f000:287e]   IO: outb 0cfc <= 80
1afe.1b03    R..D    [f000:287e]   IO: outb 00ed <= 80
1afe.1b04    R..D    [f000:287e]   IO: outb 00eb <= 80
1afe.1b05    R.Q.    [f000:32ee]   MEM:  readw 000f32ef => fd21
1afe.1b06    R.Q.    [f000:3012]   MEM:  readw 000f3017 => 02d8
1b07.1b08    RH..    [f000:3012]   IO: outb 0080 <= e4
1b07.1b09    R.Q.    [f000:32f1]   MEM:  readw 000f32f3 => 32f8
1b07.1b0a    R.Q.    [f000:6dbd]   MEM:  readw 000f6dc5 => 6dca
1b0c.1b0d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000364
1b0c.1b0e    R..D    [f000:2860]   IO: outb 00ea <= 64
1b0c.1b0f    R..D    [f000:2860]   IO: outb 00ee <= 64
1b0c.1b10    RH..    [f000:2860]   IO:  inb 0cff => 00
1b0c.1b11    R..D    [f000:2860]   IO: outb 00eb <= 00
1b0c.1b12    R..D    [f000:2860]   IO: outb 00ef <= 00
1b0c.1b13    R.Q.    [f000:6dcc]   MEM:  readl 000f6de5 => 00300000
1b0c.1b14    R.Q.    [f000:6dcc]   MEM:  readw 000f6deb => 0096
1b0c.1b15    R.Q.    [f000:6ded]   MEM:  readl 000f6df3 => 00100000
1b0c.1b16    R.Q.    [f000:6df9]   MEM:  readw 000f6e0f => 6e14
1b17.1b18    RH..    [f000:7573]   IO: outb 0400 <= ff
1b17.1b19    RH..    [f000:7573]   IO: outb 0405 <= 00
1b17.1b1a    R..D    [f000:7573]   IO: outb 00eb <= 00
1b17.1b1b    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b1c    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b1d    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b1e    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b1f    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b20    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b21    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b22    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b23    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b24    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b25    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b26    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b27    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b28    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b29    R..D    [f000:7584]   IO: outb 00eb <= 00
1b17.1b2a    RH..    [f000:758a]   IO:  inb 0400 => 00
1b17.1b2b    RH..    [f000:7595]   IO: outb 0404 <= a1
1b17.1b2c    RH..    [f000:7595]   IO: outb 0403 <= 0d
1b17.1b2d    RH..    [f000:7595]   IO: outb 0402 <= 48
1b17.1b2e    R..D    [f000:7595]   IO: outb 00eb <= 48
1b17.1b2f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b30    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b31    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b32    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b33    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b34    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b35    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b36    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b37    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b38    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b39    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b3a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b3b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b3c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b3d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1b17.1b3e    RH..    [f000:75ae]   IO:  inb 0400 => 42
1b17.1b3f    RH..    [f000:75b5]   IO:  inb 0405 => 08
1b17.1b40    RH..    [f000:75b5]   IO: outb 0405 <= ff
1b17.1b41    R.Q.    [f000:6e46]   MEM:  readw 000f6e49 => 0040
1b17.1b42    R.Q.    [f000:6e46]   MEM:  readw 000f6e4f => 0002
1b17.1b43    R.Q.    [f000:6e53]   MEM:  readw 000f6e55 => 0001
1b17.1b44    R.Q.    [f000:6e83]   MEM:  readw 000f6e8d => ff48
1b17.1b45    R.Q.    [f000:6dd7]   MEM:  readl 000f6de5 => 00300000
1b17.1b46    R.Q.    [f000:6dd7]   MEM:  readw 000f6deb => 0096
1b17.1b47    R.Q.    [f000:6e8f]   MEM:  readw 000f6ea1 => 6ea6
1b49.1b4a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000644
1b49.1b4b    R..D    [f000:287e]   IO: outb 00ec <= 44
1b49.1b4c    R..D    [f000:287e]   IO: outb 00ea <= 44
1b49.1b4d    RH..    [f000:287e]   IO: outb 0cff <= 00
1b49.1b4e    R..D    [f000:287e]   IO: outb 00ed <= 00
1b49.1b4f    R..D    [f000:287e]   IO: outb 00eb <= 00
1b49.1b50    R.Q.    [f000:32fa]   MEM:  readw 000f32fb => 3300
1b49.1b51    R.Q.    [f000:6edd]   MEM:  readl 000f6ee3 => 00001000
1b52.1b53    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e8
1b52.1b54    R..D    [f000:287e]   IO: outb 00ec <= e8
1b52.1b55    R..D    [f000:287e]   IO: outb 00ea <= e8
1b52.1b56    RH..    [f000:287e]   IO: outb 0cfc <= 88
1b52.1b57    R..D    [f000:287e]   IO: outb 00ed <= 88
1b52.1b58    R..D    [f000:287e]   IO: outb 00eb <= 88
1b52.1b59    R.Q.    [f000:3302]   MEM:  readw 000f3303 => 3308
1b52.1b5a    R.Q.    [f000:330a]   MEM:  readw 000f330d => 3312
1b52.1b5b    R.Q.    [f000:3314]   MEM:  readw 000f3315 => 331a
1b52.1b5c    R.Q.    [f000:6c6d]   MEM:  readl 000f6c72 => a0000000
1b52.1b5d    R.Q.    [f000:6c78]   MEM:  readw 000f6c79 => 2cda
1b52.1b5e    R.Q.    [f000:6c78]   MEM:  readw 000f6c7f => 03e0
1b52.1b5f    R.Q.    [f000:6c78]   MEM:  readw 000f6c87 => 6c8c
1b60.1b61    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e0
1b60.1b62    R..D    [f000:287e]   IO: outb 00ec <= e0
1b60.1b63    R..D    [f000:287e]   IO: outb 00ea <= e0
1b60.1b64    RH..    [f000:287e]   IO: outb 0cfc <= ee
1b60.1b65    R..D    [f000:287e]   IO: outb 00ed <= ee
1b60.1b66    R..D    [f000:287e]   IO: outb 00eb <= ee
1b60.1b67    R.Q.    [f000:331c]   MEM:  readw 000f331d => 3322
1b60.1b68    R.Q.    [f000:6cb9]   MEM:  readw 000f6cc7 => 6ccc
1b69.1b6a    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e0
1b69.1b6b    R..D    [f000:287e]   IO: outb 00ec <= e0
1b69.1b6c    R..D    [f000:287e]   IO: outb 00ea <= e0
1b69.1b6d    RH..    [f000:287e]   IO: outb 0cfe <= cb
1b69.1b6e    R..D    [f000:287e]   IO: outb 00ed <= cb
1b69.1b6f    R..D    [f000:287e]   IO: outb 00eb <= cb
1b69.1b70    R.Q.    [f000:3324]   MEM:  readw 000f3325 => 332a
1b71.1b72    RH..    [f000:2860]   IO: outl 0cf8 <= 80000644
1b71.1b73    R..D    [f000:2860]   IO: outb 00ea <= 44
1b71.1b74    R..D    [f000:2860]   IO: outb 00ee <= 44
1b71.1b75    RH..    [f000:2860]   IO:  inb 0cff => 00
1b71.1b76    R..D    [f000:2860]   IO: outb 00eb <= 00
1b71.1b77    R..D    [f000:2860]   IO: outb 00ef <= 00
1b78.1b79    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e4
1b78.1b7a    R..D    [f000:287e]   IO: outb 00ec <= e4
1b78.1b7b    R..D    [f000:287e]   IO: outb 00ea <= e4
1b78.1b7c    RH..    [f000:287e]   IO: outb 0cfc <= 66
1b78.1b7d    R..D    [f000:287e]   IO: outb 00ed <= 66
1b78.1b7e    R..D    [f000:287e]   IO: outb 00eb <= 66
1b78.1b7f    R.Q.    [f000:332c]   MEM:  readw 000f332d => 3332
1b78.1b80    R.Q.    [f000:6cd5]   MEM:  readl 000f6cda => e0000000
1b78.1b81    R.Q.    [f000:6cd5]   MEM:  readw 000f6ce3 => 2cfd
1b78.1b82    R.Q.    [f000:6cee]   MEM:  readw 000f6cef => 2cfd
1b78.1b83    R.Q.    [f000:6cee]   MEM:  readw 000f6cf7 => 03e6
1b78.1b84    R.Q.    [f000:6cee]   MEM:  readw 000f6cff => 6d04
1b85.1b86    RH..    [f000:287e]   IO: outl 0cf8 <= 800003e4
1b85.1b87    R..D    [f000:287e]   IO: outb 00ec <= e4
1b85.1b88    R..D    [f000:287e]   IO: outb 00ea <= e4
1b85.1b89    RH..    [f000:287e]   IO: outb 0cfe <= ff
1b85.1b8a    R..D    [f000:287e]   IO: outb 00ed <= ff
1b85.1b8b    R..D    [f000:287e]   IO: outb 00eb <= ff
1b85.1b8c    R.Q.    [f000:3334]   MEM:  readw 000f3335 => 333a
1b8d.1b8e    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
1b8d.1b8f    R..D    [f000:2860]   IO: outb 00ea <= d4
1b8d.1b90    R..D    [f000:2860]   IO: outb 00ee <= d4
1b8d.1b91    RH..    [f000:2860]   IO:  inb 0cfd => a0
1b8d.1b92    R..D    [f000:2860]   IO: outb 00eb <= a0
1b8d.1b93    R..D    [f000:2860]   IO: outb 00ef <= a0
1b94.1b95    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
1b94.1b96    R..D    [f000:287e]   IO: outb 00ec <= d4
1b94.1b97    R..D    [f000:287e]   IO: outb 00ea <= d4
1b94.1b98    RH..    [f000:287e]   IO: outb 0cfd <= a0
1b94.1b99    R..D    [f000:287e]   IO: outb 00ed <= a0
1b94.1b9a    R..D    [f000:287e]   IO: outb 00eb <= a0
1b9b.1b9c    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
1b9b.1b9d    R..D    [f000:2860]   IO: outb 00ea <= d4
1b9b.1b9e    R..D    [f000:2860]   IO: outb 00ee <= d4
1b9b.1b9f    RH..    [f000:2860]   IO:  inb 0cfe => a8
1b9b.1ba0    R..D    [f000:2860]   IO: outb 00eb <= a8
1b9b.1ba1    R..D    [f000:2860]   IO: outb 00ef <= a8
1ba2.1ba3    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
1ba2.1ba4    R..D    [f000:287e]   IO: outb 00ec <= d4
1ba2.1ba5    R..D    [f000:287e]   IO: outb 00ea <= d4
1ba2.1ba6    RH..    [f000:287e]   IO: outb 0cfe <= a8
1ba2.1ba7    R..D    [f000:287e]   IO: outb 00ed <= a8
1ba2.1ba8    R..D    [f000:287e]   IO: outb 00eb <= a8
1ba2.1ba9    R.Q.    [f000:333c]   MEM:  readw 000f333d => 3342
1ba2.1baa    R.Q.    [f000:3344]   MEM:  readl 000f3347 => 00080000
1ba2.1bab    R.Q.    [f000:334d]   MEM:  readw 000f334f => 3354
1ba2.1bac    R.Q.    [f000:3356]   MEM:  readw 000f3357 => 335c
1bad.1bae    RH..    [f000:287e]   IO: outl 0cf8 <= 8000039c
1bad.1baf    R..D    [f000:287e]   IO: outb 00ec <= 9c
1bad.1bb0    R..D    [f000:287e]   IO: outb 00ea <= 9c
1bad.1bb1    RH..    [f000:287e]   IO: outb 0cfc <= 01
1bad.1bb2    R..D    [f000:287e]   IO: outb 00ed <= 01
1bad.1bb3    R..D    [f000:287e]   IO: outb 00eb <= 01
1bad.1bb4    R.Q.    [f000:335e]   MEM:  readw 000f335f => 3364
1bad.1bb5    R.Q.    [f000:3f2d]   MEM:  readw 000f3f37 => 3f3c
1bb6.1bb7    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
1bb6.1bb8    R..D    [f000:2860]   IO: outb 00ea <= d4
1bb6.1bb9    R..D    [f000:2860]   IO: outb 00ee <= d4
1bb6.1bba    RH..    [f000:2860]   IO:  inb 0cfd => a0
1bb6.1bbb    R..D    [f000:2860]   IO: outb 00eb <= a0
1bb6.1bbc    R..D    [f000:2860]   IO: outb 00ef <= a0
1bbd.1bbe    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
1bbd.1bbf    R..D    [f000:287e]   IO: outb 00ec <= d4
1bbd.1bc0    R..D    [f000:287e]   IO: outb 00ea <= d4
1bbd.1bc1    RH..    [f000:287e]   IO: outb 0cfd <= aa
1bbd.1bc2    R..D    [f000:287e]   IO: outb 00ed <= aa
1bbd.1bc3    R..D    [f000:287e]   IO: outb 00eb <= aa
1bbd.1bc4    R.Q.    [f000:3f61]   MEM:  readw 000f3f6b => 3f70
1bc5.1bc6    RH..    [f000:2860]   IO: outl 0cf8 <= 800003d4
1bc5.1bc7    R..D    [f000:2860]   IO: outb 00ea <= d4
1bc5.1bc8    R..D    [f000:2860]   IO: outb 00ee <= d4
1bc5.1bc9    RH..    [f000:2860]   IO:  inb 0cfe => a8
1bc5.1bca    R..D    [f000:2860]   IO: outb 00eb <= a8
1bc5.1bcb    R..D    [f000:2860]   IO: outb 00ef <= a8
1bcc.1bcd    RH..    [f000:287e]   IO: outl 0cf8 <= 800003d4
1bcc.1bce    R..D    [f000:287e]   IO: outb 00ec <= d4
1bcc.1bcf    R..D    [f000:287e]   IO: outb 00ea <= d4
1bcc.1bd0    RH..    [f000:287e]   IO: outb 0cfe <= aa
1bcc.1bd1    R..D    [f000:287e]   IO: outb 00ed <= aa
1bcc.1bd2    R..D    [f000:287e]   IO: outb 00eb <= aa
1bcc.1bd3    R.Q.    [f000:3366]   MEM:  readw 000f3367 => fcb0
1bcc.1bd4    R.Q.    [f000:3019]   MEM:  readw 000f3025 => 0342
1bd5.1bd6    RH..    [f000:3019]   IO: outb 0080 <= e5
1bd5.1bd7    R.Q.    [f000:3369]   MEM:  readw 000f336f => 3374
1bd8.1bd9    RH..    [f000:3369]   IO: outw 0098 <= c290
1bdb.1bdc    RH..    [f000:2860]   IO: outl 0cf8 <= 80000364
1bdb.1bdd    R..D    [f000:2860]   IO: outb 00ea <= 64
1bdb.1bde    R..D    [f000:2860]   IO: outb 00ee <= 64
1bdb.1bdf    RH..    [f000:2860]   IO:  inb 0cff => 00
1bdb.1be0    R..D    [f000:2860]   IO: outb 00eb <= 00
1bdb.1be1    R..D    [f000:2860]   IO: outb 00ef <= 00
1be2.1be3    RH..    [f000:7573]   IO: outb 0400 <= ff
1be2.1be4    RH..    [f000:7573]   IO: outb 0405 <= 00
1be2.1be5    R..D    [f000:7573]   IO: outb 00eb <= 00
1be2.1be6    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1be7    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1be8    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1be9    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bea    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1beb    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bec    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bed    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bee    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bef    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bf0    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bf1    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bf2    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bf3    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bf4    R..D    [f000:7584]   IO: outb 00eb <= 00
1be2.1bf5    RH..    [f000:758a]   IO:  inb 0400 => 00
1be2.1bf6    RH..    [f000:7591]   IO: outb 0404 <= a1
1be2.1bf7    RH..    [f000:7591]   IO: outb 0403 <= 0d
1be2.1bf8    RH..    [f000:7591]   IO: outb 0402 <= 48
1be2.1bf9    R..D    [f000:7591]   IO: outb 00eb <= 48
1be2.1bfa    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1bfb    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1bfc    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1bfd    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1bfe    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1bff    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c00    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c01    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c02    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c03    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c04    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c05    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c06    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c07    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c08    R..D    [f000:75a8]   IO: outb 00eb <= 48
1be2.1c09    RH..    [f000:75ae]   IO:  inb 0400 => 42
1be2.1c0a    RH..    [f000:75bd]   IO:  inb 0405 => 08
1be2.1c0b    RH..    [f000:75bd]   IO: outb 0405 <= ff
1c0d.1c0e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000644
1c0d.1c0f    R..D    [f000:287e]   IO: outb 00ec <= 44
1c0d.1c10    R..D    [f000:287e]   IO: outb 00ea <= 44
1c0d.1c11    RH..    [f000:287e]   IO: outb 0cff <= 00
1c0d.1c12    R..D    [f000:287e]   IO: outb 00ed <= 00
1c0d.1c13    R..D    [f000:287e]   IO: outb 00eb <= 00
1c0d.1c14    R.Q.    [f000:3376]   MEM:  readw 000f3377 => c291
1c0d.1c15    R.Q.    [f000:3376]   MEM:  readw 000f337d => 3382
1c16.1c17    RH..    [f000:3376]   IO: outw 0098 <= c291
1c16.1c18    R.Q.    [f000:5399]   MEM:  readl 000f539e => 00200220
1c16.1c19    R.Q.    [f000:5399]   MEM:  readw 000f53a7 => 53ac
1c1a.1c1b    RH..    [f000:763f]   IO: outb 0074 <= 0e
1c1a.1c1c    RH..    [f000:763f]   IO:  inb 0075 => 00
1c1a.1c1d    RH..    [f000:7663]   IO: outb 0074 <= 93
1c1a.1c1e    RH..    [f000:7663]   IO:  inb 0075 => b0
1c1a.1c1f    R.Q.    [f000:3384]   MEM:  readw 000f3385 => c292
1c1a.1c20    R.Q.    [f000:3384]   MEM:  readw 000f338b => 3390
1c21.1c22    RH..    [f000:3384]   IO: outw 0098 <= c292
1c21.1c23    R.Q.    [f000:5405]   MEM:  readl 000f540d => e0000000
1c21.1c24    R.Q.    [f000:5419]   MEM:  readl 000f541e => 20000000
1c21.1c25    R.Q.    [f000:5424]   MEM:  readl 000f5429 => 40000000
1c21.1c26    R.Q.    [f000:543a]   MEM:  readl 000f543f => 80000000
1c21.1c27    R.Q.    [f000:5445]   MEM:  readl 000f544a => a0000000
1c21.1c28    R.Q.    [f000:545d]   MEM:  readl 000f546b => 00300000
1c21.1c29    R.Q.    [f000:545d]   MEM:  readw 000f5471 => 00e8
1c21.1c2a    R.Q.    [f000:5473]   MEM:  readw 000f5481 => 2a31
1c21.1c2b    R.Q.    [f000:5473]   MEM:  readw 000f548d => 5492
1c2c.1c2d    RH..    [f000:7573]   IO: outb 0400 <= ff
1c2c.1c2e    RH..    [f000:7573]   IO: outb 0405 <= 00
1c2c.1c2f    R..D    [f000:7573]   IO: outb 00eb <= 00
1c2c.1c30    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c31    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c32    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c33    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c34    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c35    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c36    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c37    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c38    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c39    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c3a    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c3b    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c3c    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c3d    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c3e    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c3f    RH..    [f000:758a]   IO:  inb 0400 => 00
1c2c.1c40    RH..    [f000:7595]   IO: outb 0404 <= a1
1c2c.1c41    RH..    [f000:7595]   IO: outb 0403 <= 12
1c2c.1c42    RH..    [f000:7595]   IO: outb 0402 <= 48
1c2c.1c43    R..D    [f000:7595]   IO: outb 00eb <= 48
1c2c.1c44    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c45    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c46    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c47    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c48    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c49    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c4a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c4b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c4c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c4d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c4e    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c4f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c50    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c51    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c52    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c53    RH..    [f000:75ae]   IO:  inb 0400 => 42
1c2c.1c54    RH..    [f000:75b5]   IO:  inb 0405 => 70
1c2c.1c55    RH..    [f000:75b5]   IO: outb 0405 <= ff
1c2c.1c56    R.Q.    [f000:5494]   MEM:  readl 000f54a5 => 00080000
1c2c.1c57    R.Q.    [f000:54c8]   MEM:  readw 000f54e7 => 54ec
1c2c.1c58    RH..    [f000:7573]   IO: outb 0400 <= ff
1c2c.1c59    RH..    [f000:7573]   IO: outb 0405 <= 00
1c2c.1c5a    R..D    [f000:7573]   IO: outb 00eb <= 00
1c2c.1c5b    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c5c    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c5d    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c5e    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c5f    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c60    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c61    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c62    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c63    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c64    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c65    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c66    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c67    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c68    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c69    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c6a    RH..    [f000:758a]   IO:  inb 0400 => 00
1c2c.1c6b    RH..    [f000:7591]   IO: outb 0404 <= a1
1c2c.1c6c    RH..    [f000:7591]   IO: outb 0403 <= 17
1c2c.1c6d    RH..    [f000:7591]   IO: outb 0402 <= 48
1c2c.1c6e    R..D    [f000:7591]   IO: outb 00eb <= 48
1c2c.1c6f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c70    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c71    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c72    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c73    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c74    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c75    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c76    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c77    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c78    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c79    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c7a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c7b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c7c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c7d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c7e    RH..    [f000:75ae]   IO:  inb 0400 => 42
1c2c.1c7f    RH..    [f000:75bd]   IO:  inb 0405 => 30
1c2c.1c80    RH..    [f000:75bd]   IO: outb 0405 <= ff
1c2c.1c81    R.Q.    [f000:5510]   MEM:  readw 000f552d => 5532
1c2c.1c82    RH..    [f000:7573]   IO: outb 0400 <= ff
1c2c.1c83    RH..    [f000:7573]   IO: outb 0405 <= 00
1c2c.1c84    R..D    [f000:7573]   IO: outb 00eb <= 00
1c2c.1c85    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c86    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c87    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c88    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c89    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c8a    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c8b    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c8c    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c8d    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c8e    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c8f    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c90    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c91    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c92    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c93    R..D    [f000:7584]   IO: outb 00eb <= 00
1c2c.1c94    RH..    [f000:758a]   IO:  inb 0400 => 00
1c2c.1c95    RH..    [f000:7595]   IO: outb 0404 <= a1
1c2c.1c96    RH..    [f000:7595]   IO: outb 0403 <= 19
1c2c.1c97    RH..    [f000:7595]   IO: outb 0402 <= 48
1c2c.1c98    R..D    [f000:7595]   IO: outb 00eb <= 48
1c2c.1c99    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c9a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c9b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c9c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c9d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c9e    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1c9f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca0    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca1    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca2    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca3    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca4    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca5    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca6    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca7    R..D    [f000:75a8]   IO: outb 00eb <= 48
1c2c.1ca8    RH..    [f000:75ae]   IO:  inb 0400 => 42
1c2c.1ca9    RH..    [f000:75b5]   IO:  inb 0405 => 3d
1c2c.1caa    RH..    [f000:75b5]   IO: outb 0405 <= ff
1c2c.1cab    R.Q.    [f000:5564]   MEM:  readw 000f5565 => 0362
1c2c.1cac    R.Q.    [f000:5564]   MEM:  readw 000f556d => 5572
1cae.1caf    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
1cae.1cb0    R..D    [f000:2860]   IO: outb 00ea <= 60
1cae.1cb1    R..D    [f000:2860]   IO: outb 00ee <= 60
1cae.1cb2    RH..    [f000:2860]   IO:  inb 0cfe => fa
1cae.1cb3    R..D    [f000:2860]   IO: outb 00eb <= fa
1cae.1cb4    R..D    [f000:2860]   IO: outb 00ef <= fa
1cae.1cb5    R.Q.    [f000:5574]   MEM:  readw 000f5581 => 5586
1cb6.1cb7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
1cb6.1cb8    R..D    [f000:287e]   IO: outb 00ec <= 60
1cb6.1cb9    R..D    [f000:287e]   IO: outb 00ea <= 60
1cb6.1cba    RH..    [f000:287e]   IO: outb 0cfe <= fb
1cb6.1cbb    R..D    [f000:287e]   IO: outb 00ed <= fb
1cb6.1cbc    R..D    [f000:287e]   IO: outb 00eb <= fb
1cb6.1cbd    R.Q.    [f000:5588]   MEM:  readl 000f559a => fff8ffff
1cb6.1cbe    R.Q.    [f000:3392]   MEM:  readw 000f3393 => c293
1cb6.1cbf    R.Q.    [f000:3392]   MEM:  readw 000f3399 => 339e
1cc0.1cc1    RH..    [f000:3392]   IO: outw 0098 <= c293
1cc0.1cc2    R.Q.    [f000:55de]   MEM:  readl 000f55ee => 00300000
1cc0.1cc3    R.Q.    [f000:55f4]   MEM:  readw 000f5609 => 560e
1cc4.1cc5    RH..    [f000:7573]   IO: outb 0400 <= ff
1cc4.1cc6    RH..    [f000:7573]   IO: outb 0405 <= 00
1cc4.1cc7    R..D    [f000:7573]   IO: outb 00eb <= 00
1cc4.1cc8    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cc9    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cca    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1ccb    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1ccc    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1ccd    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cce    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1ccf    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cd0    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cd1    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cd2    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cd3    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cd4    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cd5    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cd6    R..D    [f000:7584]   IO: outb 00eb <= 00
1cc4.1cd7    RH..    [f000:758a]   IO:  inb 0400 => 00
1cc4.1cd8    RH..    [f000:7591]   IO: outb 0404 <= a1
1cc4.1cd9    RH..    [f000:7591]   IO: outb 0403 <= 11
1cc4.1cda    RH..    [f000:7591]   IO: outb 0402 <= 48
1cc4.1cdb    R..D    [f000:7591]   IO: outb 00eb <= 48
1cc4.1cdc    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1cdd    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1cde    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1cdf    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce0    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce1    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce2    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce3    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce4    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce5    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce6    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce7    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce8    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ce9    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1cea    R..D    [f000:75a8]   IO: outb 00eb <= 48
1cc4.1ceb    RH..    [f000:75ae]   IO:  inb 0400 => 42
1cc4.1cec    RH..    [f000:75bd]   IO:  inb 0405 => 08
1cc4.1ced    RH..    [f000:75bd]   IO: outb 0405 <= ff
1cc4.1cee    R.Q.    [f000:55e0]   MEM:  readl 000f55ee => 00300000
1cc4.1cef    R.Q.    [f000:5630]   MEM:  readw 000f5635 => 00c0
1cc4.1cf0    R.Q.    [f000:5644]   MEM:  readw 000f5645 => 0369
1cc4.1cf1    R.Q.    [f000:5644]   MEM:  readw 000f564d => 5652
1cf3.1cf4    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
1cf3.1cf5    R..D    [f000:2860]   IO: outb 00ea <= 68
1cf3.1cf6    R..D    [f000:2860]   IO: outb 00ee <= 68
1cf3.1cf7    RH..    [f000:2860]   IO:  inb 0cfd => 8a
1cf3.1cf8    R..D    [f000:2860]   IO: outb 00eb <= 8a
1cf3.1cf9    R..D    [f000:2860]   IO: outb 00ef <= 8a
1cf3.1cfa    R.Q.    [f000:5654]   MEM:  readw 000f5661 => 5666
1cfb.1cfc    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
1cfb.1cfd    R..D    [f000:287e]   IO: outb 00ec <= 68
1cfb.1cfe    R..D    [f000:287e]   IO: outb 00ea <= 68
1cfb.1cff    RH..    [f000:287e]   IO: outb 0cfd <= ca
1cfb.1d00    R..D    [f000:287e]   IO: outb 00ed <= ca
1cfb.1d01    R..D    [f000:287e]   IO: outb 00eb <= ca
1cfb.1d02    R.Q.    [f000:33a0]   MEM:  readw 000f33a1 => c294
1cfb.1d03    R.Q.    [f000:33a0]   MEM:  readw 000f33a7 => 33ac
1d04.1d05    RH..    [f000:33a0]   IO: outw 0098 <= c294
1d04.1d06    R.Q.    [f000:56a5]   MEM:  readl 000f56b5 => 00300000
1d04.1d07    R.Q.    [f000:56bb]   MEM:  readw 000f56c5 => 2a31
1d04.1d08    R.Q.    [f000:56bb]   MEM:  readw 000f56d1 => 56d6
1d09.1d0a    RH..    [f000:7573]   IO: outb 0400 <= ff
1d09.1d0b    RH..    [f000:7573]   IO: outb 0405 <= 00
1d09.1d0c    R..D    [f000:7573]   IO: outb 00eb <= 00
1d09.1d0d    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d0e    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d0f    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d10    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d11    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d12    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d13    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d14    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d15    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d16    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d17    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d18    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d19    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d1a    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d1b    R..D    [f000:7584]   IO: outb 00eb <= 00
1d09.1d1c    RH..    [f000:758a]   IO:  inb 0400 => 00
1d09.1d1d    RH..    [f000:7595]   IO: outb 0404 <= a1
1d09.1d1e    RH..    [f000:7595]   IO: outb 0403 <= 1b
1d09.1d1f    RH..    [f000:7595]   IO: outb 0402 <= 48
1d09.1d20    R..D    [f000:7595]   IO: outb 00eb <= 48
1d09.1d21    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d22    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d23    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d24    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d25    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d26    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d27    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d28    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d29    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d2a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d2b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d2c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d2d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d2e    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d2f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d09.1d30    RH..    [f000:75ae]   IO:  inb 0400 => 42
1d09.1d31    RH..    [f000:75b5]   IO:  inb 0405 => 3c
1d09.1d32    RH..    [f000:75b5]   IO: outb 0405 <= ff
1d09.1d33    R.Q.    [f000:56a7]   MEM:  readl 000f56b5 => 00300000
1d09.1d34    R.Q.    [f000:56ef]   MEM:  readw 000f56f5 => 56fa
1d09.1d35    R.Q.    [f000:7511]   MEM:  readl 000f7517 => e0000000
1d09.1d36    R.Q.    [f000:752e]   MEM:  readl 000f7533 => 40000000
1d09.1d37    R.Q.    [f000:7539]   MEM:  readl 000f753e => 60000000
1d09.1d38    R.Q.    [f000:7544]   MEM:  readl 000f7549 => 80000000
1d09.1d39    R.Q.    [f000:56fc]   MEM:  readw 000f5701 => 2f5e
1d09.1d3a    R.Q.    [f000:56fc]   MEM:  readw 000f5709 => 570e
1d09.1d3b    R.Q.    [f000:5710]   MEM:  readw 000f5715 => 0364
1d09.1d3c    R.Q.    [f000:5710]   MEM:  readw 000f571d => 5722
1d3e.1d3f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000364
1d3e.1d40    R..D    [f000:2860]   IO: outb 00ea <= 64
1d3e.1d41    R..D    [f000:2860]   IO: outb 00ee <= 64
1d3e.1d42    RH..    [f000:2860]   IO:  inb 0cfc => 88
1d3e.1d43    R..D    [f000:2860]   IO: outb 00eb <= 88
1d3e.1d44    R..D    [f000:2860]   IO: outb 00ef <= 88
1d3e.1d45    R.Q.    [f000:5724]   MEM:  readw 000f5731 => 5736
1d46.1d47    RH..    [f000:287e]   IO: outl 0cf8 <= 80000364
1d46.1d48    R..D    [f000:287e]   IO: outb 00ec <= 64
1d46.1d49    R..D    [f000:287e]   IO: outb 00ea <= 64
1d46.1d4a    RH..    [f000:287e]   IO: outb 0cfc <= 86
1d46.1d4b    R..D    [f000:287e]   IO: outb 00ed <= 86
1d46.1d4c    R..D    [f000:287e]   IO: outb 00eb <= 86
1d46.1d4d    R.Q.    [f000:33ae]   MEM:  readw 000f33af => c295
1d46.1d4e    R.Q.    [f000:33ae]   MEM:  readw 000f33b5 => 33ba
1d4f.1d50    RH..    [f000:33ae]   IO: outw 0098 <= c295
1d4f.1d51    R.Q.    [f000:5796]   MEM:  readw 000f57ab => 57b0
1d52.1d53    RH..    [f000:7573]   IO: outb 0400 <= ff
1d52.1d54    RH..    [f000:7573]   IO: outb 0405 <= 00
1d52.1d55    R..D    [f000:7573]   IO: outb 00eb <= 00
1d52.1d56    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d57    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d58    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d59    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d5a    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d5b    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d5c    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d5d    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d5e    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d5f    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d60    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d61    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d62    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d63    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d64    R..D    [f000:7584]   IO: outb 00eb <= 00
1d52.1d65    RH..    [f000:758a]   IO:  inb 0400 => 00
1d52.1d66    RH..    [f000:7591]   IO: outb 0404 <= a1
1d52.1d67    RH..    [f000:7591]   IO: outb 0403 <= 1d
1d52.1d68    RH..    [f000:7591]   IO: outb 0402 <= 48
1d52.1d69    R..D    [f000:7591]   IO: outb 00eb <= 48
1d52.1d6a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d6b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d6c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d6d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d6e    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d6f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d70    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d71    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d72    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d73    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d74    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d75    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d76    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d77    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d78    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d52.1d79    RH..    [f000:75ae]   IO:  inb 0400 => 42
1d52.1d7a    RH..    [f000:75bd]   IO:  inb 0405 => 3c
1d52.1d7b    RH..    [f000:75bd]   IO: outb 0405 <= ff
1d52.1d7c    R.Q.    [f000:57c9]   MEM:  readw 000f57cf => 57d4
1d52.1d7d    R.Q.    [f000:57d6]   MEM:  readw 000f57db => 2f68
1d52.1d7e    R.Q.    [f000:57d6]   MEM:  readw 000f57e3 => 57e8
1d52.1d7f    R.Q.    [f000:57ea]   MEM:  readw 000f57ef => 0364
1d52.1d80    R.Q.    [f000:57ea]   MEM:  readw 000f57f7 => 57fc
1d82.1d83    RH..    [f000:2860]   IO: outl 0cf8 <= 80000364
1d82.1d84    R..D    [f000:2860]   IO: outb 00ea <= 64
1d82.1d85    R..D    [f000:2860]   IO: outb 00ee <= 64
1d82.1d86    RH..    [f000:2860]   IO:  inb 0cfc => 86
1d82.1d87    R..D    [f000:2860]   IO: outb 00eb <= 86
1d82.1d88    R..D    [f000:2860]   IO: outb 00ef <= 86
1d82.1d89    R.Q.    [f000:57fe]   MEM:  readl 000f5809 => 10000000
1d82.1d8a    R.Q.    [f000:581b]   MEM:  readw 000f5821 => 5826
1d8b.1d8c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000364
1d8b.1d8d    R..D    [f000:287e]   IO: outb 00ec <= 64
1d8b.1d8e    R..D    [f000:287e]   IO: outb 00ea <= 64
1d8b.1d8f    RH..    [f000:287e]   IO: outb 0cfc <= 66
1d8b.1d90    R..D    [f000:287e]   IO: outb 00ed <= 66
1d8b.1d91    R..D    [f000:287e]   IO: outb 00eb <= 66
1d8b.1d92    R.Q.    [f000:33bc]   MEM:  readw 000f33bd => c296
1d8b.1d93    R.Q.    [f000:33bc]   MEM:  readw 000f33c3 => 33c8
1d94.1d95    RH..    [f000:33bc]   IO: outw 0098 <= c296
1d94.1d96    R.Q.    [f000:587e]   MEM:  readw 000f5893 => 5898
1d97.1d98    RH..    [f000:7573]   IO: outb 0400 <= ff
1d97.1d99    RH..    [f000:7573]   IO: outb 0405 <= 00
1d97.1d9a    R..D    [f000:7573]   IO: outb 00eb <= 00
1d97.1d9b    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1d9c    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1d9d    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1d9e    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1d9f    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da0    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da1    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da2    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da3    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da4    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da5    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da6    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da7    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da8    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1da9    R..D    [f000:7584]   IO: outb 00eb <= 00
1d97.1daa    RH..    [f000:758a]   IO:  inb 0400 => 00
1d97.1dab    RH..    [f000:7595]   IO: outb 0404 <= a1
1d97.1dac    RH..    [f000:7595]   IO: outb 0403 <= 1e
1d97.1dad    RH..    [f000:7595]   IO: outb 0402 <= 48
1d97.1dae    R..D    [f000:7595]   IO: outb 00eb <= 48
1d97.1daf    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db0    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db1    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db2    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db3    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db4    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db5    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db6    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db7    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db8    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1db9    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1dba    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1dbb    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1dbc    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1dbd    R..D    [f000:75a8]   IO: outb 00eb <= 48
1d97.1dbe    RH..    [f000:75ae]   IO:  inb 0400 => 42
1d97.1dbf    RH..    [f000:75b5]   IO:  inb 0405 => 2d
1d97.1dc0    RH..    [f000:75b5]   IO: outb 0405 <= ff
1d97.1dc1    R.Q.    [f000:58b1]   MEM:  readw 000f58b9 => 58be
1d97.1dc2    R.Q.    [f000:58c0]   MEM:  readw 000f58c5 => 2f98
1d97.1dc3    R.Q.    [f000:58c0]   MEM:  readw 000f58cd => 58d2
1d97.1dc4    R.Q.    [f000:58d4]   MEM:  readw 000f58d9 => 0362
1d97.1dc5    R.Q.    [f000:58d4]   MEM:  readw 000f58e1 => 58e6
1dc7.1dc8    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
1dc7.1dc9    R..D    [f000:2860]   IO: outb 00ea <= 60
1dc7.1dca    R..D    [f000:2860]   IO: outb 00ee <= 60
1dc7.1dcb    RH..    [f000:2860]   IO:  inb 0cfe => fb
1dc7.1dcc    R..D    [f000:2860]   IO: outb 00eb <= fb
1dc7.1dcd    R..D    [f000:2860]   IO: outb 00ef <= fb
1dc7.1dce    R.Q.    [f000:58e8]   MEM:  readw 000f58f5 => 58fa
1dcf.1dd0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
1dcf.1dd1    R..D    [f000:287e]   IO: outb 00ec <= 60
1dcf.1dd2    R..D    [f000:287e]   IO: outb 00ea <= 60
1dcf.1dd3    RH..    [f000:287e]   IO: outb 0cfe <= ab
1dcf.1dd4    R..D    [f000:287e]   IO: outb 00ed <= ab
1dcf.1dd5    R..D    [f000:287e]   IO: outb 00eb <= ab
1dcf.1dd6    R.Q.    [f000:33ca]   MEM:  readw 000f33cb => c297
1dcf.1dd7    R.Q.    [f000:33ca]   MEM:  readw 000f33d5 => 33da
1dd8.1dd9    RH..    [f000:33ca]   IO: outw 0098 <= c297
1dd8.1dda    RH..    [f000:33ca]   IO: outw 0098 <= c298
1dd8.1ddb    R.Q.    [f000:5a32]   MEM:  readl 000f5a42 => 00300000
1dd8.1ddc    R.Q.    [f000:5a48]   MEM:  readw 000f5a5d => 5a62
1ddd.1dde    RH..    [f000:7573]   IO: outb 0400 <= ff
1ddd.1ddf    RH..    [f000:7573]   IO: outb 0405 <= 00
1ddd.1de0    R..D    [f000:7573]   IO: outb 00eb <= 00
1ddd.1de1    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1de2    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1de3    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1de4    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1de5    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1de6    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1de7    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1de8    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1de9    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1dea    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1deb    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1dec    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1ded    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1dee    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1def    R..D    [f000:7584]   IO: outb 00eb <= 00
1ddd.1df0    RH..    [f000:758a]   IO:  inb 0400 => 00
1ddd.1df1    RH..    [f000:7591]   IO: outb 0404 <= a1
1ddd.1df2    RH..    [f000:7591]   IO: outb 0403 <= 1c
1ddd.1df3    RH..    [f000:7591]   IO: outb 0402 <= 48
1ddd.1df4    R..D    [f000:7591]   IO: outb 00eb <= 48
1ddd.1df5    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1df6    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1df7    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1df8    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1df9    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1dfa    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1dfb    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1dfc    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1dfd    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1dfe    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1dff    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1e00    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1e01    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1e02    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1e03    R..D    [f000:75a8]   IO: outb 00eb <= 48
1ddd.1e04    RH..    [f000:75ae]   IO:  inb 0400 => 42
1ddd.1e05    RH..    [f000:75bd]   IO:  inb 0405 => 1e
1ddd.1e06    RH..    [f000:75bd]   IO: outb 0405 <= ff
1ddd.1e07    R.Q.    [f000:5a34]   MEM:  readl 000f5a42 => 00300000
1ddd.1e08    R.Q.    [f000:5a7b]   MEM:  readw 000f5a81 => 5a86
1ddd.1e09    R.Q.    [f000:5a88]   MEM:  readw 000f5a8d => 2f72
1ddd.1e0a    R.Q.    [f000:5a88]   MEM:  readw 000f5a95 => 5a9a
1ddd.1e0b    R.Q.    [f000:5a9c]   MEM:  readw 000f5aa1 => 0361
1ddd.1e0c    R.Q.    [f000:5a9c]   MEM:  readw 000f5aa9 => 5aae
1e0e.1e0f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
1e0e.1e10    R..D    [f000:2860]   IO: outb 00ea <= 60
1e0e.1e11    R..D    [f000:2860]   IO: outb 00ee <= 60
1e0e.1e12    RH..    [f000:2860]   IO:  inb 0cfd => ff
1e0e.1e13    R..D    [f000:2860]   IO: outb 00eb <= ff
1e0e.1e14    R..D    [f000:2860]   IO: outb 00ef <= ff
1e0e.1e15    R.Q.    [f000:5ab0]   MEM:  readw 000f5abd => 5ac2
1e16.1e17    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
1e16.1e18    R..D    [f000:287e]   IO: outb 00ec <= 60
1e16.1e19    R..D    [f000:287e]   IO: outb 00ea <= 60
1e16.1e1a    RH..    [f000:287e]   IO: outb 0cfd <= 7f
1e16.1e1b    R..D    [f000:287e]   IO: outb 00ed <= 7f
1e16.1e1c    R..D    [f000:287e]   IO: outb 00eb <= 7f
1e16.1e1d    R.Q.    [f000:33dc]   MEM:  readw 000f33dd => c299
1e16.1e1e    R.Q.    [f000:33dc]   MEM:  readw 000f33e3 => 33e8
1e1f.1e20    RH..    [f000:33dc]   IO: outw 0098 <= c299
1e1f.1e21    R.Q.    [f000:5b02]   MEM:  readl 000f5b05 => 00080000
1e1f.1e22    R.Q.    [f000:5b26]   MEM:  readw 000f5b3b => 5b40
1e23.1e24    RH..    [f000:7573]   IO: outb 0400 <= ff
1e23.1e25    RH..    [f000:7573]   IO: outb 0405 <= 00
1e23.1e26    R..D    [f000:7573]   IO: outb 00eb <= 00
1e23.1e27    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e28    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e29    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e2a    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e2b    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e2c    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e2d    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e2e    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e2f    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e30    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e31    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e32    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e33    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e34    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e35    R..D    [f000:7584]   IO: outb 00eb <= 00
1e23.1e36    RH..    [f000:758a]   IO:  inb 0400 => 00
1e23.1e37    RH..    [f000:7595]   IO: outb 0404 <= a1
1e23.1e38    RH..    [f000:7595]   IO: outb 0403 <= 26
1e23.1e39    RH..    [f000:7595]   IO: outb 0402 <= 48
1e23.1e3a    R..D    [f000:7595]   IO: outb 00eb <= 48
1e23.1e3b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e3c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e3d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e3e    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e3f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e40    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e41    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e42    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e43    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e44    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e45    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e46    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e47    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e48    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e49    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e23.1e4a    RH..    [f000:75ae]   IO:  inb 0400 => 42
1e23.1e4b    RH..    [f000:75b5]   IO:  inb 0405 => 1e
1e23.1e4c    RH..    [f000:75b5]   IO: outb 0405 <= ff
1e23.1e4d    R.Q.    [f000:5b59]   MEM:  readw 000f5b5f => 5b64
1e23.1e4e    R.Q.    [f000:5b66]   MEM:  readw 000f5b6b => 2f7a
1e23.1e4f    R.Q.    [f000:5b66]   MEM:  readw 000f5b73 => 5b78
1e23.1e50    R.Q.    [f000:5b7a]   MEM:  readw 000f5b7f => 0363
1e23.1e51    R.Q.    [f000:5b7a]   MEM:  readw 000f5b87 => 5b8c
1e53.1e54    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
1e53.1e55    R..D    [f000:2860]   IO: outb 00ea <= 60
1e53.1e56    R..D    [f000:2860]   IO: outb 00ee <= 60
1e53.1e57    RH..    [f000:2860]   IO:  inb 0cff => 8b
1e53.1e58    R..D    [f000:2860]   IO: outb 00eb <= 8b
1e53.1e59    R..D    [f000:2860]   IO: outb 00ef <= 8b
1e53.1e5a    R.Q.    [f000:5b8e]   MEM:  readw 000f5b9b => 5ba0
1e5b.1e5c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
1e5b.1e5d    R..D    [f000:287e]   IO: outb 00ec <= 60
1e5b.1e5e    R..D    [f000:287e]   IO: outb 00ea <= 60
1e5b.1e5f    RH..    [f000:287e]   IO: outb 0cff <= 8b
1e5b.1e60    R..D    [f000:287e]   IO: outb 00ed <= 8b
1e5b.1e61    R..D    [f000:287e]   IO: outb 00eb <= 8b
1e5b.1e62    R.Q.    [f000:33ea]   MEM:  readw 000f33eb => c29a
1e5b.1e63    R.Q.    [f000:33ea]   MEM:  readw 000f33f1 => 33f6
1e64.1e65    RH..    [f000:33ea]   IO: outw 0098 <= c29a
1e64.1e66    R.Q.    [f000:5be3]   MEM:  readl 000f5be6 => 00080000
1e64.1e67    R.Q.    [f000:5bf1]   MEM:  readl 000f5c01 => 00300000
1e64.1e68    R.Q.    [f000:5c07]   MEM:  readw 000f5c11 => 2a31
1e64.1e69    R.Q.    [f000:5c07]   MEM:  readw 000f5c1d => 5c22
1e6a.1e6b    RH..    [f000:7573]   IO: outb 0400 <= ff
1e6a.1e6c    RH..    [f000:7573]   IO: outb 0405 <= 00
1e6a.1e6d    R..D    [f000:7573]   IO: outb 00eb <= 00
1e6a.1e6e    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e6f    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e70    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e71    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e72    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e73    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e74    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e75    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e76    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e77    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e78    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e79    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e7a    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e7b    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e7c    R..D    [f000:7584]   IO: outb 00eb <= 00
1e6a.1e7d    RH..    [f000:758a]   IO:  inb 0400 => 00
1e6a.1e7e    RH..    [f000:7591]   IO: outb 0404 <= a1
1e6a.1e7f    RH..    [f000:7591]   IO: outb 0403 <= 25
1e6a.1e80    RH..    [f000:7591]   IO: outb 0402 <= 48
1e6a.1e81    R..D    [f000:7591]   IO: outb 00eb <= 48
1e6a.1e82    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e83    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e84    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e85    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e86    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e87    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e88    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e89    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e8a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e8b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e8c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e8d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e8e    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e8f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e90    R..D    [f000:75a8]   IO: outb 00eb <= 48
1e6a.1e91    RH..    [f000:75ae]   IO:  inb 0400 => 42
1e6a.1e92    RH..    [f000:75bd]   IO:  inb 0405 => 1e
1e6a.1e93    RH..    [f000:75bd]   IO: outb 0405 <= ff
1e6a.1e94    R.Q.    [f000:5bf3]   MEM:  readl 000f5c01 => 00300000
1e6a.1e95    R.Q.    [f000:5c3b]   MEM:  readw 000f5c41 => 5c46
1e6a.1e96    R.Q.    [f000:5c48]   MEM:  readw 000f5c4d => 2f7e
1e6a.1e97    R.Q.    [f000:5c48]   MEM:  readl 000f5c52 => 00080000
1e6a.1e98    R.Q.    [f000:5c58]   MEM:  readw 000f5c59 => 2f86
1e6a.1e99    R.Q.    [f000:5c58]   MEM:  readw 000f5c61 => 5c66
1e6a.1e9a    R.Q.    [f000:5c68]   MEM:  readw 000f5c6d => 0363
1e6a.1e9b    R.Q.    [f000:5c68]   MEM:  readw 000f5c75 => 5c7a
1e9d.1e9e    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
1e9d.1e9f    R..D    [f000:2860]   IO: outb 00ea <= 60
1e9d.1ea0    R..D    [f000:2860]   IO: outb 00ee <= 60
1e9d.1ea1    RH..    [f000:2860]   IO:  inb 0cff => 8b
1e9d.1ea2    R..D    [f000:2860]   IO: outb 00eb <= 8b
1e9d.1ea3    R..D    [f000:2860]   IO: outb 00ef <= 8b
1e9d.1ea4    R.Q.    [f000:5c7c]   MEM:  readw 000f5c89 => 5c8e
1ea5.1ea6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
1ea5.1ea7    R..D    [f000:287e]   IO: outb 00ec <= 60
1ea5.1ea8    R..D    [f000:287e]   IO: outb 00ea <= 60
1ea5.1ea9    RH..    [f000:287e]   IO: outb 0cff <= 89
1ea5.1eaa    R..D    [f000:287e]   IO: outb 00ed <= 89
1ea5.1eab    R..D    [f000:287e]   IO: outb 00eb <= 89
1ea5.1eac    R.Q.    [f000:33f8]   MEM:  readw 000f33f9 => 33fe
1ea5.1ead    R.Q.    [f000:5cd0]   MEM:  readl 000f5cd3 => 00080000
1ea5.1eae    R.Q.    [f000:5cde]   MEM:  readl 000f5cee => 00300000
1ea5.1eaf    R.Q.    [f000:5cf4]   MEM:  readw 000f5d09 => 5d0e
1eb0.1eb1    RH..    [f000:7573]   IO: outb 0400 <= ff
1eb0.1eb2    RH..    [f000:7573]   IO: outb 0405 <= 00
1eb0.1eb3    R..D    [f000:7573]   IO: outb 00eb <= 00
1eb0.1eb4    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1eb5    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1eb6    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1eb7    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1eb8    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1eb9    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1eba    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ebb    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ebc    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ebd    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ebe    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ebf    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ec0    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ec1    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ec2    R..D    [f000:7584]   IO: outb 00eb <= 00
1eb0.1ec3    RH..    [f000:758a]   IO:  inb 0400 => 00
1eb0.1ec4    RH..    [f000:7595]   IO: outb 0404 <= a1
1eb0.1ec5    RH..    [f000:7595]   IO: outb 0403 <= 24
1eb0.1ec6    RH..    [f000:7595]   IO: outb 0402 <= 48
1eb0.1ec7    R..D    [f000:7595]   IO: outb 00eb <= 48
1eb0.1ec8    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ec9    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1eca    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ecb    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ecc    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ecd    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ece    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ecf    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ed0    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ed1    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ed2    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ed3    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ed4    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ed5    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ed6    R..D    [f000:75a8]   IO: outb 00eb <= 48
1eb0.1ed7    RH..    [f000:75ae]   IO:  inb 0400 => 42
1eb0.1ed8    RH..    [f000:75b5]   IO:  inb 0405 => 3c
1eb0.1ed9    RH..    [f000:75b5]   IO: outb 0405 <= ff
1eb0.1eda    R.Q.    [f000:5ce0]   MEM:  readl 000f5cee => 00300000
1eb0.1edb    R.Q.    [f000:5d27]   MEM:  readw 000f5d2d => 5d32
1eb0.1edc    R.Q.    [f000:5d34]   MEM:  readw 000f5d39 => 2f8e
1eb0.1edd    R.Q.    [f000:5d34]   MEM:  readw 000f5d41 => 5d46
1eb0.1ede    R.Q.    [f000:5d48]   MEM:  readw 000f5d4d => 0363
1eb0.1edf    R.Q.    [f000:5d48]   MEM:  readw 000f5d55 => 5d5a
1ee1.1ee2    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
1ee1.1ee3    R..D    [f000:2860]   IO: outb 00ea <= 60
1ee1.1ee4    R..D    [f000:2860]   IO: outb 00ee <= 60
1ee1.1ee5    RH..    [f000:2860]   IO:  inb 0cff => 89
1ee1.1ee6    R..D    [f000:2860]   IO: outb 00eb <= 89
1ee1.1ee7    R..D    [f000:2860]   IO: outb 00ef <= 89
1ee1.1ee8    R.Q.    [f000:5d5c]   MEM:  readw 000f5d69 => 5d6e
1ee9.1eea    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
1ee9.1eeb    R..D    [f000:287e]   IO: outb 00ec <= 60
1ee9.1eec    R..D    [f000:287e]   IO: outb 00ea <= 60
1ee9.1eed    RH..    [f000:287e]   IO: outb 0cff <= 69
1ee9.1eee    R..D    [f000:287e]   IO: outb 00ed <= 69
1ee9.1eef    R..D    [f000:287e]   IO: outb 00eb <= 69
1ee9.1ef0    R.Q.    [f000:5d70]   MEM:  readw 000f5d75 => 0644
1ee9.1ef1    R.Q.    [f000:5d70]   MEM:  readw 000f5d81 => 5d86
1ef2.1ef3    RH..    [f000:287e]   IO: outl 0cf8 <= 80000644
1ef2.1ef4    R..D    [f000:287e]   IO: outb 00ec <= 44
1ef2.1ef5    R..D    [f000:287e]   IO: outb 00ea <= 44
1ef2.1ef6    RH..    [f000:287e]   IO: outb 0cfc <= 60
1ef2.1ef7    R..D    [f000:287e]   IO: outb 00ed <= 60
1ef2.1ef8    R..D    [f000:287e]   IO: outb 00eb <= 60
1ef2.1ef9    R.Q.    [f000:3400]   MEM:  readw 000f3401 => 3406
1ef2.1efa    R.Q.    [f000:3408]   MEM:  readw 000f340d => 3412
1ef2.1efb    R.Q.    [f000:6f2b]   MEM:  readw 000f6f39 => 6f3e
1efc.1efd    RH..    [f000:763f]   IO: outb 0074 <= 0e
1efc.1efe    RH..    [f000:763f]   IO:  inb 0075 => 00
1efc.1eff    RH..    [f000:7663]   IO: outb 0074 <= 9e
1efc.1f00    RH..    [f000:7663]   IO:  inb 0075 => 44
1efc.1f01    R.Q.    [f000:3414]   MEM:  readw 000f3415 => 341a
1efc.1f02    RH..    [f000:763f]   IO: outb 0074 <= 0e
1efc.1f03    RH..    [f000:763f]   IO:  inb 0075 => 00
1efc.1f04    RH..    [f000:7663]   IO: outb 0074 <= 93
1efc.1f05    RH..    [f000:7663]   IO:  inb 0075 => b0
1efc.1f06    R.Q.    [f000:341c]   MEM:  readw 000f341d => 3422
1efc.1f07    R.Q.    [f000:594d]   MEM:  readl 000f595d => 00300000
1efc.1f08    R.Q.    [f000:5963]   MEM:  readw 000f596d => 2a31
1efc.1f09    R.Q.    [f000:5963]   MEM:  readw 000f5979 => 597e
1f0a.1f0b    RH..    [f000:7573]   IO: outb 0400 <= ff
1f0a.1f0c    RH..    [f000:7573]   IO: outb 0405 <= 00
1f0a.1f0d    R..D    [f000:7573]   IO: outb 00eb <= 00
1f0a.1f0e    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f0f    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f10    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f11    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f12    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f13    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f14    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f15    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f16    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f17    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f18    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f19    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f1a    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f1b    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f1c    R..D    [f000:7584]   IO: outb 00eb <= 00
1f0a.1f1d    RH..    [f000:758a]   IO:  inb 0400 => 00
1f0a.1f1e    RH..    [f000:7591]   IO: outb 0404 <= a1
1f0a.1f1f    RH..    [f000:7591]   IO: outb 0403 <= 2a
1f0a.1f20    RH..    [f000:7591]   IO: outb 0402 <= 48
1f0a.1f21    R..D    [f000:7591]   IO: outb 00eb <= 48
1f0a.1f22    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f23    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f24    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f25    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f26    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f27    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f28    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f29    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f2a    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f2b    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f2c    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f2d    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f2e    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f2f    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f30    R..D    [f000:75a8]   IO: outb 00eb <= 48
1f0a.1f31    RH..    [f000:75ae]   IO:  inb 0400 => 42
1f0a.1f32    RH..    [f000:75bd]   IO:  inb 0405 => 7f
1f0a.1f33    RH..    [f000:75bd]   IO: outb 0405 <= ff
1f0a.1f34    R.Q.    [f000:594f]   MEM:  readl 000f595d => 00300000
1f0a.1f35    R.Q.    [f000:599d]   MEM:  readw 000f59a5 => 59aa
1f0a.1f36    R.Q.    [f000:59ac]   MEM:  readw 000f59b1 => 2f9c
1f0a.1f37    R.Q.    [f000:59ac]   MEM:  readl 000f59b6 => 00000200
1f0a.1f38    R.Q.    [f000:59bf]   MEM:  readw 000f59c5 => 59ca
1f0a.1f39    R.Q.    [f000:59cc]   MEM:  readw 000f59d1 => 0361
1f0a.1f3a    R.Q.    [f000:59cc]   MEM:  readw 000f59d9 => 59de
1f3c.1f3d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
1f3c.1f3e    R..D    [f000:2860]   IO: outb 00ea <= 60
1f3c.1f3f    R..D    [f000:2860]   IO: outb 00ee <= 60
1f3c.1f40    RH..    [f000:2860]   IO:  inb 0cfd => 7f
1f3c.1f41    R..D    [f000:2860]   IO: outb 00eb <= 7f
1f3c.1f42    R..D    [f000:2860]   IO: outb 00ef <= 7f
1f3c.1f43    R.Q.    [f000:59e0]   MEM:  readw 000f59ed => 59f2
1f44.1f45    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
1f44.1f46    R..D    [f000:287e]   IO: outb 00ec <= 60
1f44.1f47    R..D    [f000:287e]   IO: outb 00ea <= 60
1f44.1f48    RH..    [f000:287e]   IO: outb 0cfd <= 63
1f44.1f49    R..D    [f000:287e]   IO: outb 00ed <= 63
1f44.1f4a    R..D    [f000:287e]   IO: outb 00eb <= 63
1f44.1f4b    R.Q.    [f000:3424]   MEM:  readw 000f3425 => 342a
1f4c.1f4d    RH..    [f000:763f]   IO: outb 0074 <= 0e
1f4c.1f4e    RH..    [f000:763f]   IO:  inb 0075 => 00
1f4c.1f4f    RH..    [f000:7663]   IO: outb 0074 <= 9e
1f4c.1f50    RH..    [f000:7663]   IO:  inb 0075 => 44
1f52.1f53    RH..    [f000:2860]   IO: outl 0cf8 <= 80000378
1f52.1f54    R..D    [f000:2860]   IO: outb 00ea <= 78
1f52.1f55    R..D    [f000:2860]   IO: outb 00ee <= 78
1f52.1f56    RH..    [f000:2860]   IO:  inb 0cfc => 83
1f52.1f57    R..D    [f000:2860]   IO: outb 00eb <= 83
1f52.1f58    R..D    [f000:2860]   IO: outb 00ef <= 83
1f59.1f5a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
1f59.1f5b    R..D    [f000:287e]   IO: outb 00ec <= 78
1f59.1f5c    R..D    [f000:287e]   IO: outb 00ea <= 78
1f59.1f5d    RH..    [f000:287e]   IO: outb 0cfc <= 89
1f59.1f5e    R..D    [f000:287e]   IO: outb 00ed <= 89
1f59.1f5f    R..D    [f000:287e]   IO: outb 00eb <= 89
1f60.1f61    RH..    [f000:2860]   IO: outl 0cf8 <= 80000374
1f60.1f62    R..D    [f000:2860]   IO: outb 00ea <= 74
1f60.1f63    R..D    [f000:2860]   IO: outb 00ee <= 74
1f60.1f64    RH..    [f000:2860]   IO:  inb 0cfe => 46
1f60.1f65    R..D    [f000:2860]   IO: outb 00eb <= 46
1f60.1f66    R..D    [f000:2860]   IO: outb 00ef <= 46
1f67.1f68    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
1f67.1f69    R..D    [f000:287e]   IO: outb 00ec <= 74
1f67.1f6a    R..D    [f000:287e]   IO: outb 00ea <= 74
1f67.1f6b    RH..    [f000:287e]   IO: outb 0cfe <= c0
1f67.1f6c    R..D    [f000:287e]   IO: outb 00ed <= c0
1f67.1f6d    R..D    [f000:287e]   IO: outb 00eb <= c0
1f6e.1f6f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000374
1f6e.1f70    R..D    [f000:2860]   IO: outb 00ea <= 74
1f6e.1f71    R..D    [f000:2860]   IO: outb 00ee <= 74
1f6e.1f72    RH..    [f000:2860]   IO:  inb 0cfc => 07
1f6e.1f73    R..D    [f000:2860]   IO: outb 00eb <= 07
1f6e.1f74    R..D    [f000:2860]   IO: outb 00ef <= 07
1f75.1f76    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
1f75.1f77    R..D    [f000:287e]   IO: outb 00ec <= 74
1f75.1f78    R..D    [f000:287e]   IO: outb 00ea <= 74
1f75.1f79    RH..    [f000:287e]   IO: outb 0cfc <= 03
1f75.1f7a    R..D    [f000:287e]   IO: outb 00ed <= 03
1f75.1f7b    R..D    [f000:287e]   IO: outb 00eb <= 03
1f7c.1f7d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000374
1f7c.1f7e    R..D    [f000:2860]   IO: outb 00ea <= 74
1f7c.1f7f    R..D    [f000:2860]   IO: outb 00ee <= 74
1f7c.1f80    RH..    [f000:2860]   IO:  inb 0cfd => 07
1f7c.1f81    R..D    [f000:2860]   IO: outb 00eb <= 07
1f7c.1f82    R..D    [f000:2860]   IO: outb 00ef <= 07
1f83.1f84    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
1f83.1f85    R..D    [f000:287e]   IO: outb 00ec <= 74
1f83.1f86    R..D    [f000:287e]   IO: outb 00ea <= 74
1f83.1f87    RH..    [f000:287e]   IO: outb 0cfd <= 03
1f83.1f88    R..D    [f000:287e]   IO: outb 00ed <= 03
1f83.1f89    R..D    [f000:287e]   IO: outb 00eb <= 03
1f8a.1f8b    RH..    [f000:2860]   IO: outl 0cf8 <= 8000038c
1f8a.1f8c    R..D    [f000:2860]   IO: outb 00ea <= 8c
1f8a.1f8d    R..D    [f000:2860]   IO: outb 00ee <= 8c
1f8a.1f8e    RH..    [f000:2860]   IO:  inb 0cfc => 00
1f8a.1f8f    R..D    [f000:2860]   IO: outb 00eb <= 00
1f8a.1f90    R..D    [f000:2860]   IO: outb 00ef <= 00
1f91.1f92    RH..    [f000:287e]   IO: outl 0cf8 <= 8000038c
1f91.1f93    R..D    [f000:287e]   IO: outb 00ec <= 8c
1f91.1f94    R..D    [f000:287e]   IO: outb 00ea <= 8c
1f91.1f95    RH..    [f000:287e]   IO: outb 0cfc <= 03
1f91.1f96    R..D    [f000:287e]   IO: outb 00ed <= 03
1f91.1f97    R..D    [f000:287e]   IO: outb 00eb <= 03
1f91.1f98    R.Q.    [f000:342c]   MEM:  readw 000f342d => 3432
1f99.1f9a    RH..    [f000:287e]   IO: outl 0cf8 <= 800003ec
1f99.1f9b    R..D    [f000:287e]   IO: outb 00ec <= ec
1f99.1f9c    R..D    [f000:287e]   IO: outb 00ea <= ec
1f99.1f9d    RH..    [f000:287e]   IO: outb 0cfc <= 8c
1f99.1f9e    R..D    [f000:287e]   IO: outb 00ed <= 8c
1f99.1f9f    R..D    [f000:287e]   IO: outb 00eb <= 8c
1fa0.1fa1    RH..    [f000:287e]   IO: outl 0cf8 <= 800003ec
1fa0.1fa2    R..D    [f000:287e]   IO: outb 00ec <= ec
1fa0.1fa3    R..D    [f000:287e]   IO: outb 00ea <= ec
1fa0.1fa4    RH..    [f000:287e]   IO: outb 0cfe <= 00
1fa0.1fa5    R..D    [f000:287e]   IO: outb 00ed <= 00
1fa0.1fa6    R..D    [f000:287e]   IO: outb 00eb <= 00
1fa7.1fa8    RH..    [f000:287e]   IO: outl 0cf8 <= 800003ec
1fa7.1fa9    R..D    [f000:287e]   IO: outb 00ec <= ec
1fa7.1faa    R..D    [f000:287e]   IO: outb 00ea <= ec
1fa7.1fab    RH..    [f000:287e]   IO: outb 0cff <= 10
1fa7.1fac    R..D    [f000:287e]   IO: outb 00ed <= 10
1fa7.1fad    R..D    [f000:287e]   IO: outb 00eb <= 10
1fa7.1fae    R.Q.    [f000:3434]   MEM:  readw 000f3435 => 343a
1fa7.1faf    R.Q.    [f000:343c]   MEM:  readw 000f343f => 3444
1fb0.1fb1    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
1fb0.1fb2    R..D    [f000:2860]   IO: outb 00ea <= 90
1fb0.1fb3    R..D    [f000:2860]   IO: outb 00ee <= 90
1fb0.1fb4    RH..    [f000:2860]   IO:  inb 0cfd => 02
1fb0.1fb5    R..D    [f000:2860]   IO: outb 00eb <= 02
1fb0.1fb6    R..D    [f000:2860]   IO: outb 00ef <= 02
1fb7.1fb8    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
1fb7.1fb9    R..D    [f000:287e]   IO: outb 00ec <= 90
1fb7.1fba    R..D    [f000:287e]   IO: outb 00ea <= 90
1fb7.1fbb    RH..    [f000:287e]   IO: outb 0cfd <= 06
1fb7.1fbc    R..D    [f000:287e]   IO: outb 00ed <= 06
1fb7.1fbd    R..D    [f000:287e]   IO: outb 00eb <= 06
1fbe.1fbf    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
1fbe.1fc0    R..D    [f000:2860]   IO: outb 00ea <= 90
1fbe.1fc1    R..D    [f000:2860]   IO: outb 00ee <= 90
1fbe.1fc2    RH..    [f000:2860]   IO:  inb 0cfe => 02
1fbe.1fc3    R..D    [f000:2860]   IO: outb 00eb <= 02
1fbe.1fc4    R..D    [f000:2860]   IO: outb 00ef <= 02
1fc5.1fc6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
1fc5.1fc7    R..D    [f000:287e]   IO: outb 00ec <= 90
1fc5.1fc8    R..D    [f000:287e]   IO: outb 00ea <= 90
1fc5.1fc9    RH..    [f000:287e]   IO: outb 0cfe <= 05
1fc5.1fca    R..D    [f000:287e]   IO: outb 00ed <= 05
1fc5.1fcb    R..D    [f000:287e]   IO: outb 00eb <= 05
1fcc.1fcd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
1fcc.1fce    R..D    [f000:2860]   IO: outb 00ea <= 90
1fcc.1fcf    R..D    [f000:2860]   IO: outb 00ee <= 90
1fcc.1fd0    RH..    [f000:2860]   IO:  inb 0cff => 02
1fcc.1fd1    R..D    [f000:2860]   IO: outb 00eb <= 02
1fcc.1fd2    R..D    [f000:2860]   IO: outb 00ef <= 02
1fd3.1fd4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000390
1fd3.1fd5    R..D    [f000:287e]   IO: outb 00ec <= 90
1fd3.1fd6    R..D    [f000:287e]   IO: outb 00ea <= 90
1fd3.1fd7    RH..    [f000:287e]   IO: outb 0cff <= 06
1fd3.1fd8    R..D    [f000:287e]   IO: outb 00ed <= 06
1fd3.1fd9    R..D    [f000:287e]   IO: outb 00eb <= 06
1fda.1fdb    RH..    [f000:2860]   IO: outl 0cf8 <= 80000394
1fda.1fdc    R..D    [f000:2860]   IO: outb 00ea <= 94
1fda.1fdd    R..D    [f000:2860]   IO: outb 00ee <= 94
1fda.1fde    RH..    [f000:2860]   IO:  inb 0cfc => 00
1fda.1fdf    R..D    [f000:2860]   IO: outb 00eb <= 00
1fda.1fe0    R..D    [f000:2860]   IO: outb 00ef <= 00
1fe1.1fe2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000394
1fe1.1fe3    R..D    [f000:287e]   IO: outb 00ec <= 94
1fe1.1fe4    R..D    [f000:287e]   IO: outb 00ea <= 94
1fe1.1fe5    RH..    [f000:287e]   IO: outb 0cfc <= 00
1fe1.1fe6    R..D    [f000:287e]   IO: outb 00ed <= 00
1fe1.1fe7    R..D    [f000:287e]   IO: outb 00eb <= 00
1fe8.1fe9    RH..    [f000:2860]   IO: outl 0cf8 <= 80000378
1fe8.1fea    R..D    [f000:2860]   IO: outb 00ea <= 78
1fe8.1feb    R..D    [f000:2860]   IO: outb 00ee <= 78
1fe8.1fec    RH..    [f000:2860]   IO:  inb 0cff => 10
1fe8.1fed    R..D    [f000:2860]   IO: outb 00eb <= 10
1fe8.1fee    R..D    [f000:2860]   IO: outb 00ef <= 10
1fef.1ff0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
1fef.1ff1    R..D    [f000:287e]   IO: outb 00ec <= 78
1fef.1ff2    R..D    [f000:287e]   IO: outb 00ea <= 78
1fef.1ff3    RH..    [f000:287e]   IO: outb 0cff <= 30
1fef.1ff4    R..D    [f000:287e]   IO: outb 00ed <= 30
1fef.1ff5    R..D    [f000:287e]   IO: outb 00eb <= 30
1ff6.1ff7    RH..    [f000:2860]   IO: outl 0cf8 <= 80000378
1ff6.1ff8    R..D    [f000:2860]   IO: outb 00ea <= 78
1ff6.1ff9    R..D    [f000:2860]   IO: outb 00ee <= 78
1ff6.1ffa    RH..    [f000:2860]   IO:  inb 0cff => 30
1ff6.1ffb    R..D    [f000:2860]   IO: outb 00eb <= 30
1ff6.1ffc    R..D    [f000:2860]   IO: outb 00ef <= 30
1ffd.1ffe    RH..    [f000:287e]   IO: outl 0cf8 <= 80000378
1ffd.1fff    R..D    [f000:287e]   IO: outb 00ec <= 78
1ffd.2000    R..D    [f000:287e]   IO: outb 00ea <= 78
1ffd.2001    RH..    [f000:287e]   IO: outb 0cff <= 30
1ffd.2002    R..D    [f000:287e]   IO: outb 00ed <= 30
1ffd.2003    R..D    [f000:287e]   IO: outb 00eb <= 30
1ffd.2004    R.Q.    [f000:3446]   MEM:  readw 000f3447 => 344c
1ffd.2005    R.Q.    [f000:3af9]   MEM:  readl 000f3aff => e0000000
1ffd.2006    R.Q.    [f000:3af9]   MEM:  readw 000f3b0d => 039e
1ffd.2007    R.Q.    [f000:3af9]   MEM:  readw 000f3b15 => 3b1a
2008.2009    RH..    [f000:2860]   IO: outl 0cf8 <= 8000039c
2008.200a    R..D    [f000:2860]   IO: outb 00ea <= 9c
2008.200b    R..D    [f000:2860]   IO: outb 00ee <= 9c
2008.200c    RH..    [f000:2860]   IO:  inb 0cfe => b1
2008.200d    R..D    [f000:2860]   IO: outb 00eb <= b1
2008.200e    R..D    [f000:2860]   IO: outb 00ef <= b1
2008.200f    R.Q.    [f000:3b1c]   MEM:  readw 000f3b2b => 3b30
2010.2011    RH..    [f000:287e]   IO: outl 0cf8 <= 8000039c
2010.2012    R..D    [f000:287e]   IO: outb 00ec <= 9c
2010.2013    R..D    [f000:287e]   IO: outb 00ea <= 9c
2010.2014    RH..    [f000:287e]   IO: outb 0cfe <= a1
2010.2015    R..D    [f000:287e]   IO: outb 00ed <= a1
2010.2016    R..D    [f000:287e]   IO: outb 00eb <= a1
2010.2017    R.Q.    [f000:3b32]   MEM:  readw 000f3b37 => 2ccf
2010.2018    R.Q.    [f000:3b32]   MEM:  readw 000f3b41 => 3b46
2019.201a    RH..    [f000:2860]   IO: outl 0cf8 <= 8000039c
2019.201b    R..D    [f000:2860]   IO: outb 00ea <= 9c
2019.201c    R..D    [f000:2860]   IO: outb 00ee <= 9c
2019.201d    RH..    [f000:2860]   IO:  inb 0cff => 00
2019.201e    R..D    [f000:2860]   IO: outb 00eb <= 00
2019.201f    R..D    [f000:2860]   IO: outb 00ef <= 00
2019.2020    R.Q.    [f000:3b48]   MEM:  readw 000f3b57 => 3b5c
2021.2022    RH..    [f000:287e]   IO: outl 0cf8 <= 8000039c
2021.2023    R..D    [f000:287e]   IO: outb 00ec <= 9c
2021.2024    R..D    [f000:287e]   IO: outb 00ea <= 9c
2021.2025    RH..    [f000:287e]   IO: outb 0cff <= 11
2021.2026    R..D    [f000:287e]   IO: outb 00ed <= 11
2021.2027    R..D    [f000:287e]   IO: outb 00eb <= 11
2021.2028    R.Q.    [f000:344e]   MEM:  readw 000f344f => 3454
2029.202a    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
2029.202b    R..D    [f000:2860]   IO: outb 00ea <= 90
2029.202c    R..D    [f000:2860]   IO: outb 00ee <= 90
2029.202d    RH..    [f000:2860]   IO:  inb 0cfc => 85
2029.202e    R..D    [f000:2860]   IO: outb 00eb <= 85
2029.202f    R..D    [f000:2860]   IO: outb 00ef <= 85
2030.2031    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2030.2032    R..D    [f000:2860]   IO: outb 00ea <= 68
2030.2033    R..D    [f000:2860]   IO: outb 00ee <= 68
2030.2034    RH..    [f000:2860]   IO:  inb 0cfd => ca
2030.2035    R..D    [f000:2860]   IO: outb 00eb <= ca
2030.2036    R..D    [f000:2860]   IO: outb 00ef <= ca
2037.2038    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2037.2039    R..D    [f000:287e]   IO: outb 00ec <= 68
2037.203a    R..D    [f000:287e]   IO: outb 00ea <= 68
2037.203b    RH..    [f000:287e]   IO: outb 0cfd <= ca
2037.203c    R..D    [f000:287e]   IO: outb 00ed <= ca
2037.203d    R..D    [f000:287e]   IO: outb 00eb <= ca
203e.203f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000360
203e.2040    R..D    [f000:2860]   IO: outb 00ea <= 60
203e.2041    R..D    [f000:2860]   IO: outb 00ee <= 60
203e.2042    RH..    [f000:2860]   IO:  inb 0cfc => 00
203e.2043    R..D    [f000:2860]   IO: outb 00eb <= 00
203e.2044    R..D    [f000:2860]   IO: outb 00ef <= 00
2045.2046    RH..    [f000:287e]   IO: outl 0cf8 <= 80000360
2045.2047    R..D    [f000:287e]   IO: outb 00ec <= 60
2045.2048    R..D    [f000:287e]   IO: outb 00ea <= 60
2045.2049    RH..    [f000:287e]   IO: outb 0cfc <= 00
2045.204a    R..D    [f000:287e]   IO: outb 00ed <= 00
2045.204b    R..D    [f000:287e]   IO: outb 00eb <= 00
204c.204d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
204c.204e    R..D    [f000:2860]   IO: outb 00ea <= 68
204c.204f    R..D    [f000:2860]   IO: outb 00ee <= 68
204c.2050    RH..    [f000:2860]   IO:  inb 0cfc => 00
204c.2051    R..D    [f000:2860]   IO: outb 00eb <= 00
204c.2052    R..D    [f000:2860]   IO: outb 00ef <= 00
2053.2054    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2053.2055    R..D    [f000:287e]   IO: outb 00ec <= 68
2053.2056    R..D    [f000:287e]   IO: outb 00ea <= 68
2053.2057    RH..    [f000:287e]   IO: outb 0cfc <= 00
2053.2058    R..D    [f000:287e]   IO: outb 00ed <= 00
2053.2059    R..D    [f000:287e]   IO: outb 00eb <= 00
205a.205b    RH..    [f000:2860]   IO: outl 0cf8 <= 8000036c
205a.205c    R..D    [f000:2860]   IO: outb 00ea <= 6c
205a.205d    R..D    [f000:2860]   IO: outb 00ee <= 6c
205a.205e    RH..    [f000:2860]   IO:  inb 0cfe => 88
205a.205f    R..D    [f000:2860]   IO: outb 00eb <= 88
205a.2060    R..D    [f000:2860]   IO: outb 00ef <= 88
2061.2062    RH..    [f000:287e]   IO: outl 0cf8 <= 8000036c
2061.2063    R..D    [f000:287e]   IO: outb 00ec <= 6c
2061.2064    R..D    [f000:287e]   IO: outb 00ea <= 6c
2061.2065    RH..    [f000:287e]   IO: outb 0cfe <= 88
2061.2066    R..D    [f000:287e]   IO: outb 00ed <= 88
2061.2067    R..D    [f000:287e]   IO: outb 00eb <= 88
2068.2069    RH..    [f000:2860]   IO: outl 0cf8 <= 80000398
2068.206a    R..D    [f000:2860]   IO: outb 00ea <= 98
2068.206b    R..D    [f000:2860]   IO: outb 00ee <= 98
2068.206c    RH..    [f000:2860]   IO:  inb 0cfc => f8
2068.206d    R..D    [f000:2860]   IO: outb 00eb <= f8
2068.206e    R..D    [f000:2860]   IO: outb 00ef <= f8
206f.2070    RH..    [f000:287e]   IO: outl 0cf8 <= 80000398
206f.2071    R..D    [f000:287e]   IO: outb 00ec <= 98
206f.2072    R..D    [f000:287e]   IO: outb 00ea <= 98
206f.2073    RH..    [f000:287e]   IO: outb 0cfc <= f8
206f.2074    R..D    [f000:287e]   IO: outb 00ed <= f8
206f.2075    R..D    [f000:287e]   IO: outb 00eb <= f8
2076.2077    RH..    [f000:2860]   IO: outl 0cf8 <= 80000374
2076.2078    R..D    [f000:2860]   IO: outb 00ea <= 74
2076.2079    R..D    [f000:2860]   IO: outb 00ee <= 74
2076.207a    RH..    [f000:2860]   IO:  inb 0cfe => c0
2076.207b    R..D    [f000:2860]   IO: outb 00eb <= c0
2076.207c    R..D    [f000:2860]   IO: outb 00ef <= c0
207d.207e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
207d.207f    R..D    [f000:287e]   IO: outb 00ec <= 74
207d.2080    R..D    [f000:287e]   IO: outb 00ea <= 74
207d.2081    RH..    [f000:287e]   IO: outb 0cfe <= c0
207d.2082    R..D    [f000:287e]   IO: outb 00ed <= c0
207d.2083    R..D    [f000:287e]   IO: outb 00eb <= c0
2084.2085    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
2084.2086    R..D    [f000:2860]   IO: outb 00ea <= 54
2084.2087    R..D    [f000:2860]   IO: outb 00ee <= 54
2084.2088    RH..    [f000:2860]   IO:  inb 0cff => b9
2084.2089    R..D    [f000:2860]   IO: outb 00eb <= b9
2084.208a    R..D    [f000:2860]   IO: outb 00ef <= b9
208b.208c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
208b.208d    R..D    [f000:287e]   IO: outb 00ec <= 54
208b.208e    R..D    [f000:287e]   IO: outb 00ea <= 54
208b.208f    RH..    [f000:287e]   IO: outb 0cff <= b8
208b.2090    R..D    [f000:287e]   IO: outb 00ed <= b8
208b.2091    R..D    [f000:287e]   IO: outb 00eb <= b8
2092.2093    RH..    [f000:2860]   IO: outl 0cf8 <= 80000258
2092.2094    R..D    [f000:2860]   IO: outb 00ea <= 58
2092.2095    R..D    [f000:2860]   IO: outb 00ee <= 58
2092.2096    RH..    [f000:2860]   IO:  inb 0cfd => e0
2092.2097    R..D    [f000:2860]   IO: outb 00eb <= e0
2092.2098    R..D    [f000:2860]   IO: outb 00ef <= e0
2099.209a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000258
2099.209b    R..D    [f000:287e]   IO: outb 00ec <= 58
2099.209c    R..D    [f000:287e]   IO: outb 00ea <= 58
2099.209d    RH..    [f000:287e]   IO: outb 0cfd <= c0
2099.209e    R..D    [f000:287e]   IO: outb 00ed <= c0
2099.209f    R..D    [f000:287e]   IO: outb 00eb <= c0
20a0.20a1    RH..    [f000:2860]   IO: outl 0cf8 <= 80000390
20a0.20a2    R..D    [f000:2860]   IO: outb 00ea <= 90
20a0.20a3    R..D    [f000:2860]   IO: outb 00ee <= 90
20a0.20a4    RH..    [f000:2860]   IO:  inb 0cfc => 85
20a0.20a5    R..D    [f000:2860]   IO: outb 00eb <= 85
20a0.20a6    R..D    [f000:2860]   IO: outb 00ef <= 85
20a7.20a8    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
20a7.20a9    R..D    [f000:2860]   IO: outb 00ea <= 54
20a7.20aa    R..D    [f000:2860]   IO: outb 00ee <= 54
20a7.20ab    RH..    [f000:2860]   IO:  inb 0cfc => 7c
20a7.20ac    R..D    [f000:2860]   IO: outb 00eb <= 7c
20a7.20ad    R..D    [f000:2860]   IO: outb 00ef <= 7c
20ae.20af    RH..    [f000:2860]   IO: outl 0cf8 <= 80000254
20ae.20b0    R..D    [f000:2860]   IO: outb 00ea <= 54
20ae.20b1    R..D    [f000:2860]   IO: outb 00ee <= 54
20ae.20b2    RH..    [f000:2860]   IO:  inb 0cff => b8
20ae.20b3    R..D    [f000:2860]   IO: outb 00eb <= b8
20ae.20b4    R..D    [f000:2860]   IO: outb 00ef <= b8
20b5.20b6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000254
20b5.20b7    R..D    [f000:287e]   IO: outb 00ec <= 54
20b5.20b8    R..D    [f000:287e]   IO: outb 00ea <= 54
20b5.20b9    RH..    [f000:287e]   IO: outb 0cff <= b9
20b5.20ba    R..D    [f000:287e]   IO: outb 00ed <= b9
20b5.20bb    R..D    [f000:287e]   IO: outb 00eb <= b9
20bc.20bd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000258
20bc.20be    R..D    [f000:2860]   IO: outb 00ea <= 58
20bc.20bf    R..D    [f000:2860]   IO: outb 00ee <= 58
20bc.20c0    RH..    [f000:2860]   IO:  inb 0cfd => c0
20bc.20c1    R..D    [f000:2860]   IO: outb 00eb <= c0
20bc.20c2    R..D    [f000:2860]   IO: outb 00ef <= c0
20c3.20c4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000258
20c3.20c5    R..D    [f000:287e]   IO: outb 00ec <= 58
20c3.20c6    R..D    [f000:287e]   IO: outb 00ea <= 58
20c3.20c7    RH..    [f000:287e]   IO: outb 0cfd <= e0
20c3.20c8    R..D    [f000:287e]   IO: outb 00ed <= e0
20c3.20c9    R..D    [f000:287e]   IO: outb 00eb <= e0
20ca.20cb    RH..    [f000:2860]   IO: outl 0cf8 <= 800003a4
20ca.20cc    R..D    [f000:2860]   IO: outb 00ea <= a4
20ca.20cd    R..D    [f000:2860]   IO: outb 00ee <= a4
20ca.20ce    RH..    [f000:2860]   IO:  inb 0cfc => 01
20ca.20cf    R..D    [f000:2860]   IO: outb 00eb <= 01
20ca.20d0    R..D    [f000:2860]   IO: outb 00ef <= 01
20d1.20d2    RH..    [f000:287e]   IO: outl 0cf8 <= 800003a4
20d1.20d3    R..D    [f000:287e]   IO: outb 00ec <= a4
20d1.20d4    R..D    [f000:287e]   IO: outb 00ea <= a4
20d1.20d5    RH..    [f000:287e]   IO: outb 0cfc <= 01
20d1.20d6    R..D    [f000:287e]   IO: outb 00ed <= 01
20d1.20d7    R..D    [f000:287e]   IO: outb 00eb <= 01
20d8.20d9    RH..    [f000:2860]   IO: outl 0cf8 <= 800003b0
20d8.20da    R..D    [f000:2860]   IO: outb 00ea <= b0
20d8.20db    R..D    [f000:2860]   IO: outb 00ee <= b0
20d8.20dc    RH..    [f000:2860]   IO:  inb 0cfe => 02
20d8.20dd    R..D    [f000:2860]   IO: outb 00eb <= 02
20d8.20de    R..D    [f000:2860]   IO: outb 00ef <= 02
20df.20e0    RH..    [f000:287e]   IO: outl 0cf8 <= 800003b0
20df.20e1    R..D    [f000:287e]   IO: outb 00ec <= b0
20df.20e2    R..D    [f000:287e]   IO: outb 00ea <= b0
20df.20e3    RH..    [f000:287e]   IO: outb 0cfe <= 02
20df.20e4    R..D    [f000:287e]   IO: outb 00ed <= 02
20df.20e5    R..D    [f000:287e]   IO: outb 00eb <= 02
20e6.20e7    RH..    [f000:2860]   IO: outl 0cf8 <= 800003b0
20e6.20e8    R..D    [f000:2860]   IO: outb 00ea <= b0
20e6.20e9    R..D    [f000:2860]   IO: outb 00ee <= b0
20e6.20ea    RH..    [f000:2860]   IO:  inb 0cfc => 80
20e6.20eb    R..D    [f000:2860]   IO: outb 00eb <= 80
20e6.20ec    R..D    [f000:2860]   IO: outb 00ef <= 80
20ed.20ee    RH..    [f000:287e]   IO: outl 0cf8 <= 800003b0
20ed.20ef    R..D    [f000:287e]   IO: outb 00ec <= b0
20ed.20f0    R..D    [f000:287e]   IO: outb 00ea <= b0
20ed.20f1    RH..    [f000:287e]   IO: outb 0cfc <= 80
20ed.20f2    R..D    [f000:287e]   IO: outb 00ed <= 80
20ed.20f3    R..D    [f000:287e]   IO: outb 00eb <= 80
20ed.20f4    R.Q.    [f000:3456]   MEM:  readw 000f3457 => fbce
20f5.20f6    RH..    [f000:3027]   IO: outb 0080 <= e6
20f5.20f7    R.Q.    [f000:3459]   MEM:  readw 000f345f => 3464
20f8.20f9    RH..    [f000:3459]   IO: outw 0098 <= c260
20f8.20fa    R.Q.    [f000:4873]   MEM:  readl 000f4876 => 00080000
20f8.20fb    R.Q.    [f000:48d2]   MEM:  readw 000f48d5 => 0649
20f8.20fc    R.Q.    [f000:48d2]   MEM:  readw 000f48dd => 48e2
20fe.20ff    RH..    [f000:287e]   IO: outl 0cf8 <= 80000648
20fe.2100    R..D    [f000:287e]   IO: outb 00ec <= 48
20fe.2101    R..D    [f000:287e]   IO: outb 00ea <= 48
20fe.2102    RH..    [f000:287e]   IO: outb 0cfd <= 0f
20fe.2103    R..D    [f000:287e]   IO: outb 00ed <= 0f
20fe.2104    R..D    [f000:287e]   IO: outb 00eb <= 0f
20fe.2105    R.Q.    [f000:3466]   MEM:  readw 000f346b => 3470
20fe.2106    R.Q.    [f000:7738]   MEM:  readw 000f7743 => 0354
20fe.2107    R.Q.    [f000:7738]   MEM:  readw 000f774b => 7750
2108.2109    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2108.210a    R..D    [f000:2860]   IO: outb 00ea <= 54
2108.210b    R..D    [f000:2860]   IO: outb 00ee <= 54
2108.210c    RH..    [f000:2860]   IO:  inb 0cfc => 81
2108.210d    R..D    [f000:2860]   IO: outb 00eb <= 81
2108.210e    R..D    [f000:2860]   IO: outb 00ef <= 81
2108.210f    R.Q.    [f000:7789]   MEM:  readw 000f778d => 7792
2110.2111    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
2110.2112    R..D    [f000:287e]   IO: outb 00ec <= 54
2110.2113    R..D    [f000:287e]   IO: outb 00ea <= 54
2110.2114    RH..    [f000:287e]   IO: outb 0cfc <= 00
2110.2115    R..D    [f000:287e]   IO: outb 00ed <= 00
2110.2116    R..D    [f000:287e]   IO: outb 00eb <= 00
2110.2117    R.Q.    [f000:3468]   MEM:  readw 000f346b => 3470
2118.2119    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2118.211a    R..D    [f000:2860]   IO: outb 00ea <= 54
2118.211b    R..D    [f000:2860]   IO: outb 00ee <= 54
2118.211c    RH..    [f000:2860]   IO:  inb 0cfd => 23
2118.211d    R..D    [f000:2860]   IO: outb 00eb <= 23
2118.211e    R..D    [f000:2860]   IO: outb 00ef <= 23
211f.2120    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
211f.2121    R..D    [f000:287e]   IO: outb 00ec <= 54
211f.2122    R..D    [f000:287e]   IO: outb 00ea <= 54
211f.2123    RH..    [f000:287e]   IO: outb 0cfd <= 00
211f.2124    R..D    [f000:287e]   IO: outb 00ed <= 00
211f.2125    R..D    [f000:287e]   IO: outb 00eb <= 00
211f.2126    R.Q.    [f000:347e]   MEM:  readw 000f3481 => c261
211f.2127    R.Q.    [f000:347e]   MEM:  readw 000f3489 => 348e
2128.2129    RH..    [f000:347e]   IO: outw 0098 <= c261
212b.212c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
212b.212d    R..D    [f000:2860]   IO: outb 00ea <= 54
212b.212e    R..D    [f000:2860]   IO: outb 00ee <= 54
212b.212f    RH..    [f000:2860]   IO:  inb 0cfc => 00
212b.2130    R..D    [f000:2860]   IO: outb 00eb <= 00
212b.2131    R..D    [f000:2860]   IO: outb 00ef <= 00
2132.2133    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
2132.2134    R..D    [f000:287e]   IO: outb 00ec <= 54
2132.2135    R..D    [f000:287e]   IO: outb 00ea <= 54
2132.2136    RH..    [f000:287e]   IO: outb 0cfc <= 80
2132.2137    R..D    [f000:287e]   IO: outb 00ed <= 80
2132.2138    R..D    [f000:287e]   IO: outb 00eb <= 80
2132.2139    R.Q.    [f000:3490]   MEM:  readw 000f3491 => c262
2132.213a    R.Q.    [f000:3490]   MEM:  readl 000f349b => 00080000
213b.213c    RH..    [f000:3490]   IO: outw 0098 <= c262
213b.213d    R.Q.    [f000:34a1]   MEM:  readw 000f34a3 => 34a8
213b.213e    R.Q.    [f000:451c]   MEM:  readw 000f451f => 0644
213b.213f    R.Q.    [f000:451c]   MEM:  readw 000f4527 => 452c
2141.2142    RH..    [f000:2860]   IO: outl 0cf8 <= 80000644
2141.2143    R..D    [f000:2860]   IO: outb 00ea <= 44
2141.2144    R..D    [f000:2860]   IO: outb 00ee <= 44
2141.2145    RH..    [f000:2860]   IO:  inb 0cfc => 60
2141.2146    R..D    [f000:2860]   IO: outb 00eb <= 60
2141.2147    R..D    [f000:2860]   IO: outb 00ef <= 60
2141.2148    R.Q.    [f000:452e]   MEM:  readw 000f4537 => 0649
2141.2149    R.Q.    [f000:452e]   MEM:  readw 000f453f => 4544
214a.214b    RH..    [f000:2860]   IO: outl 0cf8 <= 80000648
214a.214c    R..D    [f000:2860]   IO: outb 00ea <= 48
214a.214d    R..D    [f000:2860]   IO: outb 00ee <= 48
214a.214e    RH..    [f000:2860]   IO:  inb 0cfd => 0f
214a.214f    R..D    [f000:2860]   IO: outb 00eb <= 0f
214a.2150    R..D    [f000:2860]   IO: outb 00ef <= 0f
214a.2151    R.Q.    [f000:4555]   MEM:  readw 000f4561 => 809e
214a.2152    R.Q.    [f000:4555]   MEM:  readl 000f4565 => 00000200
214a.2153    R.Q.    [f000:4555]   MEM:  readw 000f456f => 4574
2154.2155    RH..    [f000:4555]   IO: outw 0098 <= c320
2156.2157    RH..    [f000:763f]   IO: outb 0074 <= 0e
2156.2158    RH..    [f000:763f]   IO:  inb 0075 => 00
2156.2159    RH..    [f000:7663]   IO: outb 0074 <= 9e
2156.215a    RH..    [f000:7663]   IO:  inb 0075 => 44
2156.215b    R.Q.    [f000:4581]   MEM:  readl 000f4586 => 00000200
2156.215c    R.Q.    [f000:4581]   MEM:  readw 000f458f => 4594
2156.215d    RH..    [f000:763f]   IO: outb 0074 <= 0e
2156.215e    RH..    [f000:763f]   IO:  inb 0075 => 00
2156.215f    RH..    [f000:7663]   IO: outb 0074 <= 95
2156.2160    RH..    [f000:7663]   IO:  inb 0075 => 49
2156.2161    R.Q.    [f000:45b2]   MEM:  readw 000f45b3 => 0352
2156.2162    R.Q.    [f000:45b2]   MEM:  readw 000f45bb => 45c0
2164.2165    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
2164.2166    R..D    [f000:2860]   IO: outb 00ea <= 50
2164.2167    R..D    [f000:2860]   IO: outb 00ee <= 50
2164.2168    RH..    [f000:2860]   IO:  inb 0cfe => 11
2164.2169    R..D    [f000:2860]   IO: outb 00eb <= 11
2164.216a    R..D    [f000:2860]   IO: outb 00ef <= 11
2164.216b    R.Q.    [f000:45c2]   MEM:  readw 000f45cf => 45d4
216c.216d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
216c.216e    R..D    [f000:287e]   IO: outb 00ec <= 50
216c.216f    R..D    [f000:287e]   IO: outb 00ea <= 50
216c.2170    RH..    [f000:287e]   IO: outb 0cfe <= 33
216c.2171    R..D    [f000:287e]   IO: outb 00ed <= 33
216c.2172    R..D    [f000:287e]   IO: outb 00eb <= 33
216c.2173    R.Q.    [f000:45d6]   MEM:  readw 000f45db => 0353
216c.2174    R.Q.    [f000:45d6]   MEM:  readw 000f45e3 => 45e8
2175.2176    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
2175.2177    R..D    [f000:2860]   IO: outb 00ea <= 50
2175.2178    R..D    [f000:2860]   IO: outb 00ee <= 50
2175.2179    RH..    [f000:2860]   IO:  inb 0cff => 9f
2175.217a    R..D    [f000:2860]   IO: outb 00eb <= 9f
2175.217b    R..D    [f000:2860]   IO: outb 00ef <= 9f
2175.217c    R.Q.    [f000:45ea]   MEM:  readw 000f45f7 => 45fc
217d.217e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
217d.217f    R..D    [f000:287e]   IO: outb 00ec <= 50
217d.2180    R..D    [f000:287e]   IO: outb 00ea <= 50
217d.2181    RH..    [f000:287e]   IO: outb 0cff <= bf
217d.2182    R..D    [f000:287e]   IO: outb 00ed <= bf
217d.2183    R..D    [f000:287e]   IO: outb 00eb <= bf
217d.2184    R.Q.    [f000:45fe]   MEM:  readw 000f4603 => 0369
217d.2185    R.Q.    [f000:45fe]   MEM:  readw 000f460b => 4610
2186.2187    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2186.2188    R..D    [f000:2860]   IO: outb 00ea <= 68
2186.2189    R..D    [f000:2860]   IO: outb 00ee <= 68
2186.218a    RH..    [f000:2860]   IO:  inb 0cfd => ca
2186.218b    R..D    [f000:2860]   IO: outb 00eb <= ca
2186.218c    R..D    [f000:2860]   IO: outb 00ef <= ca
2186.218d    R.Q.    [f000:4612]   MEM:  readw 000f461d => 4622
218e.218f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
218e.2190    R..D    [f000:287e]   IO: outb 00ec <= 68
218e.2191    R..D    [f000:287e]   IO: outb 00ea <= 68
218e.2192    RH..    [f000:287e]   IO: outb 0cfd <= c8
218e.2193    R..D    [f000:287e]   IO: outb 00ed <= c8
218e.2194    R..D    [f000:287e]   IO: outb 00eb <= c8
218e.2195    R.Q.    [f000:4624]   MEM:  readw 000f4629 => c321
218e.2196    R.Q.    [f000:4624]   MEM:  readw 000f4635 => 463a
2197.2198    RH..    [f000:4624]   IO: outw 0098 <= c321
219a.219b    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
219a.219c    R..D    [f000:2860]   IO: outb 00ea <= 68
219a.219d    R..D    [f000:2860]   IO: outb 00ee <= 68
219a.219e    RH..    [f000:2860]   IO:  inb 0cff => 10
219a.219f    R..D    [f000:2860]   IO: outb 00eb <= 10
219a.21a0    R..D    [f000:2860]   IO: outb 00ef <= 10
219a.21a1    R.Q.    [f000:463c]   MEM:  readw 000f4649 => 464e
21a2.21a3    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
21a2.21a4    R..D    [f000:287e]   IO: outb 00ec <= 68
21a2.21a5    R..D    [f000:287e]   IO: outb 00ea <= 68
21a2.21a6    RH..    [f000:287e]   IO: outb 0cff <= 11
21a2.21a7    R..D    [f000:287e]   IO: outb 00ed <= 11
21a2.21a8    R..D    [f000:287e]   IO: outb 00eb <= 11
21a2.21a9    R.Q.    [f000:4650]   MEM:  readw 000f4659 => 465e
21a2.21aa    R..D    [f000:7697]   IO: outb 00eb <= 11
21a2.21ab    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21ac    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21ad    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21ae    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21af    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b0    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b1    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b2    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b3    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b4    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b5    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b6    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b7    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b8    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21b9    R..D    [f000:769e]   IO: outb 00eb <= 11
21a2.21ba    R.Q.    [f000:4660]   MEM:  readw 000f4669 => 00c8
21bb.21bc    RH.U    [f000:4660]   MEM:  readl 00000000 => ffffffff
21bb.21bd    R..D    [f000:4660]   IO: outb 00eb <= ff
21bb.21be    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21bf    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c0    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c1    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c2    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c3    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c4    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c5    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c6    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c7    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c8    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21c9    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21ca    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21cb    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21cc    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21cd    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21ce    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21cf    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d0    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d1    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d2    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d3    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d4    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d5    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d6    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d7    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d8    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21d9    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21da    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21db    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21dc    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21dd    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21de    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21df    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e0    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e1    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e2    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e3    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e4    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e5    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e6    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e7    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e8    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21e9    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21ea    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21eb    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21ec    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21ed    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21ee    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21ef    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f0    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f1    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f2    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f3    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f4    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f5    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f6    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f7    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f8    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21f9    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21fa    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21fb    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21fc    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21fd    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21fe    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.21ff    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2200    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2201    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2202    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2203    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2204    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2205    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2206    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2207    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2208    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2209    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.220a    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.220b    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.220c    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.220d    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.220e    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.220f    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2210    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2211    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2212    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2213    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2214    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2215    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2216    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2217    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2218    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2219    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.221a    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.221b    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.221c    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.221d    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.221e    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.221f    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2220    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2221    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2222    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2223    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2224    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2225    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2226    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2227    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2228    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2229    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.222a    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.222b    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.222c    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.222d    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.222e    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.222f    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2230    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2231    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2232    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2233    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2234    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2235    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2236    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2237    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2238    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2239    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.223a    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.223b    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.223c    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.223d    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.223e    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.223f    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2240    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2241    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2242    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2243    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2244    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2245    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2246    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2247    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2248    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2249    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.224a    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.224b    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.224c    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.224d    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.224e    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.224f    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2250    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2251    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2252    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2253    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2254    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2255    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2256    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2257    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2258    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2259    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.225a    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.225b    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.225c    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.225d    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.225e    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.225f    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2260    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2261    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2262    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2263    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2264    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2265    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2266    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2267    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2268    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2269    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.226a    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.226b    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.226c    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.226d    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.226e    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.226f    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2270    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2271    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2272    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2273    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2274    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2275    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2276    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2277    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2278    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2279    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.227a    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.227b    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.227c    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.227d    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.227e    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.227f    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2280    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2281    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2282    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2283    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2284    R..D    [f000:466b]   IO: outb 00eb <= ff
21bb.2285    R.Q.    [f000:466f]   MEM:  readw 000f4675 => 036b
21bb.2286    R.Q.    [f000:466f]   MEM:  readw 000f467d => 4682
2287.2288    RH..    [f000:466f]   IO: outw 0098 <= c322
228a.228b    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
228a.228c    R..D    [f000:2860]   IO: outb 00ea <= 68
228a.228d    R..D    [f000:2860]   IO: outb 00ee <= 68
228a.228e    RH..    [f000:2860]   IO:  inb 0cff => 11
228a.228f    R..D    [f000:2860]   IO: outb 00eb <= 11
228a.2290    R..D    [f000:2860]   IO: outb 00ef <= 11
228a.2291    R.Q.    [f000:4684]   MEM:  readw 000f4691 => 4696
2292.2293    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2292.2294    R..D    [f000:287e]   IO: outb 00ec <= 68
2292.2295    R..D    [f000:287e]   IO: outb 00ea <= 68
2292.2296    RH..    [f000:287e]   IO: outb 0cff <= 12
2292.2297    R..D    [f000:287e]   IO: outb 00ed <= 12
2292.2298    R..D    [f000:287e]   IO: outb 00eb <= 12
2292.2299    R.Q.    [f000:4698]   MEM:  readw 000f46a1 => 036b
2292.229a    R.Q.    [f000:4698]   MEM:  readw 000f46a9 => 46ae
229b.229c    RH.U    [f000:4698]   MEM:  readl 00000000 => ffffffff
229e.229f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
229e.22a0    R..D    [f000:2860]   IO: outb 00ea <= 68
229e.22a1    R..D    [f000:2860]   IO: outb 00ee <= 68
229e.22a2    RH..    [f000:2860]   IO:  inb 0cff => 12
229e.22a3    R..D    [f000:2860]   IO: outb 00eb <= 12
229e.22a4    R..D    [f000:2860]   IO: outb 00ef <= 12
229e.22a5    R.Q.    [f000:46b0]   MEM:  readw 000f46bd => 46c2
22a6.22a7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
22a6.22a8    R..D    [f000:287e]   IO: outb 00ec <= 68
22a6.22a9    R..D    [f000:287e]   IO: outb 00ea <= 68
22a6.22aa    RH..    [f000:287e]   IO: outb 0cff <= 13
22a6.22ab    R..D    [f000:287e]   IO: outb 00ed <= 13
22a6.22ac    R..D    [f000:287e]   IO: outb 00eb <= 13
22a6.22ad    R.Q.    [f000:46c4]   MEM:  readw 000f46c9 => c323
22a6.22ae    R.Q.    [f000:46c4]   MEM:  readw 000f46d7 => 46dc
22af.22b0    RH..    [f000:46c4]   IO: outw 0098 <= c323
22af.22b1    R.Q.    [f000:74ef]   MEM:  readl 000f74f2 => fffffddf
22af.22b2    R.Q.    [f000:74ef]   MEM:  readl 000f74f9 => 00000200
22af.22b3    R.Q.    [f000:46de]   MEM:  readw 000f46f3 => 46f8
22b4.22b5    RH.U    [f000:46de]   MEM:  readl 00020200 => ffffffff
22b6.22b7    RH..    [f000:46de]   IO: outw 0098 <= c324
22b6.22b8    R.Q.    [f000:740d]   MEM:  readl 000f740f => 00000800
22b6.22b9    R.Q.    [f000:46fa]   MEM:  readw 000f4709 => 036b
22b6.22ba    R.Q.    [f000:46fa]   MEM:  readw 000f4711 => 4716
22bb.22bc    RH.U    [f000:46fa]   MEM:  readl 00000800 => ffffffff
22bd.22be    RH..    [f000:46fa]   IO: outw 0098 <= c325
22c0.22c1    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
22c0.22c2    R..D    [f000:2860]   IO: outb 00ea <= 68
22c0.22c3    R..D    [f000:2860]   IO: outb 00ee <= 68
22c0.22c4    RH..    [f000:2860]   IO:  inb 0cff => 13
22c0.22c5    R..D    [f000:2860]   IO: outb 00eb <= 13
22c0.22c6    R..D    [f000:2860]   IO: outb 00ef <= 13
22c0.22c7    R.Q.    [f000:4718]   MEM:  readw 000f4725 => 472a
22c8.22c9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
22c8.22ca    R..D    [f000:287e]   IO: outb 00ec <= 68
22c8.22cb    R..D    [f000:287e]   IO: outb 00ea <= 68
22c8.22cc    RH..    [f000:287e]   IO: outb 0cff <= 12
22c8.22cd    R..D    [f000:287e]   IO: outb 00ed <= 12
22c8.22ce    R..D    [f000:287e]   IO: outb 00eb <= 12
22c8.22cf    R.Q.    [f000:472c]   MEM:  readw 000f4735 => c326
22c8.22d0    R.Q.    [f000:472c]   MEM:  readw 000f4741 => 4746
22d1.22d2    RH.U    [f000:472c]   MEM:  readl 00000000 => ffffffff
22d3.22d4    RH..    [f000:472c]   IO: outw 0098 <= c326
22d6.22d7    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
22d6.22d8    R..D    [f000:2860]   IO: outb 00ea <= 68
22d6.22d9    R..D    [f000:2860]   IO: outb 00ee <= 68
22d6.22da    RH..    [f000:2860]   IO:  inb 0cff => 12
22d6.22db    R..D    [f000:2860]   IO: outb 00eb <= 12
22d6.22dc    R..D    [f000:2860]   IO: outb 00ef <= 12
22d6.22dd    R.Q.    [f000:4748]   MEM:  readw 000f4755 => 475a
22de.22df    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
22de.22e0    R..D    [f000:287e]   IO: outb 00ec <= 68
22de.22e1    R..D    [f000:287e]   IO: outb 00ea <= 68
22de.22e2    RH..    [f000:287e]   IO: outb 0cff <= 14
22de.22e3    R..D    [f000:287e]   IO: outb 00ed <= 14
22de.22e4    R..D    [f000:287e]   IO: outb 00eb <= 14
22de.22e5    R.Q.    [f000:475c]   MEM:  readw 000f4761 => 0008
22de.22e6    R.Q.    [f000:475c]   MEM:  readw 000f476d => 4772
22e7.22e8    RH.U    [f000:475c]   MEM:  readl 00000000 => ffffffff
22e7.22e9    R..D    [f000:7697]   IO: outb 00eb <= ff
22e7.22ea    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22eb    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22ec    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22ed    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22ee    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22ef    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f0    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f1    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f2    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f3    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f4    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f5    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f6    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f7    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f8    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22f9    R.Q.    [f000:4763]   MEM:  readw 000f476d => 4772
22e7.22fa    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
22e7.22fb    R..D    [f000:7697]   IO: outb 00eb <= ff
22e7.22fc    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22fd    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22fe    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.22ff    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2300    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2301    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2302    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2303    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2304    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2305    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2306    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2307    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2308    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2309    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.230a    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.230b    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
22e7.230c    R..D    [f000:7697]   IO: outb 00eb <= ff
22e7.230d    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.230e    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.230f    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2310    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2311    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2312    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2313    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2314    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2315    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2316    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2317    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2318    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2319    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.231a    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.231b    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.231c    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
22e7.231d    R..D    [f000:7697]   IO: outb 00eb <= ff
22e7.231e    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.231f    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2320    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2321    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2322    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2323    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2324    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2325    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2326    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2327    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2328    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2329    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.232a    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.232b    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.232c    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.232d    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
22e7.232e    R..D    [f000:7697]   IO: outb 00eb <= ff
22e7.232f    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2330    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2331    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2332    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2333    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2334    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2335    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2336    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2337    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2338    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2339    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.233a    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.233b    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.233c    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.233d    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.233e    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
22e7.233f    R..D    [f000:7697]   IO: outb 00eb <= ff
22e7.2340    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2341    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2342    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2343    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2344    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2345    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2346    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2347    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2348    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2349    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.234a    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.234b    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.234c    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.234d    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.234e    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.234f    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
22e7.2350    R..D    [f000:7697]   IO: outb 00eb <= ff
22e7.2351    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2352    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2353    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2354    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2355    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2356    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2357    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2358    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2359    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.235a    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.235b    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.235c    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.235d    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.235e    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.235f    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2360    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
22e7.2361    R..D    [f000:7697]   IO: outb 00eb <= ff
22e7.2362    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2363    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2364    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2365    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2366    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2367    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2368    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2369    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.236a    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.236b    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.236c    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.236d    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.236e    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.236f    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2370    R..D    [f000:769e]   IO: outb 00eb <= ff
22e7.2371    R.Q.    [f000:477a]   MEM:  readw 000f477b => c327
22e7.2372    R.Q.    [f000:477a]   MEM:  readw 000f4787 => 478c
2373.2374    RH..    [f000:477a]   IO: outw 0098 <= c327
2376.2377    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2376.2378    R..D    [f000:2860]   IO: outb 00ea <= 68
2376.2379    R..D    [f000:2860]   IO: outb 00ee <= 68
2376.237a    RH..    [f000:2860]   IO:  inb 0cff => 14
2376.237b    R..D    [f000:2860]   IO: outb 00eb <= 14
2376.237c    R..D    [f000:2860]   IO: outb 00ef <= 14
2376.237d    R.Q.    [f000:478e]   MEM:  readw 000f479b => 47a0
237e.237f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
237e.2380    R..D    [f000:287e]   IO: outb 00ec <= 68
237e.2381    R..D    [f000:287e]   IO: outb 00ea <= 68
237e.2382    RH..    [f000:287e]   IO: outb 0cff <= 13
237e.2383    R..D    [f000:287e]   IO: outb 00ed <= 13
237e.2384    R..D    [f000:287e]   IO: outb 00eb <= 13
237e.2385    R.Q.    [f000:47a2]   MEM:  readw 000f47ad => 47b2
237e.2386    R.Q.    [f000:7414]   MEM:  readl 000f741a => 00070000
237e.2387    R.Q.    [f000:7424]   MEM:  readl 000f7427 => 00010000
237e.2388    R.Q.    [f000:7436]   MEM:  readl 000f7439 => 00030000
237e.2389    R.Q.    [f000:746c]   MEM:  readl 000f746f => 00008000
237e.238a    R.Q.    [f000:747b]   MEM:  readl 000f7481 => 00001000
237e.238b    R.Q.    [f000:7495]   MEM:  readl 000f7497 => 00101000
237e.238c    R.Q.    [f000:74a0]   MEM:  readl 000f74a2 => 00002000
237e.238d    R.Q.    [f000:47b4]   MEM:  readw 000f47cb => 47d0
238e.238f    RH.U    [f000:47b4]   MEM:  readl 000022d8 => ffffffff
2390.2391    RH..    [f000:47b4]   IO: outw 0098 <= c328
2390.2392    R.Q.    [f000:74cf]   MEM:  readl 000f74d1 => 00001c00
2390.2393    R.Q.    [f000:47d2]   MEM:  readw 000f47e5 => 47ea
2394.2395    RH.U    [f000:47d2]   MEM:  readl 00021e00 => ffffffff
2394.2396    R.Q.    [f000:47ec]   MEM:  readw 000f47fb => 036b
2394.2397    R.Q.    [f000:47ec]   MEM:  readw 000f4803 => 4808
2394.2398    RH.U    [f000:47ec]   MEM:  readl 00020200 => ffffffff
2399.239a    RH..    [f000:47ec]   IO: outw 0098 <= c329
239c.239d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
239c.239e    R..D    [f000:2860]   IO: outb 00ea <= 68
239c.239f    R..D    [f000:2860]   IO: outb 00ee <= 68
239c.23a0    RH..    [f000:2860]   IO:  inb 0cff => 13
239c.23a1    R..D    [f000:2860]   IO: outb 00eb <= 13
239c.23a2    R..D    [f000:2860]   IO: outb 00ef <= 13
239c.23a3    R.Q.    [f000:480a]   MEM:  readw 000f4815 => 481a
23a4.23a5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
23a4.23a6    R..D    [f000:287e]   IO: outb 00ec <= 68
23a4.23a7    R..D    [f000:287e]   IO: outb 00ea <= 68
23a4.23a8    RH..    [f000:287e]   IO: outb 0cff <= 10
23a4.23a9    R..D    [f000:287e]   IO: outb 00ed <= 10
23a4.23aa    R..D    [f000:287e]   IO: outb 00eb <= 10
23a4.23ab    R.Q.    [f000:481c]   MEM:  readw 000f4821 => 0352
23a4.23ac    R.Q.    [f000:481c]   MEM:  readw 000f4829 => 482e
23ad.23ae    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
23ad.23af    R..D    [f000:2860]   IO: outb 00ea <= 50
23ad.23b0    R..D    [f000:2860]   IO: outb 00ee <= 50
23ad.23b1    RH..    [f000:2860]   IO:  inb 0cfe => 33
23ad.23b2    R..D    [f000:2860]   IO: outb 00eb <= 33
23ad.23b3    R..D    [f000:2860]   IO: outb 00ef <= 33
23ad.23b4    R.Q.    [f000:4830]   MEM:  readw 000f483d => 4842
23b5.23b6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
23b5.23b7    R..D    [f000:287e]   IO: outb 00ec <= 50
23b5.23b8    R..D    [f000:287e]   IO: outb 00ea <= 50
23b5.23b9    RH..    [f000:287e]   IO: outb 0cfe <= 11
23b5.23ba    R..D    [f000:287e]   IO: outb 00ed <= 11
23b5.23bb    R..D    [f000:287e]   IO: outb 00eb <= 11
23b5.23bc    R.Q.    [f000:4844]   MEM:  readw 000f4849 => 0353
23b5.23bd    R.Q.    [f000:4844]   MEM:  readw 000f4851 => 4856
23be.23bf    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
23be.23c0    R..D    [f000:2860]   IO: outb 00ea <= 50
23be.23c1    R..D    [f000:2860]   IO: outb 00ee <= 50
23be.23c2    RH..    [f000:2860]   IO:  inb 0cff => bf
23be.23c3    R..D    [f000:2860]   IO: outb 00eb <= bf
23be.23c4    R..D    [f000:2860]   IO: outb 00ef <= bf
23be.23c5    R.Q.    [f000:4858]   MEM:  readw 000f4865 => 486a
23c6.23c7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
23c6.23c8    R..D    [f000:287e]   IO: outb 00ec <= 50
23c6.23c9    R..D    [f000:287e]   IO: outb 00ea <= 50
23c6.23ca    RH..    [f000:287e]   IO: outb 0cff <= 9f
23c6.23cb    R..D    [f000:287e]   IO: outb 00ed <= 9f
23c6.23cc    R..D    [f000:287e]   IO: outb 00eb <= 9f
23c6.23cd    R.Q.    [f000:34b4]   MEM:  readw 000f34bf => 34c4
23ce.23cf    RH..    [f000:34b4]   IO: outw 0098 <= c263
23d1.23d2    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
23d1.23d3    R..D    [f000:2860]   IO: outb 00ea <= 54
23d1.23d4    R..D    [f000:2860]   IO: outb 00ee <= 54
23d1.23d5    RH..    [f000:2860]   IO:  inb 0cfc => 80
23d1.23d6    R..D    [f000:2860]   IO: outb 00eb <= 80
23d1.23d7    R..D    [f000:2860]   IO: outb 00ef <= 80
23d8.23d9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
23d8.23da    R..D    [f000:287e]   IO: outb 00ec <= 54
23d8.23db    R..D    [f000:287e]   IO: outb 00ea <= 54
23d8.23dc    RH..    [f000:287e]   IO: outb 0cfc <= 00
23d8.23dd    R..D    [f000:287e]   IO: outb 00ed <= 00
23d8.23de    R..D    [f000:287e]   IO: outb 00eb <= 00
23d8.23df    R.Q.    [f000:3480]   MEM:  readw 000f3481 => c261
23d8.23e0    R.Q.    [f000:3480]   MEM:  readw 000f3489 => 348e
23e1.23e2    RH..    [f000:3480]   IO: outw 0098 <= c261
23e4.23e5    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
23e4.23e6    R..D    [f000:2860]   IO: outb 00ea <= 54
23e4.23e7    R..D    [f000:2860]   IO: outb 00ee <= 54
23e4.23e8    RH..    [f000:2860]   IO:  inb 0cfc => 00
23e4.23e9    R..D    [f000:2860]   IO: outb 00eb <= 00
23e4.23ea    R..D    [f000:2860]   IO: outb 00ef <= 00
23eb.23ec    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
23eb.23ed    R..D    [f000:287e]   IO: outb 00ec <= 54
23eb.23ee    R..D    [f000:287e]   IO: outb 00ea <= 54
23eb.23ef    RH..    [f000:287e]   IO: outb 0cfc <= 08
23eb.23f0    R..D    [f000:287e]   IO: outb 00ed <= 08
23eb.23f1    R..D    [f000:287e]   IO: outb 00eb <= 08
23f2.23f3    RH..    [f000:3490]   IO: outw 0098 <= c262
23f5.23f6    RH..    [f000:2860]   IO: outl 0cf8 <= 80000644
23f5.23f7    R..D    [f000:2860]   IO: outb 00ea <= 44
23f5.23f8    R..D    [f000:2860]   IO: outb 00ee <= 44
23f5.23f9    RH..    [f000:2860]   IO:  inb 0cfc => 60
23f5.23fa    R..D    [f000:2860]   IO: outb 00eb <= 60
23f5.23fb    R..D    [f000:2860]   IO: outb 00ef <= 60
23fc.23fd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000648
23fc.23fe    R..D    [f000:2860]   IO: outb 00ea <= 48
23fc.23ff    R..D    [f000:2860]   IO: outb 00ee <= 48
23fc.2400    RH..    [f000:2860]   IO:  inb 0cfd => 0f
23fc.2401    R..D    [f000:2860]   IO: outb 00eb <= 0f
23fc.2402    R..D    [f000:2860]   IO: outb 00ef <= 0f
2403.2404    RH..    [f000:4546]   IO: outw 0098 <= c320
2405.2406    RH..    [f000:763f]   IO: outb 0074 <= 0e
2405.2407    RH..    [f000:763f]   IO:  inb 0075 => 00
2405.2408    RH..    [f000:7663]   IO: outb 0074 <= 9e
2405.2409    RH..    [f000:7663]   IO:  inb 0075 => 44
2405.240a    RH..    [f000:763f]   IO: outb 0074 <= 0e
2405.240b    RH..    [f000:763f]   IO:  inb 0075 => 00
2405.240c    RH..    [f000:7663]   IO: outb 0074 <= 95
2405.240d    RH..    [f000:7663]   IO:  inb 0075 => 49
240f.2410    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
240f.2411    R..D    [f000:2860]   IO: outb 00ea <= 50
240f.2412    R..D    [f000:2860]   IO: outb 00ee <= 50
240f.2413    RH..    [f000:2860]   IO:  inb 0cfe => 11
240f.2414    R..D    [f000:2860]   IO: outb 00eb <= 11
240f.2415    R..D    [f000:2860]   IO: outb 00ef <= 11
2416.2417    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
2416.2418    R..D    [f000:287e]   IO: outb 00ec <= 50
2416.2419    R..D    [f000:287e]   IO: outb 00ea <= 50
2416.241a    RH..    [f000:287e]   IO: outb 0cfe <= 33
2416.241b    R..D    [f000:287e]   IO: outb 00ed <= 33
2416.241c    R..D    [f000:287e]   IO: outb 00eb <= 33
241d.241e    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
241d.241f    R..D    [f000:2860]   IO: outb 00ea <= 50
241d.2420    R..D    [f000:2860]   IO: outb 00ee <= 50
241d.2421    RH..    [f000:2860]   IO:  inb 0cff => 9f
241d.2422    R..D    [f000:2860]   IO: outb 00eb <= 9f
241d.2423    R..D    [f000:2860]   IO: outb 00ef <= 9f
2424.2425    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
2424.2426    R..D    [f000:287e]   IO: outb 00ec <= 50
2424.2427    R..D    [f000:287e]   IO: outb 00ea <= 50
2424.2428    RH..    [f000:287e]   IO: outb 0cff <= bf
2424.2429    R..D    [f000:287e]   IO: outb 00ed <= bf
2424.242a    R..D    [f000:287e]   IO: outb 00eb <= bf
242b.242c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
242b.242d    R..D    [f000:2860]   IO: outb 00ea <= 68
242b.242e    R..D    [f000:2860]   IO: outb 00ee <= 68
242b.242f    RH..    [f000:2860]   IO:  inb 0cfd => c8
242b.2430    R..D    [f000:2860]   IO: outb 00eb <= c8
242b.2431    R..D    [f000:2860]   IO: outb 00ef <= c8
2432.2433    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2432.2434    R..D    [f000:287e]   IO: outb 00ec <= 68
2432.2435    R..D    [f000:287e]   IO: outb 00ea <= 68
2432.2436    RH..    [f000:287e]   IO: outb 0cfd <= c8
2432.2437    R..D    [f000:287e]   IO: outb 00ed <= c8
2432.2438    R..D    [f000:287e]   IO: outb 00eb <= c8
2439.243a    RH..    [f000:4624]   IO: outw 0098 <= c321
243c.243d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
243c.243e    R..D    [f000:2860]   IO: outb 00ea <= 68
243c.243f    R..D    [f000:2860]   IO: outb 00ee <= 68
243c.2440    RH..    [f000:2860]   IO:  inb 0cff => 10
243c.2441    R..D    [f000:2860]   IO: outb 00eb <= 10
243c.2442    R..D    [f000:2860]   IO: outb 00ef <= 10
2443.2444    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2443.2445    R..D    [f000:287e]   IO: outb 00ec <= 68
2443.2446    R..D    [f000:287e]   IO: outb 00ea <= 68
2443.2447    RH..    [f000:287e]   IO: outb 0cff <= 11
2443.2448    R..D    [f000:287e]   IO: outb 00ed <= 11
2443.2449    R..D    [f000:287e]   IO: outb 00eb <= 11
2443.244a    R..D    [f000:7697]   IO: outb 00eb <= 11
2443.244b    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.244c    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.244d    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.244e    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.244f    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2450    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2451    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2452    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2453    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2454    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2455    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2456    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2457    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2458    R..D    [f000:769e]   IO: outb 00eb <= 11
2443.2459    R..D    [f000:769e]   IO: outb 00eb <= 11
245a.245b    RH.U    [f000:4660]   MEM:  readl 00000000 => ffffffff
245a.245c    R..D    [f000:4660]   IO: outb 00eb <= ff
245a.245d    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.245e    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.245f    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2460    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2461    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2462    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2463    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2464    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2465    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2466    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2467    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2468    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2469    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.246a    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.246b    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.246c    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.246d    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.246e    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.246f    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2470    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2471    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2472    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2473    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2474    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2475    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2476    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2477    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2478    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2479    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.247a    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.247b    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.247c    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.247d    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.247e    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.247f    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2480    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2481    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2482    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2483    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2484    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2485    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2486    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2487    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2488    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2489    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.248a    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.248b    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.248c    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.248d    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.248e    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.248f    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2490    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2491    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2492    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2493    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2494    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2495    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2496    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2497    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2498    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2499    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.249a    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.249b    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.249c    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.249d    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.249e    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.249f    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a0    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a1    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a2    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a3    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a4    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a5    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a6    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a7    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a8    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24a9    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24aa    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ab    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ac    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ad    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ae    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24af    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b0    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b1    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b2    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b3    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b4    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b5    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b6    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b7    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b8    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24b9    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ba    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24bb    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24bc    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24bd    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24be    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24bf    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c0    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c1    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c2    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c3    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c4    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c5    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c6    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c7    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c8    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24c9    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ca    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24cb    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24cc    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24cd    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ce    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24cf    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d0    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d1    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d2    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d3    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d4    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d5    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d6    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d7    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d8    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24d9    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24da    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24db    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24dc    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24dd    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24de    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24df    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e0    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e1    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e2    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e3    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e4    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e5    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e6    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e7    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e8    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24e9    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ea    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24eb    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ec    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ed    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ee    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ef    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f0    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f1    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f2    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f3    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f4    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f5    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f6    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f7    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f8    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24f9    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24fa    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24fb    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24fc    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24fd    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24fe    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.24ff    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2500    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2501    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2502    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2503    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2504    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2505    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2506    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2507    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2508    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2509    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.250a    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.250b    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.250c    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.250d    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.250e    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.250f    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2510    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2511    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2512    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2513    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2514    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2515    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2516    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2517    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2518    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2519    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.251a    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.251b    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.251c    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.251d    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.251e    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.251f    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2520    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2521    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2522    R..D    [f000:466b]   IO: outb 00eb <= ff
245a.2523    R..D    [f000:466b]   IO: outb 00eb <= ff
2524.2525    RH..    [f000:466f]   IO: outw 0098 <= c322
2527.2528    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2527.2529    R..D    [f000:2860]   IO: outb 00ea <= 68
2527.252a    R..D    [f000:2860]   IO: outb 00ee <= 68
2527.252b    RH..    [f000:2860]   IO:  inb 0cff => 11
2527.252c    R..D    [f000:2860]   IO: outb 00eb <= 11
2527.252d    R..D    [f000:2860]   IO: outb 00ef <= 11
252e.252f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
252e.2530    R..D    [f000:287e]   IO: outb 00ec <= 68
252e.2531    R..D    [f000:287e]   IO: outb 00ea <= 68
252e.2532    RH..    [f000:287e]   IO: outb 0cff <= 12
252e.2533    R..D    [f000:287e]   IO: outb 00ed <= 12
252e.2534    R..D    [f000:287e]   IO: outb 00eb <= 12
2535.2536    RH.U    [f000:4698]   MEM:  readl 00000000 => ffffffff
2538.2539    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2538.253a    R..D    [f000:2860]   IO: outb 00ea <= 68
2538.253b    R..D    [f000:2860]   IO: outb 00ee <= 68
2538.253c    RH..    [f000:2860]   IO:  inb 0cff => 12
2538.253d    R..D    [f000:2860]   IO: outb 00eb <= 12
2538.253e    R..D    [f000:2860]   IO: outb 00ef <= 12
253f.2540    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
253f.2541    R..D    [f000:287e]   IO: outb 00ec <= 68
253f.2542    R..D    [f000:287e]   IO: outb 00ea <= 68
253f.2543    RH..    [f000:287e]   IO: outb 0cff <= 13
253f.2544    R..D    [f000:287e]   IO: outb 00ed <= 13
253f.2545    R..D    [f000:287e]   IO: outb 00eb <= 13
2546.2547    RH..    [f000:46c4]   IO: outw 0098 <= c323
2548.2549    RH.U    [f000:46de]   MEM:  readl 00020200 => ffffff00
254a.254b    RH..    [f000:46de]   IO: outw 0098 <= c324
254c.254d    RH.U    [f000:46fa]   MEM:  readl 00000800 => fbffffff
254e.254f    RH..    [f000:46fa]   IO: outw 0098 <= c325
2551.2552    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2551.2553    R..D    [f000:2860]   IO: outb 00ea <= 68
2551.2554    R..D    [f000:2860]   IO: outb 00ee <= 68
2551.2555    RH..    [f000:2860]   IO:  inb 0cff => 13
2551.2556    R..D    [f000:2860]   IO: outb 00eb <= 13
2551.2557    R..D    [f000:2860]   IO: outb 00ef <= 13
2558.2559    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2558.255a    R..D    [f000:287e]   IO: outb 00ec <= 68
2558.255b    R..D    [f000:287e]   IO: outb 00ea <= 68
2558.255c    RH..    [f000:287e]   IO: outb 0cff <= 12
2558.255d    R..D    [f000:287e]   IO: outb 00ed <= 12
2558.255e    R..D    [f000:287e]   IO: outb 00eb <= 12
255f.2560    RH.U    [f000:472c]   MEM:  readl 00000000 => ffffffff
2561.2562    RH..    [f000:472c]   IO: outw 0098 <= c326
2564.2565    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2564.2566    R..D    [f000:2860]   IO: outb 00ea <= 68
2564.2567    R..D    [f000:2860]   IO: outb 00ee <= 68
2564.2568    RH..    [f000:2860]   IO:  inb 0cff => 12
2564.2569    R..D    [f000:2860]   IO: outb 00eb <= 12
2564.256a    R..D    [f000:2860]   IO: outb 00ef <= 12
256b.256c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
256b.256d    R..D    [f000:287e]   IO: outb 00ec <= 68
256b.256e    R..D    [f000:287e]   IO: outb 00ea <= 68
256b.256f    RH..    [f000:287e]   IO: outb 0cff <= 14
256b.2570    R..D    [f000:287e]   IO: outb 00ed <= 14
256b.2571    R..D    [f000:287e]   IO: outb 00eb <= 14
2572.2573    RH.U    [f000:475c]   MEM:  readl 00000000 => ffffffff
2572.2574    R..D    [f000:7697]   IO: outb 00eb <= ff
2572.2575    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2576    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2577    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2578    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2579    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.257a    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.257b    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.257c    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.257d    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.257e    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.257f    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2580    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2581    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2582    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2583    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2584    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
2572.2585    R..D    [f000:7697]   IO: outb 00eb <= ff
2572.2586    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2587    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2588    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2589    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.258a    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.258b    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.258c    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.258d    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.258e    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.258f    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2590    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2591    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2592    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2593    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2594    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2595    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
2572.2596    R..D    [f000:7697]   IO: outb 00eb <= ff
2572.2597    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2598    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.2599    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.259a    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.259b    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.259c    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.259d    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.259e    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.259f    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25a0    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25a1    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25a2    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25a3    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25a4    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25a5    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25a6    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
2572.25a7    R..D    [f000:7697]   IO: outb 00eb <= ff
2572.25a8    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25a9    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25aa    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ab    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ac    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ad    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ae    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25af    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25b0    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25b1    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25b2    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25b3    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25b4    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25b5    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25b6    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25b7    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
2572.25b8    R..D    [f000:7697]   IO: outb 00eb <= ff
2572.25b9    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ba    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25bb    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25bc    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25bd    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25be    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25bf    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c0    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c1    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c2    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c3    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c4    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c5    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c6    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c7    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25c8    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
2572.25c9    R..D    [f000:7697]   IO: outb 00eb <= ff
2572.25ca    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25cb    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25cc    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25cd    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ce    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25cf    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d0    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d1    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d2    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d3    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d4    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d5    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d6    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d7    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d8    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25d9    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
2572.25da    R..D    [f000:7697]   IO: outb 00eb <= ff
2572.25db    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25dc    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25dd    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25de    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25df    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e0    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e1    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e2    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e3    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e4    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e5    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e6    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e7    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e8    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25e9    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ea    RH.U    [f000:4763]   MEM:  readl 00000000 => ffffffff
2572.25eb    R..D    [f000:7697]   IO: outb 00eb <= ff
2572.25ec    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ed    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ee    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25ef    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f0    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f1    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f2    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f3    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f4    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f5    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f6    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f7    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f8    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25f9    R..D    [f000:769e]   IO: outb 00eb <= ff
2572.25fa    R..D    [f000:769e]   IO: outb 00eb <= ff
25fb.25fc    RH..    [f000:477a]   IO: outw 0098 <= c327
25fe.25ff    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
25fe.2600    R..D    [f000:2860]   IO: outb 00ea <= 68
25fe.2601    R..D    [f000:2860]   IO: outb 00ee <= 68
25fe.2602    RH..    [f000:2860]   IO:  inb 0cff => 14
25fe.2603    R..D    [f000:2860]   IO: outb 00eb <= 14
25fe.2604    R..D    [f000:2860]   IO: outb 00ef <= 14
2605.2606    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2605.2607    R..D    [f000:287e]   IO: outb 00ec <= 68
2605.2608    R..D    [f000:287e]   IO: outb 00ea <= 68
2605.2609    RH..    [f000:287e]   IO: outb 0cff <= 13
2605.260a    R..D    [f000:287e]   IO: outb 00ed <= 13
2605.260b    R..D    [f000:287e]   IO: outb 00eb <= 13
260c.260d    RH.U    [f000:47b4]   MEM:  readl 000022d8 => ffffffff
260e.260f    RH..    [f000:47b4]   IO: outw 0098 <= c328
2610.2611    RH.U    [f000:47d2]   MEM:  readl 00021e00 => ffffffff
2610.2612    RH.U    [f000:47ec]   MEM:  readl 00020200 => ffffffff
2613.2614    RH..    [f000:47ec]   IO: outw 0098 <= c329
2616.2617    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2616.2618    R..D    [f000:2860]   IO: outb 00ea <= 68
2616.2619    R..D    [f000:2860]   IO: outb 00ee <= 68
2616.261a    RH..    [f000:2860]   IO:  inb 0cff => 13
2616.261b    R..D    [f000:2860]   IO: outb 00eb <= 13
2616.261c    R..D    [f000:2860]   IO: outb 00ef <= 13
261d.261e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
261d.261f    R..D    [f000:287e]   IO: outb 00ec <= 68
261d.2620    R..D    [f000:287e]   IO: outb 00ea <= 68
261d.2621    RH..    [f000:287e]   IO: outb 0cff <= 10
261d.2622    R..D    [f000:287e]   IO: outb 00ed <= 10
261d.2623    R..D    [f000:287e]   IO: outb 00eb <= 10
2624.2625    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
2624.2626    R..D    [f000:2860]   IO: outb 00ea <= 50
2624.2627    R..D    [f000:2860]   IO: outb 00ee <= 50
2624.2628    RH..    [f000:2860]   IO:  inb 0cfe => 33
2624.2629    R..D    [f000:2860]   IO: outb 00eb <= 33
2624.262a    R..D    [f000:2860]   IO: outb 00ef <= 33
262b.262c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
262b.262d    R..D    [f000:287e]   IO: outb 00ec <= 50
262b.262e    R..D    [f000:287e]   IO: outb 00ea <= 50
262b.262f    RH..    [f000:287e]   IO: outb 0cfe <= 11
262b.2630    R..D    [f000:287e]   IO: outb 00ed <= 11
262b.2631    R..D    [f000:287e]   IO: outb 00eb <= 11
2632.2633    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
2632.2634    R..D    [f000:2860]   IO: outb 00ea <= 50
2632.2635    R..D    [f000:2860]   IO: outb 00ee <= 50
2632.2636    RH..    [f000:2860]   IO:  inb 0cff => bf
2632.2637    R..D    [f000:2860]   IO: outb 00eb <= bf
2632.2638    R..D    [f000:2860]   IO: outb 00ef <= bf
2639.263a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
2639.263b    R..D    [f000:287e]   IO: outb 00ec <= 50
2639.263c    R..D    [f000:287e]   IO: outb 00ea <= 50
2639.263d    RH..    [f000:287e]   IO: outb 0cff <= 9f
2639.263e    R..D    [f000:287e]   IO: outb 00ed <= 9f
2639.263f    R..D    [f000:287e]   IO: outb 00eb <= 9f
2640.2641    RH..    [f000:34aa]   IO: outw 0098 <= c263
2643.2644    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2643.2645    R..D    [f000:2860]   IO: outb 00ea <= 54
2643.2646    R..D    [f000:2860]   IO: outb 00ee <= 54
2643.2647    RH..    [f000:2860]   IO:  inb 0cfc => 08
2643.2648    R..D    [f000:2860]   IO: outb 00eb <= 08
2643.2649    R..D    [f000:2860]   IO: outb 00ef <= 08
264a.264b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
264a.264c    R..D    [f000:287e]   IO: outb 00ec <= 54
264a.264d    R..D    [f000:287e]   IO: outb 00ea <= 54
264a.264e    RH..    [f000:287e]   IO: outb 0cfc <= 00
264a.264f    R..D    [f000:287e]   IO: outb 00ed <= 00
264a.2650    R..D    [f000:287e]   IO: outb 00eb <= 00
2651.2652    RH..    [f000:34c6]   IO: outw 0098 <= c261
2654.2655    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2654.2656    R..D    [f000:2860]   IO: outb 00ea <= 54
2654.2657    R..D    [f000:2860]   IO: outb 00ee <= 54
2654.2658    RH..    [f000:2860]   IO:  inb 0cfd => 00
2654.2659    R..D    [f000:2860]   IO: outb 00eb <= 00
2654.265a    R..D    [f000:2860]   IO: outb 00ef <= 00
265b.265c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
265b.265d    R..D    [f000:287e]   IO: outb 00ec <= 54
265b.265e    R..D    [f000:287e]   IO: outb 00ea <= 54
265b.265f    RH..    [f000:287e]   IO: outb 0cfd <= 80
265b.2660    R..D    [f000:287e]   IO: outb 00ed <= 80
265b.2661    R..D    [f000:287e]   IO: outb 00eb <= 80
2662.2663    RH..    [f000:3490]   IO: outw 0098 <= c262
2665.2666    RH..    [f000:2860]   IO: outl 0cf8 <= 80000644
2665.2667    R..D    [f000:2860]   IO: outb 00ea <= 44
2665.2668    R..D    [f000:2860]   IO: outb 00ee <= 44
2665.2669    RH..    [f000:2860]   IO:  inb 0cfc => 60
2665.266a    R..D    [f000:2860]   IO: outb 00eb <= 60
2665.266b    R..D    [f000:2860]   IO: outb 00ef <= 60
266c.266d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000648
266c.266e    R..D    [f000:2860]   IO: outb 00ea <= 48
266c.266f    R..D    [f000:2860]   IO: outb 00ee <= 48
266c.2670    RH..    [f000:2860]   IO:  inb 0cfd => 0f
266c.2671    R..D    [f000:2860]   IO: outb 00eb <= 0f
266c.2672    R..D    [f000:2860]   IO: outb 00ef <= 0f
2673.2674    RH..    [f000:4555]   IO: outw 0098 <= c320
2675.2676    RH..    [f000:763f]   IO: outb 0074 <= 0e
2675.2677    RH..    [f000:763f]   IO:  inb 0075 => 00
2675.2678    RH..    [f000:7663]   IO: outb 0074 <= 9e
2675.2679    RH..    [f000:7663]   IO:  inb 0075 => 44
2675.267a    RH..    [f000:763f]   IO: outb 0074 <= 0e
2675.267b    RH..    [f000:763f]   IO:  inb 0075 => 00
2675.267c    RH..    [f000:7663]   IO: outb 0074 <= 95
2675.267d    RH..    [f000:7663]   IO:  inb 0075 => 49
267f.2680    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
267f.2681    R..D    [f000:2860]   IO: outb 00ea <= 50
267f.2682    R..D    [f000:2860]   IO: outb 00ee <= 50
267f.2683    RH..    [f000:2860]   IO:  inb 0cfe => 11
267f.2684    R..D    [f000:2860]   IO: outb 00eb <= 11
267f.2685    R..D    [f000:2860]   IO: outb 00ef <= 11
2686.2687    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
2686.2688    R..D    [f000:287e]   IO: outb 00ec <= 50
2686.2689    R..D    [f000:287e]   IO: outb 00ea <= 50
2686.268a    RH..    [f000:287e]   IO: outb 0cfe <= 33
2686.268b    R..D    [f000:287e]   IO: outb 00ed <= 33
2686.268c    R..D    [f000:287e]   IO: outb 00eb <= 33
268d.268e    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
268d.268f    R..D    [f000:2860]   IO: outb 00ea <= 50
268d.2690    R..D    [f000:2860]   IO: outb 00ee <= 50
268d.2691    RH..    [f000:2860]   IO:  inb 0cff => 9f
268d.2692    R..D    [f000:2860]   IO: outb 00eb <= 9f
268d.2693    R..D    [f000:2860]   IO: outb 00ef <= 9f
2694.2695    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
2694.2696    R..D    [f000:287e]   IO: outb 00ec <= 50
2694.2697    R..D    [f000:287e]   IO: outb 00ea <= 50
2694.2698    RH..    [f000:287e]   IO: outb 0cff <= bf
2694.2699    R..D    [f000:287e]   IO: outb 00ed <= bf
2694.269a    R..D    [f000:287e]   IO: outb 00eb <= bf
269b.269c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
269b.269d    R..D    [f000:2860]   IO: outb 00ea <= 68
269b.269e    R..D    [f000:2860]   IO: outb 00ee <= 68
269b.269f    RH..    [f000:2860]   IO:  inb 0cfd => c8
269b.26a0    R..D    [f000:2860]   IO: outb 00eb <= c8
269b.26a1    R..D    [f000:2860]   IO: outb 00ef <= c8
26a2.26a3    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
26a2.26a4    R..D    [f000:287e]   IO: outb 00ec <= 68
26a2.26a5    R..D    [f000:287e]   IO: outb 00ea <= 68
26a2.26a6    RH..    [f000:287e]   IO: outb 0cfd <= c8
26a2.26a7    R..D    [f000:287e]   IO: outb 00ed <= c8
26a2.26a8    R..D    [f000:287e]   IO: outb 00eb <= c8
26a9.26aa    RH..    [f000:4624]   IO: outw 0098 <= c321
26ac.26ad    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
26ac.26ae    R..D    [f000:2860]   IO: outb 00ea <= 68
26ac.26af    R..D    [f000:2860]   IO: outb 00ee <= 68
26ac.26b0    RH..    [f000:2860]   IO:  inb 0cff => 10
26ac.26b1    R..D    [f000:2860]   IO: outb 00eb <= 10
26ac.26b2    R..D    [f000:2860]   IO: outb 00ef <= 10
26b3.26b4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
26b3.26b5    R..D    [f000:287e]   IO: outb 00ec <= 68
26b3.26b6    R..D    [f000:287e]   IO: outb 00ea <= 68
26b3.26b7    RH..    [f000:287e]   IO: outb 0cff <= 11
26b3.26b8    R..D    [f000:287e]   IO: outb 00ed <= 11
26b3.26b9    R..D    [f000:287e]   IO: outb 00eb <= 11
26b3.26ba    R..D    [f000:7697]   IO: outb 00eb <= 11
26b3.26bb    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26bc    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26bd    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26be    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26bf    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c0    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c1    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c2    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c3    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c4    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c5    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c6    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c7    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c8    R..D    [f000:769e]   IO: outb 00eb <= 11
26b3.26c9    R..D    [f000:769e]   IO: outb 00eb <= 11
26ca.26cb    RH.U    [f000:4660]   MEM:  readl 00000000 => 00000000
26ca.26cc    R..D    [f000:4660]   IO: outb 00eb <= 00
26ca.26cd    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26ce    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26cf    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d0    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d1    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d2    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d3    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d4    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d5    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d6    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d7    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d8    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26d9    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26da    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26db    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26dc    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26dd    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26de    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26df    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e0    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e1    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e2    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e3    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e4    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e5    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e6    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e7    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e8    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26e9    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26ea    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26eb    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26ec    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26ed    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26ee    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26ef    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f0    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f1    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f2    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f3    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f4    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f5    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f6    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f7    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f8    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26f9    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26fa    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26fb    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26fc    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26fd    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26fe    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.26ff    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2700    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2701    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2702    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2703    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2704    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2705    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2706    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2707    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2708    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2709    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.270a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.270b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.270c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.270d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.270e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.270f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2710    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2711    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2712    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2713    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2714    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2715    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2716    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2717    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2718    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2719    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.271a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.271b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.271c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.271d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.271e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.271f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2720    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2721    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2722    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2723    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2724    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2725    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2726    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2727    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2728    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2729    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.272a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.272b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.272c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.272d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.272e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.272f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2730    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2731    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2732    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2733    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2734    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2735    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2736    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2737    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2738    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2739    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.273a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.273b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.273c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.273d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.273e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.273f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2740    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2741    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2742    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2743    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2744    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2745    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2746    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2747    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2748    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2749    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.274a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.274b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.274c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.274d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.274e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.274f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2750    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2751    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2752    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2753    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2754    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2755    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2756    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2757    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2758    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2759    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.275a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.275b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.275c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.275d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.275e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.275f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2760    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2761    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2762    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2763    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2764    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2765    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2766    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2767    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2768    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2769    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.276a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.276b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.276c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.276d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.276e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.276f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2770    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2771    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2772    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2773    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2774    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2775    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2776    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2777    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2778    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2779    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.277a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.277b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.277c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.277d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.277e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.277f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2780    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2781    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2782    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2783    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2784    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2785    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2786    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2787    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2788    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2789    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.278a    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.278b    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.278c    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.278d    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.278e    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.278f    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2790    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2791    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2792    R..D    [f000:466b]   IO: outb 00eb <= 00
26ca.2793    R..D    [f000:466b]   IO: outb 00eb <= 00
2794.2795    RH..    [f000:466f]   IO: outw 0098 <= c322
2797.2798    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2797.2799    R..D    [f000:2860]   IO: outb 00ea <= 68
2797.279a    R..D    [f000:2860]   IO: outb 00ee <= 68
2797.279b    RH..    [f000:2860]   IO:  inb 0cff => 11
2797.279c    R..D    [f000:2860]   IO: outb 00eb <= 11
2797.279d    R..D    [f000:2860]   IO: outb 00ef <= 11
279e.279f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
279e.27a0    R..D    [f000:287e]   IO: outb 00ec <= 68
279e.27a1    R..D    [f000:287e]   IO: outb 00ea <= 68
279e.27a2    RH..    [f000:287e]   IO: outb 0cff <= 12
279e.27a3    R..D    [f000:287e]   IO: outb 00ed <= 12
279e.27a4    R..D    [f000:287e]   IO: outb 00eb <= 12
27a5.27a6    RH.U    [f000:4698]   MEM:  readl 00000000 => 00000000
27a8.27a9    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
27a8.27aa    R..D    [f000:2860]   IO: outb 00ea <= 68
27a8.27ab    R..D    [f000:2860]   IO: outb 00ee <= 68
27a8.27ac    RH..    [f000:2860]   IO:  inb 0cff => 12
27a8.27ad    R..D    [f000:2860]   IO: outb 00eb <= 12
27a8.27ae    R..D    [f000:2860]   IO: outb 00ef <= 12
27af.27b0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
27af.27b1    R..D    [f000:287e]   IO: outb 00ec <= 68
27af.27b2    R..D    [f000:287e]   IO: outb 00ea <= 68
27af.27b3    RH..    [f000:287e]   IO: outb 0cff <= 13
27af.27b4    R..D    [f000:287e]   IO: outb 00ed <= 13
27af.27b5    R..D    [f000:287e]   IO: outb 00eb <= 13
27b6.27b7    RH..    [f000:46c4]   IO: outw 0098 <= c323
27b8.27b9    RH.U    [f000:46de]   MEM:  readl 00020200 => 00000000
27ba.27bb    RH..    [f000:46de]   IO: outw 0098 <= c324
27bc.27bd    RH.U    [f000:46fa]   MEM:  readl 00000800 => 00000000
27be.27bf    RH..    [f000:46fa]   IO: outw 0098 <= c325
27c1.27c2    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
27c1.27c3    R..D    [f000:2860]   IO: outb 00ea <= 68
27c1.27c4    R..D    [f000:2860]   IO: outb 00ee <= 68
27c1.27c5    RH..    [f000:2860]   IO:  inb 0cff => 13
27c1.27c6    R..D    [f000:2860]   IO: outb 00eb <= 13
27c1.27c7    R..D    [f000:2860]   IO: outb 00ef <= 13
27c8.27c9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
27c8.27ca    R..D    [f000:287e]   IO: outb 00ec <= 68
27c8.27cb    R..D    [f000:287e]   IO: outb 00ea <= 68
27c8.27cc    RH..    [f000:287e]   IO: outb 0cff <= 12
27c8.27cd    R..D    [f000:287e]   IO: outb 00ed <= 12
27c8.27ce    R..D    [f000:287e]   IO: outb 00eb <= 12
27cf.27d0    RH.U    [f000:472c]   MEM:  readl 00000000 => 00000000
27d1.27d2    RH..    [f000:472c]   IO: outw 0098 <= c326
27d4.27d5    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
27d4.27d6    R..D    [f000:2860]   IO: outb 00ea <= 68
27d4.27d7    R..D    [f000:2860]   IO: outb 00ee <= 68
27d4.27d8    RH..    [f000:2860]   IO:  inb 0cff => 12
27d4.27d9    R..D    [f000:2860]   IO: outb 00eb <= 12
27d4.27da    R..D    [f000:2860]   IO: outb 00ef <= 12
27db.27dc    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
27db.27dd    R..D    [f000:287e]   IO: outb 00ec <= 68
27db.27de    R..D    [f000:287e]   IO: outb 00ea <= 68
27db.27df    RH..    [f000:287e]   IO: outb 0cff <= 14
27db.27e0    R..D    [f000:287e]   IO: outb 00ed <= 14
27db.27e1    R..D    [f000:287e]   IO: outb 00eb <= 14
27e2.27e3    RH.U    [f000:475c]   MEM:  readl 00000000 => 00000000
27e2.27e4    R..D    [f000:7697]   IO: outb 00eb <= 00
27e2.27e5    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27e6    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27e7    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27e8    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27e9    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27ea    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27eb    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27ec    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27ed    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27ee    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27ef    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27f0    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27f1    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27f2    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27f3    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27f4    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
27e2.27f5    R..D    [f000:7697]   IO: outb 00eb <= 00
27e2.27f6    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27f7    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27f8    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27f9    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27fa    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27fb    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27fc    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27fd    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27fe    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.27ff    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2800    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2801    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2802    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2803    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2804    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2805    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
27e2.2806    R..D    [f000:7697]   IO: outb 00eb <= 00
27e2.2807    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2808    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2809    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.280a    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.280b    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.280c    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.280d    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.280e    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.280f    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2810    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2811    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2812    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2813    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2814    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2815    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2816    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
27e2.2817    R..D    [f000:7697]   IO: outb 00eb <= 00
27e2.2818    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2819    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.281a    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.281b    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.281c    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.281d    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.281e    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.281f    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2820    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2821    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2822    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2823    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2824    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2825    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2826    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2827    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
27e2.2828    R..D    [f000:7697]   IO: outb 00eb <= 00
27e2.2829    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.282a    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.282b    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.282c    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.282d    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.282e    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.282f    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2830    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2831    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2832    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2833    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2834    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2835    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2836    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2837    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2838    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
27e2.2839    R..D    [f000:7697]   IO: outb 00eb <= 00
27e2.283a    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.283b    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.283c    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.283d    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.283e    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.283f    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2840    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2841    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2842    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2843    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2844    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2845    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2846    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2847    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2848    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2849    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
27e2.284a    R..D    [f000:7697]   IO: outb 00eb <= 00
27e2.284b    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.284c    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.284d    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.284e    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.284f    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2850    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2851    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2852    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2853    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2854    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2855    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2856    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2857    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2858    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2859    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.285a    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
27e2.285b    R..D    [f000:7697]   IO: outb 00eb <= 00
27e2.285c    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.285d    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.285e    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.285f    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2860    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2861    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2862    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2863    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2864    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2865    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2866    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2867    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2868    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.2869    R..D    [f000:769e]   IO: outb 00eb <= 00
27e2.286a    R..D    [f000:769e]   IO: outb 00eb <= 00
286b.286c    RH..    [f000:477a]   IO: outw 0098 <= c327
286e.286f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
286e.2870    R..D    [f000:2860]   IO: outb 00ea <= 68
286e.2871    R..D    [f000:2860]   IO: outb 00ee <= 68
286e.2872    RH..    [f000:2860]   IO:  inb 0cff => 14
286e.2873    R..D    [f000:2860]   IO: outb 00eb <= 14
286e.2874    R..D    [f000:2860]   IO: outb 00ef <= 14
2875.2876    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2875.2877    R..D    [f000:287e]   IO: outb 00ec <= 68
2875.2878    R..D    [f000:287e]   IO: outb 00ea <= 68
2875.2879    RH..    [f000:287e]   IO: outb 0cff <= 13
2875.287a    R..D    [f000:287e]   IO: outb 00ed <= 13
2875.287b    R..D    [f000:287e]   IO: outb 00eb <= 13
287c.287d    RH.U    [f000:47b4]   MEM:  readl 000022d8 => 00000000
287e.287f    RH..    [f000:47b4]   IO: outw 0098 <= c328
2880.2881    RH.U    [f000:47d2]   MEM:  readl 00021e00 => 00000000
2880.2882    RH.U    [f000:47ec]   MEM:  readl 00020200 => 00000000
2883.2884    RH..    [f000:47ec]   IO: outw 0098 <= c329
2886.2887    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2886.2888    R..D    [f000:2860]   IO: outb 00ea <= 68
2886.2889    R..D    [f000:2860]   IO: outb 00ee <= 68
2886.288a    RH..    [f000:2860]   IO:  inb 0cff => 13
2886.288b    R..D    [f000:2860]   IO: outb 00eb <= 13
2886.288c    R..D    [f000:2860]   IO: outb 00ef <= 13
288d.288e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
288d.288f    R..D    [f000:287e]   IO: outb 00ec <= 68
288d.2890    R..D    [f000:287e]   IO: outb 00ea <= 68
288d.2891    RH..    [f000:287e]   IO: outb 0cff <= 10
288d.2892    R..D    [f000:287e]   IO: outb 00ed <= 10
288d.2893    R..D    [f000:287e]   IO: outb 00eb <= 10
2894.2895    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
2894.2896    R..D    [f000:2860]   IO: outb 00ea <= 50
2894.2897    R..D    [f000:2860]   IO: outb 00ee <= 50
2894.2898    RH..    [f000:2860]   IO:  inb 0cfe => 33
2894.2899    R..D    [f000:2860]   IO: outb 00eb <= 33
2894.289a    R..D    [f000:2860]   IO: outb 00ef <= 33
289b.289c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
289b.289d    R..D    [f000:287e]   IO: outb 00ec <= 50
289b.289e    R..D    [f000:287e]   IO: outb 00ea <= 50
289b.289f    RH..    [f000:287e]   IO: outb 0cfe <= 11
289b.28a0    R..D    [f000:287e]   IO: outb 00ed <= 11
289b.28a1    R..D    [f000:287e]   IO: outb 00eb <= 11
28a2.28a3    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
28a2.28a4    R..D    [f000:2860]   IO: outb 00ea <= 50
28a2.28a5    R..D    [f000:2860]   IO: outb 00ee <= 50
28a2.28a6    RH..    [f000:2860]   IO:  inb 0cff => bf
28a2.28a7    R..D    [f000:2860]   IO: outb 00eb <= bf
28a2.28a8    R..D    [f000:2860]   IO: outb 00ef <= bf
28a9.28aa    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
28a9.28ab    R..D    [f000:287e]   IO: outb 00ec <= 50
28a9.28ac    R..D    [f000:287e]   IO: outb 00ea <= 50
28a9.28ad    RH..    [f000:287e]   IO: outb 0cff <= 9f
28a9.28ae    R..D    [f000:287e]   IO: outb 00ed <= 9f
28a9.28af    R..D    [f000:287e]   IO: outb 00eb <= 9f
28b0.28b1    RH..    [f000:34b4]   IO: outw 0098 <= c263
28b3.28b4    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
28b3.28b5    R..D    [f000:2860]   IO: outb 00ea <= 54
28b3.28b6    R..D    [f000:2860]   IO: outb 00ee <= 54
28b3.28b7    RH..    [f000:2860]   IO:  inb 0cfd => 80
28b3.28b8    R..D    [f000:2860]   IO: outb 00eb <= 80
28b3.28b9    R..D    [f000:2860]   IO: outb 00ef <= 80
28ba.28bb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
28ba.28bc    R..D    [f000:287e]   IO: outb 00ec <= 54
28ba.28bd    R..D    [f000:287e]   IO: outb 00ea <= 54
28ba.28be    RH..    [f000:287e]   IO: outb 0cfd <= 00
28ba.28bf    R..D    [f000:287e]   IO: outb 00ed <= 00
28ba.28c0    R..D    [f000:287e]   IO: outb 00eb <= 00
28c1.28c2    RH..    [f000:3480]   IO: outw 0098 <= c261
28c4.28c5    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
28c4.28c6    R..D    [f000:2860]   IO: outb 00ea <= 54
28c4.28c7    R..D    [f000:2860]   IO: outb 00ee <= 54
28c4.28c8    RH..    [f000:2860]   IO:  inb 0cfd => 00
28c4.28c9    R..D    [f000:2860]   IO: outb 00eb <= 00
28c4.28ca    R..D    [f000:2860]   IO: outb 00ef <= 00
28cb.28cc    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
28cb.28cd    R..D    [f000:287e]   IO: outb 00ec <= 54
28cb.28ce    R..D    [f000:287e]   IO: outb 00ea <= 54
28cb.28cf    RH..    [f000:287e]   IO: outb 0cfd <= 08
28cb.28d0    R..D    [f000:287e]   IO: outb 00ed <= 08
28cb.28d1    R..D    [f000:287e]   IO: outb 00eb <= 08
28d2.28d3    RH..    [f000:3490]   IO: outw 0098 <= c262
28d5.28d6    RH..    [f000:2860]   IO: outl 0cf8 <= 80000644
28d5.28d7    R..D    [f000:2860]   IO: outb 00ea <= 44
28d5.28d8    R..D    [f000:2860]   IO: outb 00ee <= 44
28d5.28d9    RH..    [f000:2860]   IO:  inb 0cfc => 60
28d5.28da    R..D    [f000:2860]   IO: outb 00eb <= 60
28d5.28db    R..D    [f000:2860]   IO: outb 00ef <= 60
28dc.28dd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000648
28dc.28de    R..D    [f000:2860]   IO: outb 00ea <= 48
28dc.28df    R..D    [f000:2860]   IO: outb 00ee <= 48
28dc.28e0    RH..    [f000:2860]   IO:  inb 0cfd => 0f
28dc.28e1    R..D    [f000:2860]   IO: outb 00eb <= 0f
28dc.28e2    R..D    [f000:2860]   IO: outb 00ef <= 0f
28e3.28e4    RH..    [f000:4546]   IO: outw 0098 <= c320
28e5.28e6    RH..    [f000:763f]   IO: outb 0074 <= 0e
28e5.28e7    RH..    [f000:763f]   IO:  inb 0075 => 00
28e5.28e8    RH..    [f000:7663]   IO: outb 0074 <= 9e
28e5.28e9    RH..    [f000:7663]   IO:  inb 0075 => 44
28e5.28ea    RH..    [f000:763f]   IO: outb 0074 <= 0e
28e5.28eb    RH..    [f000:763f]   IO:  inb 0075 => 00
28e5.28ec    RH..    [f000:7663]   IO: outb 0074 <= 95
28e5.28ed    RH..    [f000:7663]   IO:  inb 0075 => 49
28ef.28f0    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
28ef.28f1    R..D    [f000:2860]   IO: outb 00ea <= 50
28ef.28f2    R..D    [f000:2860]   IO: outb 00ee <= 50
28ef.28f3    RH..    [f000:2860]   IO:  inb 0cfe => 11
28ef.28f4    R..D    [f000:2860]   IO: outb 00eb <= 11
28ef.28f5    R..D    [f000:2860]   IO: outb 00ef <= 11
28f6.28f7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
28f6.28f8    R..D    [f000:287e]   IO: outb 00ec <= 50
28f6.28f9    R..D    [f000:287e]   IO: outb 00ea <= 50
28f6.28fa    RH..    [f000:287e]   IO: outb 0cfe <= 33
28f6.28fb    R..D    [f000:287e]   IO: outb 00ed <= 33
28f6.28fc    R..D    [f000:287e]   IO: outb 00eb <= 33
28fd.28fe    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
28fd.28ff    R..D    [f000:2860]   IO: outb 00ea <= 50
28fd.2900    R..D    [f000:2860]   IO: outb 00ee <= 50
28fd.2901    RH..    [f000:2860]   IO:  inb 0cff => 9f
28fd.2902    R..D    [f000:2860]   IO: outb 00eb <= 9f
28fd.2903    R..D    [f000:2860]   IO: outb 00ef <= 9f
2904.2905    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
2904.2906    R..D    [f000:287e]   IO: outb 00ec <= 50
2904.2907    R..D    [f000:287e]   IO: outb 00ea <= 50
2904.2908    RH..    [f000:287e]   IO: outb 0cff <= bf
2904.2909    R..D    [f000:287e]   IO: outb 00ed <= bf
2904.290a    R..D    [f000:287e]   IO: outb 00eb <= bf
290b.290c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
290b.290d    R..D    [f000:2860]   IO: outb 00ea <= 68
290b.290e    R..D    [f000:2860]   IO: outb 00ee <= 68
290b.290f    RH..    [f000:2860]   IO:  inb 0cfd => c8
290b.2910    R..D    [f000:2860]   IO: outb 00eb <= c8
290b.2911    R..D    [f000:2860]   IO: outb 00ef <= c8
2912.2913    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2912.2914    R..D    [f000:287e]   IO: outb 00ec <= 68
2912.2915    R..D    [f000:287e]   IO: outb 00ea <= 68
2912.2916    RH..    [f000:287e]   IO: outb 0cfd <= c8
2912.2917    R..D    [f000:287e]   IO: outb 00ed <= c8
2912.2918    R..D    [f000:287e]   IO: outb 00eb <= c8
2919.291a    RH..    [f000:4624]   IO: outw 0098 <= c321
291c.291d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
291c.291e    R..D    [f000:2860]   IO: outb 00ea <= 68
291c.291f    R..D    [f000:2860]   IO: outb 00ee <= 68
291c.2920    RH..    [f000:2860]   IO:  inb 0cff => 10
291c.2921    R..D    [f000:2860]   IO: outb 00eb <= 10
291c.2922    R..D    [f000:2860]   IO: outb 00ef <= 10
2923.2924    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2923.2925    R..D    [f000:287e]   IO: outb 00ec <= 68
2923.2926    R..D    [f000:287e]   IO: outb 00ea <= 68
2923.2927    RH..    [f000:287e]   IO: outb 0cff <= 11
2923.2928    R..D    [f000:287e]   IO: outb 00ed <= 11
2923.2929    R..D    [f000:287e]   IO: outb 00eb <= 11
2923.292a    R..D    [f000:7697]   IO: outb 00eb <= 11
2923.292b    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.292c    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.292d    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.292e    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.292f    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2930    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2931    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2932    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2933    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2934    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2935    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2936    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2937    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2938    R..D    [f000:769e]   IO: outb 00eb <= 11
2923.2939    R..D    [f000:769e]   IO: outb 00eb <= 11
293a.293b    RH.U    [f000:4660]   MEM:  readl 00000000 => 00000000
293a.293c    R..D    [f000:4660]   IO: outb 00eb <= 00
293a.293d    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.293e    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.293f    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2940    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2941    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2942    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2943    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2944    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2945    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2946    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2947    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2948    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2949    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.294a    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.294b    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.294c    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.294d    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.294e    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.294f    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2950    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2951    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2952    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2953    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2954    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2955    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2956    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2957    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2958    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2959    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.295a    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.295b    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.295c    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.295d    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.295e    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.295f    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2960    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2961    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2962    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2963    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2964    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2965    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2966    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2967    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2968    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2969    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.296a    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.296b    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.296c    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.296d    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.296e    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.296f    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2970    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2971    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2972    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2973    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2974    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2975    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2976    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2977    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2978    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2979    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.297a    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.297b    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.297c    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.297d    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.297e    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.297f    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2980    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2981    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2982    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2983    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2984    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2985    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2986    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2987    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2988    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2989    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.298a    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.298b    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.298c    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.298d    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.298e    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.298f    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2990    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2991    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2992    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2993    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2994    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2995    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2996    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2997    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2998    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2999    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.299a    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.299b    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.299c    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.299d    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.299e    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.299f    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a0    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a1    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a2    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a3    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a4    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a5    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a6    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a7    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a8    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29a9    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29aa    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ab    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ac    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ad    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ae    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29af    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b0    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b1    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b2    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b3    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b4    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b5    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b6    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b7    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b8    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29b9    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ba    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29bb    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29bc    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29bd    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29be    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29bf    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c0    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c1    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c2    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c3    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c4    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c5    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c6    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c7    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c8    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29c9    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ca    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29cb    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29cc    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29cd    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ce    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29cf    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d0    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d1    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d2    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d3    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d4    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d5    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d6    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d7    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d8    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29d9    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29da    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29db    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29dc    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29dd    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29de    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29df    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e0    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e1    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e2    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e3    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e4    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e5    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e6    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e7    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e8    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29e9    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ea    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29eb    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ec    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ed    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ee    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ef    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f0    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f1    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f2    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f3    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f4    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f5    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f6    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f7    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f8    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29f9    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29fa    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29fb    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29fc    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29fd    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29fe    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.29ff    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2a00    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2a01    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2a02    R..D    [f000:466b]   IO: outb 00eb <= 00
293a.2a03    R..D    [f000:466b]   IO: outb 00eb <= 00
2a04.2a05    RH..    [f000:466f]   IO: outw 0098 <= c322
2a07.2a08    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2a07.2a09    R..D    [f000:2860]   IO: outb 00ea <= 68
2a07.2a0a    R..D    [f000:2860]   IO: outb 00ee <= 68
2a07.2a0b    RH..    [f000:2860]   IO:  inb 0cff => 11
2a07.2a0c    R..D    [f000:2860]   IO: outb 00eb <= 11
2a07.2a0d    R..D    [f000:2860]   IO: outb 00ef <= 11
2a0e.2a0f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2a0e.2a10    R..D    [f000:287e]   IO: outb 00ec <= 68
2a0e.2a11    R..D    [f000:287e]   IO: outb 00ea <= 68
2a0e.2a12    RH..    [f000:287e]   IO: outb 0cff <= 12
2a0e.2a13    R..D    [f000:287e]   IO: outb 00ed <= 12
2a0e.2a14    R..D    [f000:287e]   IO: outb 00eb <= 12
2a15.2a16    RH.U    [f000:4698]   MEM:  readl 00000000 => 00000000
2a18.2a19    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2a18.2a1a    R..D    [f000:2860]   IO: outb 00ea <= 68
2a18.2a1b    R..D    [f000:2860]   IO: outb 00ee <= 68
2a18.2a1c    RH..    [f000:2860]   IO:  inb 0cff => 12
2a18.2a1d    R..D    [f000:2860]   IO: outb 00eb <= 12
2a18.2a1e    R..D    [f000:2860]   IO: outb 00ef <= 12
2a1f.2a20    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2a1f.2a21    R..D    [f000:287e]   IO: outb 00ec <= 68
2a1f.2a22    R..D    [f000:287e]   IO: outb 00ea <= 68
2a1f.2a23    RH..    [f000:287e]   IO: outb 0cff <= 13
2a1f.2a24    R..D    [f000:287e]   IO: outb 00ed <= 13
2a1f.2a25    R..D    [f000:287e]   IO: outb 00eb <= 13
2a26.2a27    RH..    [f000:46c4]   IO: outw 0098 <= c323
2a28.2a29    RH.U    [f000:46de]   MEM:  readl 00020200 => 00000000
2a2a.2a2b    RH..    [f000:46de]   IO: outw 0098 <= c324
2a2c.2a2d    RH.U    [f000:46fa]   MEM:  readl 00000800 => 00000000
2a2e.2a2f    RH..    [f000:46fa]   IO: outw 0098 <= c325
2a31.2a32    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2a31.2a33    R..D    [f000:2860]   IO: outb 00ea <= 68
2a31.2a34    R..D    [f000:2860]   IO: outb 00ee <= 68
2a31.2a35    RH..    [f000:2860]   IO:  inb 0cff => 13
2a31.2a36    R..D    [f000:2860]   IO: outb 00eb <= 13
2a31.2a37    R..D    [f000:2860]   IO: outb 00ef <= 13
2a38.2a39    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2a38.2a3a    R..D    [f000:287e]   IO: outb 00ec <= 68
2a38.2a3b    R..D    [f000:287e]   IO: outb 00ea <= 68
2a38.2a3c    RH..    [f000:287e]   IO: outb 0cff <= 12
2a38.2a3d    R..D    [f000:287e]   IO: outb 00ed <= 12
2a38.2a3e    R..D    [f000:287e]   IO: outb 00eb <= 12
2a3f.2a40    RH.U    [f000:472c]   MEM:  readl 00000000 => 00000000
2a41.2a42    RH..    [f000:472c]   IO: outw 0098 <= c326
2a44.2a45    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2a44.2a46    R..D    [f000:2860]   IO: outb 00ea <= 68
2a44.2a47    R..D    [f000:2860]   IO: outb 00ee <= 68
2a44.2a48    RH..    [f000:2860]   IO:  inb 0cff => 12
2a44.2a49    R..D    [f000:2860]   IO: outb 00eb <= 12
2a44.2a4a    R..D    [f000:2860]   IO: outb 00ef <= 12
2a4b.2a4c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2a4b.2a4d    R..D    [f000:287e]   IO: outb 00ec <= 68
2a4b.2a4e    R..D    [f000:287e]   IO: outb 00ea <= 68
2a4b.2a4f    RH..    [f000:287e]   IO: outb 0cff <= 14
2a4b.2a50    R..D    [f000:287e]   IO: outb 00ed <= 14
2a4b.2a51    R..D    [f000:287e]   IO: outb 00eb <= 14
2a52.2a53    RH.U    [f000:475c]   MEM:  readl 00000000 => 00000000
2a52.2a54    R..D    [f000:7697]   IO: outb 00eb <= 00
2a52.2a55    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a56    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a57    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a58    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a59    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a5a    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a5b    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a5c    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a5d    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a5e    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a5f    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a60    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a61    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a62    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a63    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a64    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
2a52.2a65    R..D    [f000:7697]   IO: outb 00eb <= 00
2a52.2a66    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a67    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a68    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a69    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a6a    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a6b    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a6c    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a6d    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a6e    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a6f    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a70    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a71    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a72    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a73    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a74    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a75    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
2a52.2a76    R..D    [f000:7697]   IO: outb 00eb <= 00
2a52.2a77    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a78    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a79    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a7a    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a7b    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a7c    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a7d    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a7e    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a7f    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a80    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a81    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a82    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a83    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a84    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a85    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a86    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
2a52.2a87    R..D    [f000:7697]   IO: outb 00eb <= 00
2a52.2a88    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a89    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a8a    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a8b    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a8c    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a8d    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a8e    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a8f    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a90    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a91    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a92    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a93    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a94    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a95    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a96    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a97    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
2a52.2a98    R..D    [f000:7697]   IO: outb 00eb <= 00
2a52.2a99    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a9a    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a9b    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a9c    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a9d    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a9e    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2a9f    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa0    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa1    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa2    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa3    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa4    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa5    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa6    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa7    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aa8    RH.U    [f000:4763]   MEM:  readl 00000000 => 00080000
2a52.2aa9    R..D    [f000:7697]   IO: outb 00eb <= 00
2a52.2aaa    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aab    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aac    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aad    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aae    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aaf    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab0    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab1    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab2    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab3    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab4    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab5    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab6    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab7    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab8    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ab9    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
2a52.2aba    R..D    [f000:7697]   IO: outb 00eb <= 00
2a52.2abb    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2abc    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2abd    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2abe    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2abf    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac0    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac1    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac2    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac3    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac4    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac5    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac6    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac7    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac8    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ac9    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2aca    RH.U    [f000:4763]   MEM:  readl 00000000 => 00000000
2a52.2acb    R..D    [f000:7697]   IO: outb 00eb <= 00
2a52.2acc    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2acd    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ace    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2acf    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad0    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad1    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad2    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad3    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad4    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad5    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad6    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad7    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad8    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ad9    R..D    [f000:769e]   IO: outb 00eb <= 00
2a52.2ada    R..D    [f000:769e]   IO: outb 00eb <= 00
2adb.2adc    RH..    [f000:477a]   IO: outw 0098 <= c327
2ade.2adf    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2ade.2ae0    R..D    [f000:2860]   IO: outb 00ea <= 68
2ade.2ae1    R..D    [f000:2860]   IO: outb 00ee <= 68
2ade.2ae2    RH..    [f000:2860]   IO:  inb 0cff => 14
2ade.2ae3    R..D    [f000:2860]   IO: outb 00eb <= 14
2ade.2ae4    R..D    [f000:2860]   IO: outb 00ef <= 14
2ae5.2ae6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2ae5.2ae7    R..D    [f000:287e]   IO: outb 00ec <= 68
2ae5.2ae8    R..D    [f000:287e]   IO: outb 00ea <= 68
2ae5.2ae9    RH..    [f000:287e]   IO: outb 0cff <= 13
2ae5.2aea    R..D    [f000:287e]   IO: outb 00ed <= 13
2ae5.2aeb    R..D    [f000:287e]   IO: outb 00eb <= 13
2aec.2aed    RH.U    [f000:47b4]   MEM:  readl 000022d8 => 00000000
2aee.2aef    RH..    [f000:47b4]   IO: outw 0098 <= c328
2af0.2af1    RH.U    [f000:47d2]   MEM:  readl 00021e00 => 00000000
2af0.2af2    RH.U    [f000:47ec]   MEM:  readl 00020200 => 00000000
2af3.2af4    RH..    [f000:47ec]   IO: outw 0098 <= c329
2af6.2af7    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2af6.2af8    R..D    [f000:2860]   IO: outb 00ea <= 68
2af6.2af9    R..D    [f000:2860]   IO: outb 00ee <= 68
2af6.2afa    RH..    [f000:2860]   IO:  inb 0cff => 13
2af6.2afb    R..D    [f000:2860]   IO: outb 00eb <= 13
2af6.2afc    R..D    [f000:2860]   IO: outb 00ef <= 13
2afd.2afe    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2afd.2aff    R..D    [f000:287e]   IO: outb 00ec <= 68
2afd.2b00    R..D    [f000:287e]   IO: outb 00ea <= 68
2afd.2b01    RH..    [f000:287e]   IO: outb 0cff <= 10
2afd.2b02    R..D    [f000:287e]   IO: outb 00ed <= 10
2afd.2b03    R..D    [f000:287e]   IO: outb 00eb <= 10
2b04.2b05    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
2b04.2b06    R..D    [f000:2860]   IO: outb 00ea <= 50
2b04.2b07    R..D    [f000:2860]   IO: outb 00ee <= 50
2b04.2b08    RH..    [f000:2860]   IO:  inb 0cfe => 33
2b04.2b09    R..D    [f000:2860]   IO: outb 00eb <= 33
2b04.2b0a    R..D    [f000:2860]   IO: outb 00ef <= 33
2b0b.2b0c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
2b0b.2b0d    R..D    [f000:287e]   IO: outb 00ec <= 50
2b0b.2b0e    R..D    [f000:287e]   IO: outb 00ea <= 50
2b0b.2b0f    RH..    [f000:287e]   IO: outb 0cfe <= 11
2b0b.2b10    R..D    [f000:287e]   IO: outb 00ed <= 11
2b0b.2b11    R..D    [f000:287e]   IO: outb 00eb <= 11
2b12.2b13    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
2b12.2b14    R..D    [f000:2860]   IO: outb 00ea <= 50
2b12.2b15    R..D    [f000:2860]   IO: outb 00ee <= 50
2b12.2b16    RH..    [f000:2860]   IO:  inb 0cff => bf
2b12.2b17    R..D    [f000:2860]   IO: outb 00eb <= bf
2b12.2b18    R..D    [f000:2860]   IO: outb 00ef <= bf
2b19.2b1a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
2b19.2b1b    R..D    [f000:287e]   IO: outb 00ec <= 50
2b19.2b1c    R..D    [f000:287e]   IO: outb 00ea <= 50
2b19.2b1d    RH..    [f000:287e]   IO: outb 0cff <= 9f
2b19.2b1e    R..D    [f000:287e]   IO: outb 00ed <= 9f
2b19.2b1f    R..D    [f000:287e]   IO: outb 00eb <= 9f
2b20.2b21    RH..    [f000:34aa]   IO: outw 0098 <= c263
2b23.2b24    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2b23.2b25    R..D    [f000:2860]   IO: outb 00ea <= 54
2b23.2b26    R..D    [f000:2860]   IO: outb 00ee <= 54
2b23.2b27    RH..    [f000:2860]   IO:  inb 0cfd => 08
2b23.2b28    R..D    [f000:2860]   IO: outb 00eb <= 08
2b23.2b29    R..D    [f000:2860]   IO: outb 00ef <= 08
2b2a.2b2b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
2b2a.2b2c    R..D    [f000:287e]   IO: outb 00ec <= 54
2b2a.2b2d    R..D    [f000:287e]   IO: outb 00ea <= 54
2b2a.2b2e    RH..    [f000:287e]   IO: outb 0cfd <= 00
2b2a.2b2f    R..D    [f000:287e]   IO: outb 00ed <= 00
2b2a.2b30    R..D    [f000:287e]   IO: outb 00eb <= 00
2b2a.2b31    R.Q.    [f000:34d0]   MEM:  readw 000f34d1 => c264
2b2a.2b32    R.Q.    [f000:34d0]   MEM:  readw 000f34df => 34e4
2b33.2b34    RH..    [f000:34d0]   IO: outw 0098 <= c264
2b33.2b35    RH..    [f000:34d0]   IO: outw 0098 <= c265
2b37.2b38    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2b37.2b39    R..D    [f000:2860]   IO: outb 00ea <= 54
2b37.2b3a    R..D    [f000:2860]   IO: outb 00ee <= 54
2b37.2b3b    RH..    [f000:2860]   IO:  inb 0cfc => 00
2b37.2b3c    R..D    [f000:2860]   IO: outb 00eb <= 00
2b37.2b3d    R..D    [f000:2860]   IO: outb 00ef <= 00
2b3e.2b3f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
2b3e.2b40    R..D    [f000:287e]   IO: outb 00ec <= 54
2b3e.2b41    R..D    [f000:287e]   IO: outb 00ea <= 54
2b3e.2b42    RH..    [f000:287e]   IO: outb 0cfc <= 80
2b3e.2b43    R..D    [f000:287e]   IO: outb 00ed <= 80
2b3e.2b44    R..D    [f000:287e]   IO: outb 00eb <= 80
2b3e.2b45    R.Q.    [f000:34dc]   MEM:  readw 000f34df => 34e4
2b46.2b47    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2b46.2b48    R..D    [f000:2860]   IO: outb 00ea <= 54
2b46.2b49    R..D    [f000:2860]   IO: outb 00ee <= 54
2b46.2b4a    RH..    [f000:2860]   IO:  inb 0cfc => 80
2b46.2b4b    R..D    [f000:2860]   IO: outb 00eb <= 80
2b46.2b4c    R..D    [f000:2860]   IO: outb 00ef <= 80
2b4d.2b4e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
2b4d.2b4f    R..D    [f000:287e]   IO: outb 00ec <= 54
2b4d.2b50    R..D    [f000:287e]   IO: outb 00ea <= 54
2b4d.2b51    RH..    [f000:287e]   IO: outb 0cfc <= 89
2b4d.2b52    R..D    [f000:287e]   IO: outb 00ed <= 89
2b4d.2b53    R..D    [f000:287e]   IO: outb 00eb <= 89
2b54.2b55    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2b54.2b56    R..D    [f000:2860]   IO: outb 00ea <= 54
2b54.2b57    R..D    [f000:2860]   IO: outb 00ee <= 54
2b54.2b58    RH..    [f000:2860]   IO:  inb 0cfd => 00
2b54.2b59    R..D    [f000:2860]   IO: outb 00eb <= 00
2b54.2b5a    R..D    [f000:2860]   IO: outb 00ef <= 00
2b5b.2b5c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
2b5b.2b5d    R..D    [f000:287e]   IO: outb 00ec <= 54
2b5b.2b5e    R..D    [f000:287e]   IO: outb 00ea <= 54
2b5b.2b5f    RH..    [f000:287e]   IO: outb 0cfd <= a0
2b5b.2b60    R..D    [f000:287e]   IO: outb 00ed <= a0
2b5b.2b61    R..D    [f000:287e]   IO: outb 00eb <= a0
2b62.2b63    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
2b62.2b64    R..D    [f000:2860]   IO: outb 00ea <= 54
2b62.2b65    R..D    [f000:2860]   IO: outb 00ee <= 54
2b62.2b66    RH..    [f000:2860]   IO:  inb 0cfd => a0
2b62.2b67    R..D    [f000:2860]   IO: outb 00eb <= a0
2b62.2b68    R..D    [f000:2860]   IO: outb 00ef <= a0
2b69.2b6a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
2b69.2b6b    R..D    [f000:287e]   IO: outb 00ec <= 54
2b69.2b6c    R..D    [f000:287e]   IO: outb 00ea <= 54
2b69.2b6d    RH..    [f000:287e]   IO: outb 0cfd <= ab
2b69.2b6e    R..D    [f000:287e]   IO: outb 00ed <= ab
2b69.2b6f    R..D    [f000:287e]   IO: outb 00eb <= ab
2b69.2b70    R.Q.    [f000:34ee]   MEM:  readw 000f34ef => 34f4
2b69.2b71    R.Q.    [f000:48e9]   MEM:  readw 000f48f1 => 48f6
2b72.2b73    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
2b72.2b74    R..D    [f000:2860]   IO: outb 00ea <= 68
2b72.2b75    R..D    [f000:2860]   IO: outb 00ee <= 68
2b72.2b76    RH..    [f000:2860]   IO:  inb 0cfd => c8
2b72.2b77    R..D    [f000:2860]   IO: outb 00eb <= c8
2b72.2b78    R..D    [f000:2860]   IO: outb 00ef <= c8
2b72.2b79    R.Q.    [f000:48f8]   MEM:  readw 000f4903 => 4908
2b7a.2b7b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
2b7a.2b7c    R..D    [f000:287e]   IO: outb 00ec <= 68
2b7a.2b7d    R..D    [f000:287e]   IO: outb 00ea <= 68
2b7a.2b7e    RH..    [f000:287e]   IO: outb 0cfd <= cb
2b7a.2b7f    R..D    [f000:287e]   IO: outb 00ed <= cb
2b7a.2b80    R..D    [f000:287e]   IO: outb 00eb <= cb
2b7a.2b81    R.Q.    [f000:34f6]   MEM:  readw 000f34f7 => c266
2b7a.2b82    R.Q.    [f000:34f6]   MEM:  readl 000f34fe => f00fffff
2b7a.2b83    R.Q.    [f000:34f6]   MEM:  readw 000f3509 => 350e
2b84.2b85    RH..    [f000:34f6]   IO: outw 0098 <= c266
2b84.2b86    R.Q.    [f000:499a]   MEM:  readl 000f499d => 10000000
2b84.2b87    R.Q.    [f000:499a]   MEM:  readw 000f49a3 => 0099
2b84.2b88    R.Q.    [f000:49af]   MEM:  readw 000f49b7 => 49bc
2b8a.2b8b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2b8a.2b8c    R..D    [f000:287e]   IO: outb 00ec <= 70
2b8a.2b8d    R..D    [f000:287e]   IO: outb 00ea <= 70
2b8a.2b8e    RH..    [f000:287e]   IO: outb 0cfc <= 00
2b8a.2b8f    R..D    [f000:287e]   IO: outb 00ed <= 00
2b8a.2b90    R..D    [f000:287e]   IO: outb 00eb <= 00
2b8a.2b91    R.Q.    [f000:49be]   MEM:  readw 000f49c3 => 0371
2b8a.2b92    R.Q.    [f000:49cc]   MEM:  readw 000f49d3 => 49d8
2b93.2b94    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2b93.2b95    R..D    [f000:287e]   IO: outb 00ec <= 70
2b93.2b96    R..D    [f000:287e]   IO: outb 00ea <= 70
2b93.2b97    RH..    [f000:287e]   IO: outb 0cfd <= 00
2b93.2b98    R..D    [f000:287e]   IO: outb 00ed <= 00
2b93.2b99    R..D    [f000:287e]   IO: outb 00eb <= 00
2b93.2b9a    R.Q.    [f000:49da]   MEM:  readw 000f49ed => 0100
2b93.2b9b    R.Q.    [f000:49da]   MEM:  readw 000f49f1 => 009e
2b93.2b9c    R.Q.    [f000:49ff]   MEM:  readw 000f4a05 => 4a0a
2b9d.2b9e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2b9d.2b9f    R..D    [f000:287e]   IO: outb 00ec <= 70
2b9d.2ba0    R..D    [f000:287e]   IO: outb 00ea <= 70
2b9d.2ba1    RH..    [f000:287e]   IO: outb 0cfc <= 08
2b9d.2ba2    R..D    [f000:287e]   IO: outb 00ed <= 08
2b9d.2ba3    R..D    [f000:287e]   IO: outb 00eb <= 08
2b9d.2ba4    R.Q.    [f000:4a0c]   MEM:  readw 000f4a19 => 4a1e
2b9d.2ba5    R.Q.    [f000:76a7]   MEM:  readl 000f76af => 00002000
2b9d.2ba6    R.Q.    [f000:76b8]   MEM:  readl 000f76bb => 00080000
2b9d.2ba7    R.Q.    [f000:76c1]   MEM:  readl 000f76c9 => 0ff00000
2b9d.2ba8    R.Q.    [f000:76f5]   MEM:  readl 000f76fa => e0000000
2b9d.2ba9    R.Q.    [f000:76f5]   MEM:  readw 000f7705 => 770a
2b9d.2baa    R.Q.    [f000:4a20]   MEM:  readw 000f4a25 => 0371
2b9d.2bab    R.Q.    [f000:4a2e]   MEM:  readw 000f4a33 => 4a38
2bac.2bad    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2bac.2bae    R..D    [f000:287e]   IO: outb 00ec <= 70
2bac.2baf    R..D    [f000:287e]   IO: outb 00ea <= 70
2bac.2bb0    RH..    [f000:287e]   IO: outb 0cfd <= 06
2bac.2bb1    R..D    [f000:287e]   IO: outb 00ed <= 06
2bac.2bb2    R..D    [f000:287e]   IO: outb 00eb <= 06
2bac.2bb3    R.Q.    [f000:4a3a]   MEM:  readw 000f4a41 => 003f
2bb4.2bb5    RH.U    [f000:4a3a]   MEM: writeb 00000000 <= 00
2bb4.2bb6    RH.U    [f000:4a45]   MEM: writeb 00000001 <= 01
2bb4.2bb7    RH.U    [f000:4a45]   MEM: writeb 00000002 <= 02
2bb4.2bb8    RH.U    [f000:4a45]   MEM: writeb 00000003 <= 03
2bb4.2bb9    RH.U    [f000:4a45]   MEM: writeb 00000004 <= 04
2bb4.2bba    RH.U    [f000:4a45]   MEM: writeb 00000005 <= 05
2bb4.2bbb    RH.U    [f000:4a45]   MEM: writeb 00000006 <= 06
2bb4.2bbc    RH.U    [f000:4a45]   MEM: writeb 00000007 <= 07
2bb4.2bbd    RH.U    [f000:4a45]   MEM: writeb 00000008 <= 08
2bb4.2bbe    RH.U    [f000:4a45]   MEM: writeb 00000009 <= 09
2bb4.2bbf    RH.U    [f000:4a45]   MEM: writeb 0000000a <= 0a
2bb4.2bc0    RH.U    [f000:4a45]   MEM: writeb 0000000b <= 0b
2bb4.2bc1    RH.U    [f000:4a45]   MEM: writeb 0000000c <= 0c
2bb4.2bc2    RH.U    [f000:4a45]   MEM: writeb 0000000d <= 0d
2bb4.2bc3    RH.U    [f000:4a45]   MEM: writeb 0000000e <= 0e
2bb4.2bc4    RH.U    [f000:4a45]   MEM: writeb 0000000f <= 0f
2bb4.2bc5    RH.U    [f000:4a45]   MEM: writeb 00000010 <= 10
2bb4.2bc6    RH.U    [f000:4a45]   MEM: writeb 00000011 <= 11
2bb4.2bc7    RH.U    [f000:4a45]   MEM: writeb 00000012 <= 12
2bb4.2bc8    RH.U    [f000:4a45]   MEM: writeb 00000013 <= 13
2bb4.2bc9    RH.U    [f000:4a45]   MEM: writeb 00000014 <= 14
2bb4.2bca    RH.U    [f000:4a45]   MEM: writeb 00000015 <= 15
2bb4.2bcb    RH.U    [f000:4a45]   MEM: writeb 00000016 <= 16
2bb4.2bcc    RH.U    [f000:4a45]   MEM: writeb 00000017 <= 17
2bb4.2bcd    RH.U    [f000:4a45]   MEM: writeb 00000018 <= 18
2bb4.2bce    RH.U    [f000:4a45]   MEM: writeb 00000019 <= 19
2bb4.2bcf    RH.U    [f000:4a45]   MEM: writeb 0000001a <= 1a
2bb4.2bd0    RH.U    [f000:4a45]   MEM: writeb 0000001b <= 1b
2bb4.2bd1    RH.U    [f000:4a45]   MEM: writeb 0000001c <= 1c
2bb4.2bd2    RH.U    [f000:4a45]   MEM: writeb 0000001d <= 1d
2bb4.2bd3    RH.U    [f000:4a45]   MEM: writeb 0000001e <= 1e
2bb4.2bd4    RH.U    [f000:4a45]   MEM: writeb 0000001f <= 1f
2bb4.2bd5    RH.U    [f000:4a45]   MEM: writeb 00000020 <= 20
2bb4.2bd6    RH.U    [f000:4a45]   MEM: writeb 00000021 <= 21
2bb4.2bd7    RH.U    [f000:4a45]   MEM: writeb 00000022 <= 22
2bb4.2bd8    RH.U    [f000:4a45]   MEM: writeb 00000023 <= 23
2bb4.2bd9    RH.U    [f000:4a45]   MEM: writeb 00000024 <= 24
2bb4.2bda    RH.U    [f000:4a45]   MEM: writeb 00000025 <= 25
2bb4.2bdb    RH.U    [f000:4a45]   MEM: writeb 00000026 <= 26
2bb4.2bdc    RH.U    [f000:4a45]   MEM: writeb 00000027 <= 27
2bb4.2bdd    RH.U    [f000:4a45]   MEM: writeb 00000028 <= 28
2bb4.2bde    RH.U    [f000:4a45]   MEM: writeb 00000029 <= 29
2bb4.2bdf    RH.U    [f000:4a45]   MEM: writeb 0000002a <= 2a
2bb4.2be0    RH.U    [f000:4a45]   MEM: writeb 0000002b <= 2b
2bb4.2be1    RH.U    [f000:4a45]   MEM: writeb 0000002c <= 2c
2bb4.2be2    RH.U    [f000:4a45]   MEM: writeb 0000002d <= 2d
2bb4.2be3    RH.U    [f000:4a45]   MEM: writeb 0000002e <= 2e
2bb4.2be4    RH.U    [f000:4a45]   MEM: writeb 0000002f <= 2f
2bb4.2be5    RH.U    [f000:4a45]   MEM: writeb 00000030 <= 30
2bb4.2be6    RH.U    [f000:4a45]   MEM: writeb 00000031 <= 31
2bb4.2be7    RH.U    [f000:4a45]   MEM: writeb 00000032 <= 32
2bb4.2be8    RH.U    [f000:4a45]   MEM: writeb 00000033 <= 33
2bb4.2be9    RH.U    [f000:4a45]   MEM: writeb 00000034 <= 34
2bb4.2bea    RH.U    [f000:4a45]   MEM: writeb 00000035 <= 35
2bb4.2beb    RH.U    [f000:4a45]   MEM: writeb 00000036 <= 36
2bb4.2bec    RH.U    [f000:4a45]   MEM: writeb 00000037 <= 37
2bb4.2bed    RH.U    [f000:4a45]   MEM: writeb 00000038 <= 38
2bb4.2bee    RH.U    [f000:4a45]   MEM: writeb 00000039 <= 39
2bb4.2bef    RH.U    [f000:4a45]   MEM: writeb 0000003a <= 3a
2bb4.2bf0    RH.U    [f000:4a45]   MEM: writeb 0000003b <= 3b
2bb4.2bf1    RH.U    [f000:4a45]   MEM: writeb 0000003c <= 3c
2bb4.2bf2    RH.U    [f000:4a45]   MEM: writeb 0000003d <= 3d
2bb4.2bf3    RH.U    [f000:4a45]   MEM: writeb 0000003e <= 3e
2bb4.2bf4    RH.U    [f000:4a4d]   MEM:  readb 0000003e => 3e
2bb4.2bf5    RH.U    [f000:4a52]   MEM:  readb 0000003d => 3d
2bb4.2bf6    RH.U    [f000:4a59]   MEM:  readb 0000003c => 3c
2bb4.2bf7    RH.U    [f000:4a52]   MEM:  readb 0000003b => 3b
2bb4.2bf8    RH.U    [f000:4a59]   MEM:  readb 0000003a => 3a
2bb4.2bf9    RH.U    [f000:4a52]   MEM:  readb 00000039 => 39
2bb4.2bfa    RH.U    [f000:4a59]   MEM:  readb 00000038 => 38
2bb4.2bfb    RH.U    [f000:4a52]   MEM:  readb 00000037 => 37
2bb4.2bfc    RH.U    [f000:4a59]   MEM:  readb 00000036 => 36
2bb4.2bfd    RH.U    [f000:4a52]   MEM:  readb 00000035 => 35
2bb4.2bfe    RH.U    [f000:4a59]   MEM:  readb 00000034 => 34
2bb4.2bff    RH.U    [f000:4a52]   MEM:  readb 00000033 => 33
2bb4.2c00    RH.U    [f000:4a59]   MEM:  readb 00000032 => 32
2bb4.2c01    RH.U    [f000:4a52]   MEM:  readb 00000031 => 31
2bb4.2c02    RH.U    [f000:4a59]   MEM:  readb 00000030 => 30
2bb4.2c03    RH.U    [f000:4a52]   MEM:  readb 0000002f => 2f
2bb4.2c04    RH.U    [f000:4a59]   MEM:  readb 0000002e => 2e
2bb4.2c05    RH.U    [f000:4a52]   MEM:  readb 0000002d => 2d
2bb4.2c06    RH.U    [f000:4a59]   MEM:  readb 0000002c => 2c
2bb4.2c07    RH.U    [f000:4a52]   MEM:  readb 0000002b => 2b
2bb4.2c08    RH.U    [f000:4a59]   MEM:  readb 0000002a => 2a
2bb4.2c09    RH.U    [f000:4a52]   MEM:  readb 00000029 => 29
2bb4.2c0a    RH.U    [f000:4a59]   MEM:  readb 00000028 => 28
2bb4.2c0b    RH.U    [f000:4a52]   MEM:  readb 00000027 => 27
2bb4.2c0c    RH.U    [f000:4a59]   MEM:  readb 00000026 => 26
2bb4.2c0d    RH.U    [f000:4a52]   MEM:  readb 00000025 => 25
2bb4.2c0e    RH.U    [f000:4a59]   MEM:  readb 00000024 => 24
2bb4.2c0f    RH.U    [f000:4a52]   MEM:  readb 00000023 => 23
2bb4.2c10    RH.U    [f000:4a59]   MEM:  readb 00000022 => 22
2bb4.2c11    RH.U    [f000:4a52]   MEM:  readb 00000021 => 21
2bb4.2c12    RH.U    [f000:4a59]   MEM:  readb 00000020 => 20
2bb4.2c13    RH.U    [f000:4a52]   MEM:  readb 0000001f => 1f
2bb4.2c14    RH.U    [f000:4a59]   MEM:  readb 0000001e => 1e
2bb4.2c15    RH.U    [f000:4a52]   MEM:  readb 0000001d => 1d
2bb4.2c16    RH.U    [f000:4a59]   MEM:  readb 0000001c => 1c
2bb4.2c17    RH.U    [f000:4a52]   MEM:  readb 0000001b => 1b
2bb4.2c18    RH.U    [f000:4a59]   MEM:  readb 0000001a => 1a
2bb4.2c19    RH.U    [f000:4a52]   MEM:  readb 00000019 => 19
2bb4.2c1a    RH.U    [f000:4a59]   MEM:  readb 00000018 => 18
2bb4.2c1b    RH.U    [f000:4a52]   MEM:  readb 00000017 => 17
2bb4.2c1c    RH.U    [f000:4a59]   MEM:  readb 00000016 => 16
2bb4.2c1d    RH.U    [f000:4a52]   MEM:  readb 00000015 => 15
2bb4.2c1e    RH.U    [f000:4a59]   MEM:  readb 00000014 => 14
2bb4.2c1f    RH.U    [f000:4a52]   MEM:  readb 00000013 => 13
2bb4.2c20    RH.U    [f000:4a59]   MEM:  readb 00000012 => 12
2bb4.2c21    RH.U    [f000:4a52]   MEM:  readb 00000011 => 11
2bb4.2c22    RH.U    [f000:4a59]   MEM:  readb 00000010 => 10
2bb4.2c23    RH.U    [f000:4a52]   MEM:  readb 0000000f => 0f
2bb4.2c24    RH.U    [f000:4a59]   MEM:  readb 0000000e => 0e
2bb4.2c25    RH.U    [f000:4a52]   MEM:  readb 0000000d => 0d
2bb4.2c26    RH.U    [f000:4a59]   MEM:  readb 0000000c => 0c
2bb4.2c27    RH.U    [f000:4a52]   MEM:  readb 0000000b => 0b
2bb4.2c28    RH.U    [f000:4a59]   MEM:  readb 0000000a => 0a
2bb4.2c29    RH.U    [f000:4a52]   MEM:  readb 00000009 => 09
2bb4.2c2a    RH.U    [f000:4a59]   MEM:  readb 00000008 => 08
2bb4.2c2b    RH.U    [f000:4a52]   MEM:  readb 00000007 => 07
2bb4.2c2c    RH.U    [f000:4a59]   MEM:  readb 00000006 => 06
2bb4.2c2d    RH.U    [f000:4a52]   MEM:  readb 00000005 => 05
2bb4.2c2e    RH.U    [f000:4a59]   MEM:  readb 00000004 => 04
2bb4.2c2f    RH.U    [f000:4a52]   MEM:  readb 00000003 => 03
2bb4.2c30    RH.U    [f000:4a59]   MEM:  readb 00000002 => 02
2bb4.2c31    RH.U    [f000:4a52]   MEM:  readb 00000001 => 01
2bb4.2c32    RH.U    [f000:4a59]   MEM:  readb 00000000 => 00
2bb4.2c33    RH.U    [f000:4a5e]   MEM: writel 00000000 <= 0000ffff
2bb4.2c34    R.Q.    [f000:4a91]   MEM:  readl 000f4a9b => 10000000
2c36.2c37    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2c36.2c38    R..D    [f000:287e]   IO: outb 00ec <= 70
2c36.2c39    R..D    [f000:287e]   IO: outb 00ea <= 70
2c36.2c3a    RH..    [f000:287e]   IO: outb 0cfc <= 00
2c36.2c3b    R..D    [f000:287e]   IO: outb 00ed <= 00
2c36.2c3c    R..D    [f000:287e]   IO: outb 00eb <= 00
2c3d.2c3e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2c3d.2c3f    R..D    [f000:287e]   IO: outb 00ec <= 70
2c3d.2c40    R..D    [f000:287e]   IO: outb 00ea <= 70
2c3d.2c41    RH..    [f000:287e]   IO: outb 0cfd <= 00
2c3d.2c42    R..D    [f000:287e]   IO: outb 00ed <= 00
2c3d.2c43    R..D    [f000:287e]   IO: outb 00eb <= 00
2c44.2c45    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2c44.2c46    R..D    [f000:287e]   IO: outb 00ec <= 70
2c44.2c47    R..D    [f000:287e]   IO: outb 00ea <= 70
2c44.2c48    RH..    [f000:287e]   IO: outb 0cfc <= 08
2c44.2c49    R..D    [f000:287e]   IO: outb 00ed <= 08
2c44.2c4a    R..D    [f000:287e]   IO: outb 00eb <= 08
2c4b.2c4c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2c4b.2c4d    R..D    [f000:287e]   IO: outb 00ec <= 70
2c4b.2c4e    R..D    [f000:287e]   IO: outb 00ea <= 70
2c4b.2c4f    RH..    [f000:287e]   IO: outb 0cfd <= 06
2c4b.2c50    R..D    [f000:287e]   IO: outb 00ed <= 06
2c4b.2c51    R..D    [f000:287e]   IO: outb 00eb <= 06
2c52.2c53    RH.U    [f000:4a3a]   MEM: writeb 10000000 <= 00
2c52.2c54    RH.U    [f000:4a45]   MEM: writeb 10000001 <= 01
2c52.2c55    RH.U    [f000:4a45]   MEM: writeb 10000002 <= 02
2c52.2c56    RH.U    [f000:4a45]   MEM: writeb 10000003 <= 03
2c52.2c57    RH.U    [f000:4a45]   MEM: writeb 10000004 <= 04
2c52.2c58    RH.U    [f000:4a45]   MEM: writeb 10000005 <= 05
2c52.2c59    RH.U    [f000:4a45]   MEM: writeb 10000006 <= 06
2c52.2c5a    RH.U    [f000:4a45]   MEM: writeb 10000007 <= 07
2c52.2c5b    RH.U    [f000:4a45]   MEM: writeb 10000008 <= 08
2c52.2c5c    RH.U    [f000:4a45]   MEM: writeb 10000009 <= 09
2c52.2c5d    RH.U    [f000:4a45]   MEM: writeb 1000000a <= 0a
2c52.2c5e    RH.U    [f000:4a45]   MEM: writeb 1000000b <= 0b
2c52.2c5f    RH.U    [f000:4a45]   MEM: writeb 1000000c <= 0c
2c52.2c60    RH.U    [f000:4a45]   MEM: writeb 1000000d <= 0d
2c52.2c61    RH.U    [f000:4a45]   MEM: writeb 1000000e <= 0e
2c52.2c62    RH.U    [f000:4a45]   MEM: writeb 1000000f <= 0f
2c52.2c63    RH.U    [f000:4a45]   MEM: writeb 10000010 <= 10
2c52.2c64    RH.U    [f000:4a45]   MEM: writeb 10000011 <= 11
2c52.2c65    RH.U    [f000:4a45]   MEM: writeb 10000012 <= 12
2c52.2c66    RH.U    [f000:4a45]   MEM: writeb 10000013 <= 13
2c52.2c67    RH.U    [f000:4a45]   MEM: writeb 10000014 <= 14
2c52.2c68    RH.U    [f000:4a45]   MEM: writeb 10000015 <= 15
2c52.2c69    RH.U    [f000:4a45]   MEM: writeb 10000016 <= 16
2c52.2c6a    RH.U    [f000:4a45]   MEM: writeb 10000017 <= 17
2c52.2c6b    RH.U    [f000:4a45]   MEM: writeb 10000018 <= 18
2c52.2c6c    RH.U    [f000:4a45]   MEM: writeb 10000019 <= 19
2c52.2c6d    RH.U    [f000:4a45]   MEM: writeb 1000001a <= 1a
2c52.2c6e    RH.U    [f000:4a45]   MEM: writeb 1000001b <= 1b
2c52.2c6f    RH.U    [f000:4a45]   MEM: writeb 1000001c <= 1c
2c52.2c70    RH.U    [f000:4a45]   MEM: writeb 1000001d <= 1d
2c52.2c71    RH.U    [f000:4a45]   MEM: writeb 1000001e <= 1e
2c52.2c72    RH.U    [f000:4a45]   MEM: writeb 1000001f <= 1f
2c52.2c73    RH.U    [f000:4a45]   MEM: writeb 10000020 <= 20
2c52.2c74    RH.U    [f000:4a45]   MEM: writeb 10000021 <= 21
2c52.2c75    RH.U    [f000:4a45]   MEM: writeb 10000022 <= 22
2c52.2c76    RH.U    [f000:4a45]   MEM: writeb 10000023 <= 23
2c52.2c77    RH.U    [f000:4a45]   MEM: writeb 10000024 <= 24
2c52.2c78    RH.U    [f000:4a45]   MEM: writeb 10000025 <= 25
2c52.2c79    RH.U    [f000:4a45]   MEM: writeb 10000026 <= 26
2c52.2c7a    RH.U    [f000:4a45]   MEM: writeb 10000027 <= 27
2c52.2c7b    RH.U    [f000:4a45]   MEM: writeb 10000028 <= 28
2c52.2c7c    RH.U    [f000:4a45]   MEM: writeb 10000029 <= 29
2c52.2c7d    RH.U    [f000:4a45]   MEM: writeb 1000002a <= 2a
2c52.2c7e    RH.U    [f000:4a45]   MEM: writeb 1000002b <= 2b
2c52.2c7f    RH.U    [f000:4a45]   MEM: writeb 1000002c <= 2c
2c52.2c80    RH.U    [f000:4a45]   MEM: writeb 1000002d <= 2d
2c52.2c81    RH.U    [f000:4a45]   MEM: writeb 1000002e <= 2e
2c52.2c82    RH.U    [f000:4a45]   MEM: writeb 1000002f <= 2f
2c52.2c83    RH.U    [f000:4a45]   MEM: writeb 10000030 <= 30
2c52.2c84    RH.U    [f000:4a45]   MEM: writeb 10000031 <= 31
2c52.2c85    RH.U    [f000:4a45]   MEM: writeb 10000032 <= 32
2c52.2c86    RH.U    [f000:4a45]   MEM: writeb 10000033 <= 33
2c52.2c87    RH.U    [f000:4a45]   MEM: writeb 10000034 <= 34
2c52.2c88    RH.U    [f000:4a45]   MEM: writeb 10000035 <= 35
2c52.2c89    RH.U    [f000:4a45]   MEM: writeb 10000036 <= 36
2c52.2c8a    RH.U    [f000:4a45]   MEM: writeb 10000037 <= 37
2c52.2c8b    RH.U    [f000:4a45]   MEM: writeb 10000038 <= 38
2c52.2c8c    RH.U    [f000:4a45]   MEM: writeb 10000039 <= 39
2c52.2c8d    RH.U    [f000:4a45]   MEM: writeb 1000003a <= 3a
2c52.2c8e    RH.U    [f000:4a45]   MEM: writeb 1000003b <= 3b
2c52.2c8f    RH.U    [f000:4a45]   MEM: writeb 1000003c <= 3c
2c52.2c90    RH.U    [f000:4a45]   MEM: writeb 1000003d <= 3d
2c52.2c91    RH.U    [f000:4a45]   MEM: writeb 1000003e <= 3e
2c52.2c92    RH.U    [f000:4a4d]   MEM:  readb 1000003e => 3e
2c52.2c93    RH.U    [f000:4a52]   MEM:  readb 1000003d => 3d
2c52.2c94    RH.U    [f000:4a59]   MEM:  readb 1000003c => 3c
2c52.2c95    RH.U    [f000:4a52]   MEM:  readb 1000003b => 3b
2c52.2c96    RH.U    [f000:4a59]   MEM:  readb 1000003a => 3a
2c52.2c97    RH.U    [f000:4a52]   MEM:  readb 10000039 => 39
2c52.2c98    RH.U    [f000:4a59]   MEM:  readb 10000038 => 38
2c52.2c99    RH.U    [f000:4a52]   MEM:  readb 10000037 => 37
2c52.2c9a    RH.U    [f000:4a59]   MEM:  readb 10000036 => 36
2c52.2c9b    RH.U    [f000:4a52]   MEM:  readb 10000035 => 35
2c52.2c9c    RH.U    [f000:4a59]   MEM:  readb 10000034 => 34
2c52.2c9d    RH.U    [f000:4a52]   MEM:  readb 10000033 => 33
2c52.2c9e    RH.U    [f000:4a59]   MEM:  readb 10000032 => 32
2c52.2c9f    RH.U    [f000:4a52]   MEM:  readb 10000031 => 31
2c52.2ca0    RH.U    [f000:4a59]   MEM:  readb 10000030 => 30
2c52.2ca1    RH.U    [f000:4a52]   MEM:  readb 1000002f => 2f
2c52.2ca2    RH.U    [f000:4a59]   MEM:  readb 1000002e => 2e
2c52.2ca3    RH.U    [f000:4a52]   MEM:  readb 1000002d => 2d
2c52.2ca4    RH.U    [f000:4a59]   MEM:  readb 1000002c => 2c
2c52.2ca5    RH.U    [f000:4a52]   MEM:  readb 1000002b => 2b
2c52.2ca6    RH.U    [f000:4a59]   MEM:  readb 1000002a => 2a
2c52.2ca7    RH.U    [f000:4a52]   MEM:  readb 10000029 => 29
2c52.2ca8    RH.U    [f000:4a59]   MEM:  readb 10000028 => 28
2c52.2ca9    RH.U    [f000:4a52]   MEM:  readb 10000027 => 27
2c52.2caa    RH.U    [f000:4a59]   MEM:  readb 10000026 => 26
2c52.2cab    RH.U    [f000:4a52]   MEM:  readb 10000025 => 25
2c52.2cac    RH.U    [f000:4a59]   MEM:  readb 10000024 => 24
2c52.2cad    RH.U    [f000:4a52]   MEM:  readb 10000023 => 23
2c52.2cae    RH.U    [f000:4a59]   MEM:  readb 10000022 => 22
2c52.2caf    RH.U    [f000:4a52]   MEM:  readb 10000021 => 21
2c52.2cb0    RH.U    [f000:4a59]   MEM:  readb 10000020 => 20
2c52.2cb1    RH.U    [f000:4a52]   MEM:  readb 1000001f => 1f
2c52.2cb2    RH.U    [f000:4a59]   MEM:  readb 1000001e => 1e
2c52.2cb3    RH.U    [f000:4a52]   MEM:  readb 1000001d => 1d
2c52.2cb4    RH.U    [f000:4a59]   MEM:  readb 1000001c => 1c
2c52.2cb5    RH.U    [f000:4a52]   MEM:  readb 1000001b => 1b
2c52.2cb6    RH.U    [f000:4a59]   MEM:  readb 1000001a => 1a
2c52.2cb7    RH.U    [f000:4a52]   MEM:  readb 10000019 => 19
2c52.2cb8    RH.U    [f000:4a59]   MEM:  readb 10000018 => 18
2c52.2cb9    RH.U    [f000:4a52]   MEM:  readb 10000017 => 17
2c52.2cba    RH.U    [f000:4a59]   MEM:  readb 10000016 => 16
2c52.2cbb    RH.U    [f000:4a52]   MEM:  readb 10000015 => 15
2c52.2cbc    RH.U    [f000:4a59]   MEM:  readb 10000014 => 14
2c52.2cbd    RH.U    [f000:4a52]   MEM:  readb 10000013 => 13
2c52.2cbe    RH.U    [f000:4a59]   MEM:  readb 10000012 => 12
2c52.2cbf    RH.U    [f000:4a52]   MEM:  readb 10000011 => 11
2c52.2cc0    RH.U    [f000:4a59]   MEM:  readb 10000010 => 10
2c52.2cc1    RH.U    [f000:4a52]   MEM:  readb 1000000f => 0f
2c52.2cc2    RH.U    [f000:4a59]   MEM:  readb 1000000e => 0e
2c52.2cc3    RH.U    [f000:4a52]   MEM:  readb 1000000d => 0d
2c52.2cc4    RH.U    [f000:4a59]   MEM:  readb 1000000c => 0c
2c52.2cc5    RH.U    [f000:4a52]   MEM:  readb 1000000b => 0b
2c52.2cc6    RH.U    [f000:4a59]   MEM:  readb 1000000a => 0a
2c52.2cc7    RH.U    [f000:4a52]   MEM:  readb 10000009 => 09
2c52.2cc8    RH.U    [f000:4a59]   MEM:  readb 10000008 => 08
2c52.2cc9    RH.U    [f000:4a52]   MEM:  readb 10000007 => 07
2c52.2cca    RH.U    [f000:4a59]   MEM:  readb 10000006 => 06
2c52.2ccb    RH.U    [f000:4a52]   MEM:  readb 10000005 => 05
2c52.2ccc    RH.U    [f000:4a59]   MEM:  readb 10000004 => 04
2c52.2ccd    RH.U    [f000:4a52]   MEM:  readb 10000003 => 03
2c52.2cce    RH.U    [f000:4a59]   MEM:  readb 10000002 => 02
2c52.2ccf    RH.U    [f000:4a52]   MEM:  readb 10000001 => 01
2c52.2cd0    RH.U    [f000:4a59]   MEM:  readb 10000000 => 00
2c52.2cd1    RH.U    [f000:4a5e]   MEM: writel 10000000 <= 0000ffff
2cd3.2cd4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2cd3.2cd5    R..D    [f000:287e]   IO: outb 00ec <= 70
2cd3.2cd6    R..D    [f000:287e]   IO: outb 00ea <= 70
2cd3.2cd7    RH..    [f000:287e]   IO: outb 0cfc <= 00
2cd3.2cd8    R..D    [f000:287e]   IO: outb 00ed <= 00
2cd3.2cd9    R..D    [f000:287e]   IO: outb 00eb <= 00
2cda.2cdb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2cda.2cdc    R..D    [f000:287e]   IO: outb 00ec <= 70
2cda.2cdd    R..D    [f000:287e]   IO: outb 00ea <= 70
2cda.2cde    RH..    [f000:287e]   IO: outb 0cfd <= 00
2cda.2cdf    R..D    [f000:287e]   IO: outb 00ed <= 00
2cda.2ce0    R..D    [f000:287e]   IO: outb 00eb <= 00
2ce1.2ce2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2ce1.2ce3    R..D    [f000:287e]   IO: outb 00ec <= 70
2ce1.2ce4    R..D    [f000:287e]   IO: outb 00ea <= 70
2ce1.2ce5    RH..    [f000:287e]   IO: outb 0cfc <= 08
2ce1.2ce6    R..D    [f000:287e]   IO: outb 00ed <= 08
2ce1.2ce7    R..D    [f000:287e]   IO: outb 00eb <= 08
2ce8.2ce9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2ce8.2cea    R..D    [f000:287e]   IO: outb 00ec <= 70
2ce8.2ceb    R..D    [f000:287e]   IO: outb 00ea <= 70
2ce8.2cec    RH..    [f000:287e]   IO: outb 0cfd <= 06
2ce8.2ced    R..D    [f000:287e]   IO: outb 00ed <= 06
2ce8.2cee    R..D    [f000:287e]   IO: outb 00eb <= 06
2cef.2cf0    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2cef.2cf1    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2cef.2cf2    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2cef.2cf3    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2cef.2cf4    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2cef.2cf5    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2cef.2cf6    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2cef.2cf7    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2cef.2cf8    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2cef.2cf9    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2cef.2cfa    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2cef.2cfb    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2cef.2cfc    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2cef.2cfd    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2cef.2cfe    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2cef.2cff    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2cef.2d00    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2cef.2d01    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2cef.2d02    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2cef.2d03    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2cef.2d04    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2cef.2d05    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2cef.2d06    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2cef.2d07    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2cef.2d08    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2cef.2d09    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2cef.2d0a    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2cef.2d0b    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2cef.2d0c    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2cef.2d0d    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2cef.2d0e    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2cef.2d0f    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2cef.2d10    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2cef.2d11    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2cef.2d12    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2cef.2d13    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2cef.2d14    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2cef.2d15    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2cef.2d16    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2cef.2d17    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2cef.2d18    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2cef.2d19    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2cef.2d1a    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2cef.2d1b    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2cef.2d1c    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2cef.2d1d    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2cef.2d1e    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2cef.2d1f    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2cef.2d20    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2cef.2d21    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2cef.2d22    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2cef.2d23    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2cef.2d24    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2cef.2d25    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2cef.2d26    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2cef.2d27    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2cef.2d28    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2cef.2d29    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2cef.2d2a    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2cef.2d2b    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2cef.2d2c    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2cef.2d2d    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2cef.2d2e    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2cef.2d2f    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2cef.2d30    R.Q.    [f000:4a86]   MEM:  readl 000f4a89 => 10000000
2cef.2d31    R.Q.    [f000:4a86]   MEM:  readw 000f4a8f => ff4d
2cef.2d32    R.Q.    [f000:49de]   MEM:  readw 000f49ed => 0100
2cef.2d33    R.Q.    [f000:49de]   MEM:  readw 000f49f1 => 009e
2d35.2d36    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2d35.2d37    R..D    [f000:287e]   IO: outb 00ec <= 70
2d35.2d38    R..D    [f000:287e]   IO: outb 00ea <= 70
2d35.2d39    RH..    [f000:287e]   IO: outb 0cfc <= 10
2d35.2d3a    R..D    [f000:287e]   IO: outb 00ed <= 10
2d35.2d3b    R..D    [f000:287e]   IO: outb 00eb <= 10
2d3c.2d3d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2d3c.2d3e    R..D    [f000:287e]   IO: outb 00ec <= 70
2d3c.2d3f    R..D    [f000:287e]   IO: outb 00ea <= 70
2d3c.2d40    RH..    [f000:287e]   IO: outb 0cfd <= 0e
2d3c.2d41    R..D    [f000:287e]   IO: outb 00ed <= 0e
2d3c.2d42    R..D    [f000:287e]   IO: outb 00eb <= 0e
2d43.2d44    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2d43.2d45    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2d43.2d46    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2d43.2d47    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2d43.2d48    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2d43.2d49    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2d43.2d4a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2d43.2d4b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2d43.2d4c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2d43.2d4d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2d43.2d4e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2d43.2d4f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2d43.2d50    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2d43.2d51    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2d43.2d52    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2d43.2d53    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2d43.2d54    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2d43.2d55    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2d43.2d56    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2d43.2d57    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2d43.2d58    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2d43.2d59    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2d43.2d5a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2d43.2d5b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2d43.2d5c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2d43.2d5d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2d43.2d5e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2d43.2d5f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2d43.2d60    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2d43.2d61    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2d43.2d62    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2d43.2d63    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2d43.2d64    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2d43.2d65    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2d43.2d66    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2d43.2d67    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2d43.2d68    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2d43.2d69    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2d43.2d6a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2d43.2d6b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2d43.2d6c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2d43.2d6d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2d43.2d6e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2d43.2d6f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2d43.2d70    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2d43.2d71    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2d43.2d72    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2d43.2d73    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2d43.2d74    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2d43.2d75    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2d43.2d76    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2d43.2d77    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2d43.2d78    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2d43.2d79    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2d43.2d7a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2d43.2d7b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2d43.2d7c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2d43.2d7d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2d43.2d7e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2d43.2d7f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2d43.2d80    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2d43.2d81    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2d43.2d82    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2d43.2d83    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2d85.2d86    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2d85.2d87    R..D    [f000:287e]   IO: outb 00ec <= 70
2d85.2d88    R..D    [f000:287e]   IO: outb 00ea <= 70
2d85.2d89    RH..    [f000:287e]   IO: outb 0cfc <= 18
2d85.2d8a    R..D    [f000:287e]   IO: outb 00ed <= 18
2d85.2d8b    R..D    [f000:287e]   IO: outb 00eb <= 18
2d8c.2d8d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2d8c.2d8e    R..D    [f000:287e]   IO: outb 00ec <= 70
2d8c.2d8f    R..D    [f000:287e]   IO: outb 00ea <= 70
2d8c.2d90    RH..    [f000:287e]   IO: outb 0cfd <= 16
2d8c.2d91    R..D    [f000:287e]   IO: outb 00ed <= 16
2d8c.2d92    R..D    [f000:287e]   IO: outb 00eb <= 16
2d93.2d94    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2d93.2d95    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2d93.2d96    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2d93.2d97    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2d93.2d98    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2d93.2d99    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2d93.2d9a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2d93.2d9b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2d93.2d9c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2d93.2d9d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2d93.2d9e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2d93.2d9f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2d93.2da0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2d93.2da1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2d93.2da2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2d93.2da3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2d93.2da4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2d93.2da5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2d93.2da6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2d93.2da7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2d93.2da8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2d93.2da9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2d93.2daa    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2d93.2dab    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2d93.2dac    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2d93.2dad    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2d93.2dae    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2d93.2daf    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2d93.2db0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2d93.2db1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2d93.2db2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2d93.2db3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2d93.2db4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2d93.2db5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2d93.2db6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2d93.2db7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2d93.2db8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2d93.2db9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2d93.2dba    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2d93.2dbb    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2d93.2dbc    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2d93.2dbd    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2d93.2dbe    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2d93.2dbf    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2d93.2dc0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2d93.2dc1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2d93.2dc2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2d93.2dc3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2d93.2dc4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2d93.2dc5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2d93.2dc6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2d93.2dc7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2d93.2dc8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2d93.2dc9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2d93.2dca    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2d93.2dcb    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2d93.2dcc    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2d93.2dcd    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2d93.2dce    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2d93.2dcf    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2d93.2dd0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2d93.2dd1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2d93.2dd2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2d93.2dd3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2dd5.2dd6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2dd5.2dd7    R..D    [f000:287e]   IO: outb 00ec <= 70
2dd5.2dd8    R..D    [f000:287e]   IO: outb 00ea <= 70
2dd5.2dd9    RH..    [f000:287e]   IO: outb 0cfc <= 20
2dd5.2dda    R..D    [f000:287e]   IO: outb 00ed <= 20
2dd5.2ddb    R..D    [f000:287e]   IO: outb 00eb <= 20
2ddc.2ddd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2ddc.2dde    R..D    [f000:287e]   IO: outb 00ec <= 70
2ddc.2ddf    R..D    [f000:287e]   IO: outb 00ea <= 70
2ddc.2de0    RH..    [f000:287e]   IO: outb 0cfd <= 1e
2ddc.2de1    R..D    [f000:287e]   IO: outb 00ed <= 1e
2ddc.2de2    R..D    [f000:287e]   IO: outb 00eb <= 1e
2de3.2de4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2de3.2de5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2de3.2de6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2de3.2de7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2de3.2de8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2de3.2de9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2de3.2dea    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2de3.2deb    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2de3.2dec    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2de3.2ded    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2de3.2dee    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2de3.2def    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2de3.2df0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2de3.2df1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2de3.2df2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2de3.2df3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2de3.2df4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2de3.2df5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2de3.2df6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2de3.2df7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2de3.2df8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2de3.2df9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2de3.2dfa    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2de3.2dfb    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2de3.2dfc    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2de3.2dfd    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2de3.2dfe    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2de3.2dff    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2de3.2e00    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2de3.2e01    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2de3.2e02    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2de3.2e03    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2de3.2e04    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2de3.2e05    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2de3.2e06    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2de3.2e07    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2de3.2e08    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2de3.2e09    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2de3.2e0a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2de3.2e0b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2de3.2e0c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2de3.2e0d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2de3.2e0e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2de3.2e0f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2de3.2e10    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2de3.2e11    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2de3.2e12    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2de3.2e13    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2de3.2e14    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2de3.2e15    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2de3.2e16    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2de3.2e17    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2de3.2e18    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2de3.2e19    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2de3.2e1a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2de3.2e1b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2de3.2e1c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2de3.2e1d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2de3.2e1e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2de3.2e1f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2de3.2e20    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2de3.2e21    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2de3.2e22    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2de3.2e23    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2e25.2e26    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2e25.2e27    R..D    [f000:287e]   IO: outb 00ec <= 70
2e25.2e28    R..D    [f000:287e]   IO: outb 00ea <= 70
2e25.2e29    RH..    [f000:287e]   IO: outb 0cfc <= 28
2e25.2e2a    R..D    [f000:287e]   IO: outb 00ed <= 28
2e25.2e2b    R..D    [f000:287e]   IO: outb 00eb <= 28
2e2c.2e2d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2e2c.2e2e    R..D    [f000:287e]   IO: outb 00ec <= 70
2e2c.2e2f    R..D    [f000:287e]   IO: outb 00ea <= 70
2e2c.2e30    RH..    [f000:287e]   IO: outb 0cfd <= 26
2e2c.2e31    R..D    [f000:287e]   IO: outb 00ed <= 26
2e2c.2e32    R..D    [f000:287e]   IO: outb 00eb <= 26
2e33.2e34    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2e33.2e35    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2e33.2e36    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2e33.2e37    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2e33.2e38    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2e33.2e39    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2e33.2e3a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2e33.2e3b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2e33.2e3c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2e33.2e3d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2e33.2e3e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2e33.2e3f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2e33.2e40    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2e33.2e41    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2e33.2e42    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2e33.2e43    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2e33.2e44    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2e33.2e45    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2e33.2e46    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2e33.2e47    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2e33.2e48    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2e33.2e49    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2e33.2e4a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2e33.2e4b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2e33.2e4c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2e33.2e4d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2e33.2e4e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2e33.2e4f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2e33.2e50    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2e33.2e51    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2e33.2e52    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2e33.2e53    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2e33.2e54    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2e33.2e55    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2e33.2e56    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2e33.2e57    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2e33.2e58    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2e33.2e59    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2e33.2e5a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2e33.2e5b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2e33.2e5c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2e33.2e5d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2e33.2e5e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2e33.2e5f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2e33.2e60    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2e33.2e61    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2e33.2e62    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2e33.2e63    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2e33.2e64    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2e33.2e65    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2e33.2e66    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2e33.2e67    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2e33.2e68    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2e33.2e69    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2e33.2e6a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2e33.2e6b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2e33.2e6c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2e33.2e6d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2e33.2e6e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2e33.2e6f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2e33.2e70    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2e33.2e71    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2e33.2e72    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2e33.2e73    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2e75.2e76    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2e75.2e77    R..D    [f000:287e]   IO: outb 00ec <= 70
2e75.2e78    R..D    [f000:287e]   IO: outb 00ea <= 70
2e75.2e79    RH..    [f000:287e]   IO: outb 0cfc <= 30
2e75.2e7a    R..D    [f000:287e]   IO: outb 00ed <= 30
2e75.2e7b    R..D    [f000:287e]   IO: outb 00eb <= 30
2e7c.2e7d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2e7c.2e7e    R..D    [f000:287e]   IO: outb 00ec <= 70
2e7c.2e7f    R..D    [f000:287e]   IO: outb 00ea <= 70
2e7c.2e80    RH..    [f000:287e]   IO: outb 0cfd <= 2e
2e7c.2e81    R..D    [f000:287e]   IO: outb 00ed <= 2e
2e7c.2e82    R..D    [f000:287e]   IO: outb 00eb <= 2e
2e83.2e84    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2e83.2e85    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2e83.2e86    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2e83.2e87    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2e83.2e88    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2e83.2e89    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2e83.2e8a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2e83.2e8b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2e83.2e8c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2e83.2e8d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2e83.2e8e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2e83.2e8f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2e83.2e90    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2e83.2e91    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2e83.2e92    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2e83.2e93    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2e83.2e94    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2e83.2e95    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2e83.2e96    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2e83.2e97    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2e83.2e98    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2e83.2e99    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2e83.2e9a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2e83.2e9b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2e83.2e9c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2e83.2e9d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2e83.2e9e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2e83.2e9f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2e83.2ea0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2e83.2ea1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2e83.2ea2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2e83.2ea3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2e83.2ea4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2e83.2ea5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2e83.2ea6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2e83.2ea7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2e83.2ea8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2e83.2ea9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2e83.2eaa    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2e83.2eab    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2e83.2eac    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2e83.2ead    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2e83.2eae    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2e83.2eaf    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2e83.2eb0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2e83.2eb1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2e83.2eb2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2e83.2eb3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2e83.2eb4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2e83.2eb5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2e83.2eb6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2e83.2eb7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2e83.2eb8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2e83.2eb9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2e83.2eba    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2e83.2ebb    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2e83.2ebc    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2e83.2ebd    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2e83.2ebe    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2e83.2ebf    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2e83.2ec0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2e83.2ec1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2e83.2ec2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2e83.2ec3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2ec5.2ec6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2ec5.2ec7    R..D    [f000:287e]   IO: outb 00ec <= 70
2ec5.2ec8    R..D    [f000:287e]   IO: outb 00ea <= 70
2ec5.2ec9    RH..    [f000:287e]   IO: outb 0cfc <= 38
2ec5.2eca    R..D    [f000:287e]   IO: outb 00ed <= 38
2ec5.2ecb    R..D    [f000:287e]   IO: outb 00eb <= 38
2ecc.2ecd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2ecc.2ece    R..D    [f000:287e]   IO: outb 00ec <= 70
2ecc.2ecf    R..D    [f000:287e]   IO: outb 00ea <= 70
2ecc.2ed0    RH..    [f000:287e]   IO: outb 0cfd <= 36
2ecc.2ed1    R..D    [f000:287e]   IO: outb 00ed <= 36
2ecc.2ed2    R..D    [f000:287e]   IO: outb 00eb <= 36
2ed3.2ed4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2ed3.2ed5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2ed3.2ed6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2ed3.2ed7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2ed3.2ed8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2ed3.2ed9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2ed3.2eda    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2ed3.2edb    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2ed3.2edc    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2ed3.2edd    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2ed3.2ede    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2ed3.2edf    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2ed3.2ee0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2ed3.2ee1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2ed3.2ee2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2ed3.2ee3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2ed3.2ee4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2ed3.2ee5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2ed3.2ee6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2ed3.2ee7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2ed3.2ee8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2ed3.2ee9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2ed3.2eea    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2ed3.2eeb    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2ed3.2eec    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2ed3.2eed    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2ed3.2eee    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2ed3.2eef    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2ed3.2ef0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2ed3.2ef1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2ed3.2ef2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2ed3.2ef3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2ed3.2ef4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2ed3.2ef5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2ed3.2ef6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2ed3.2ef7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2ed3.2ef8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2ed3.2ef9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2ed3.2efa    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2ed3.2efb    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2ed3.2efc    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2ed3.2efd    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2ed3.2efe    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2ed3.2eff    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2ed3.2f00    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2ed3.2f01    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2ed3.2f02    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2ed3.2f03    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2ed3.2f04    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2ed3.2f05    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2ed3.2f06    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2ed3.2f07    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2ed3.2f08    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2ed3.2f09    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2ed3.2f0a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2ed3.2f0b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2ed3.2f0c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2ed3.2f0d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2ed3.2f0e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2ed3.2f0f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2ed3.2f10    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2ed3.2f11    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2ed3.2f12    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2ed3.2f13    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2f15.2f16    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2f15.2f17    R..D    [f000:287e]   IO: outb 00ec <= 70
2f15.2f18    R..D    [f000:287e]   IO: outb 00ea <= 70
2f15.2f19    RH..    [f000:287e]   IO: outb 0cfc <= 40
2f15.2f1a    R..D    [f000:287e]   IO: outb 00ed <= 40
2f15.2f1b    R..D    [f000:287e]   IO: outb 00eb <= 40
2f1c.2f1d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2f1c.2f1e    R..D    [f000:287e]   IO: outb 00ec <= 70
2f1c.2f1f    R..D    [f000:287e]   IO: outb 00ea <= 70
2f1c.2f20    RH..    [f000:287e]   IO: outb 0cfd <= 3e
2f1c.2f21    R..D    [f000:287e]   IO: outb 00ed <= 3e
2f1c.2f22    R..D    [f000:287e]   IO: outb 00eb <= 3e
2f23.2f24    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2f23.2f25    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2f23.2f26    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2f23.2f27    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2f23.2f28    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2f23.2f29    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2f23.2f2a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2f23.2f2b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2f23.2f2c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2f23.2f2d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2f23.2f2e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2f23.2f2f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2f23.2f30    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2f23.2f31    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2f23.2f32    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2f23.2f33    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2f23.2f34    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2f23.2f35    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2f23.2f36    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2f23.2f37    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2f23.2f38    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2f23.2f39    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2f23.2f3a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2f23.2f3b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2f23.2f3c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2f23.2f3d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2f23.2f3e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2f23.2f3f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2f23.2f40    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2f23.2f41    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2f23.2f42    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2f23.2f43    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2f23.2f44    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2f23.2f45    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2f23.2f46    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2f23.2f47    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2f23.2f48    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2f23.2f49    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2f23.2f4a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2f23.2f4b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2f23.2f4c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2f23.2f4d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2f23.2f4e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2f23.2f4f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2f23.2f50    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2f23.2f51    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2f23.2f52    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2f23.2f53    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2f23.2f54    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2f23.2f55    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2f23.2f56    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2f23.2f57    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2f23.2f58    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2f23.2f59    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2f23.2f5a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2f23.2f5b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2f23.2f5c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2f23.2f5d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2f23.2f5e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2f23.2f5f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2f23.2f60    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2f23.2f61    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2f23.2f62    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2f23.2f63    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2f65.2f66    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2f65.2f67    R..D    [f000:287e]   IO: outb 00ec <= 70
2f65.2f68    R..D    [f000:287e]   IO: outb 00ea <= 70
2f65.2f69    RH..    [f000:287e]   IO: outb 0cfc <= 48
2f65.2f6a    R..D    [f000:287e]   IO: outb 00ed <= 48
2f65.2f6b    R..D    [f000:287e]   IO: outb 00eb <= 48
2f6c.2f6d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2f6c.2f6e    R..D    [f000:287e]   IO: outb 00ec <= 70
2f6c.2f6f    R..D    [f000:287e]   IO: outb 00ea <= 70
2f6c.2f70    RH..    [f000:287e]   IO: outb 0cfd <= 46
2f6c.2f71    R..D    [f000:287e]   IO: outb 00ed <= 46
2f6c.2f72    R..D    [f000:287e]   IO: outb 00eb <= 46
2f73.2f74    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2f73.2f75    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2f73.2f76    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2f73.2f77    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2f73.2f78    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2f73.2f79    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2f73.2f7a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2f73.2f7b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2f73.2f7c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2f73.2f7d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2f73.2f7e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2f73.2f7f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2f73.2f80    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2f73.2f81    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2f73.2f82    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2f73.2f83    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2f73.2f84    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2f73.2f85    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2f73.2f86    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2f73.2f87    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2f73.2f88    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2f73.2f89    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2f73.2f8a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2f73.2f8b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2f73.2f8c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2f73.2f8d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2f73.2f8e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2f73.2f8f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2f73.2f90    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2f73.2f91    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2f73.2f92    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2f73.2f93    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2f73.2f94    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2f73.2f95    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2f73.2f96    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2f73.2f97    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2f73.2f98    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2f73.2f99    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2f73.2f9a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2f73.2f9b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2f73.2f9c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2f73.2f9d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2f73.2f9e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2f73.2f9f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2f73.2fa0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2f73.2fa1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2f73.2fa2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2f73.2fa3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2f73.2fa4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2f73.2fa5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2f73.2fa6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2f73.2fa7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2f73.2fa8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2f73.2fa9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2f73.2faa    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2f73.2fab    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2f73.2fac    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2f73.2fad    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2f73.2fae    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2f73.2faf    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2f73.2fb0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2f73.2fb1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2f73.2fb2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2f73.2fb3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
2fb5.2fb6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2fb5.2fb7    R..D    [f000:287e]   IO: outb 00ec <= 70
2fb5.2fb8    R..D    [f000:287e]   IO: outb 00ea <= 70
2fb5.2fb9    RH..    [f000:287e]   IO: outb 0cfc <= 50
2fb5.2fba    R..D    [f000:287e]   IO: outb 00ed <= 50
2fb5.2fbb    R..D    [f000:287e]   IO: outb 00eb <= 50
2fbc.2fbd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
2fbc.2fbe    R..D    [f000:287e]   IO: outb 00ec <= 70
2fbc.2fbf    R..D    [f000:287e]   IO: outb 00ea <= 70
2fbc.2fc0    RH..    [f000:287e]   IO: outb 0cfd <= 4e
2fbc.2fc1    R..D    [f000:287e]   IO: outb 00ed <= 4e
2fbc.2fc2    R..D    [f000:287e]   IO: outb 00eb <= 4e
2fc3.2fc4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
2fc3.2fc5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
2fc3.2fc6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
2fc3.2fc7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
2fc3.2fc8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
2fc3.2fc9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
2fc3.2fca    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
2fc3.2fcb    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
2fc3.2fcc    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
2fc3.2fcd    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
2fc3.2fce    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
2fc3.2fcf    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
2fc3.2fd0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
2fc3.2fd1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
2fc3.2fd2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
2fc3.2fd3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
2fc3.2fd4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
2fc3.2fd5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
2fc3.2fd6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
2fc3.2fd7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
2fc3.2fd8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
2fc3.2fd9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
2fc3.2fda    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
2fc3.2fdb    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
2fc3.2fdc    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
2fc3.2fdd    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
2fc3.2fde    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
2fc3.2fdf    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
2fc3.2fe0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
2fc3.2fe1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
2fc3.2fe2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
2fc3.2fe3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
2fc3.2fe4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
2fc3.2fe5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
2fc3.2fe6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
2fc3.2fe7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
2fc3.2fe8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
2fc3.2fe9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
2fc3.2fea    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
2fc3.2feb    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
2fc3.2fec    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
2fc3.2fed    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
2fc3.2fee    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
2fc3.2fef    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
2fc3.2ff0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
2fc3.2ff1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
2fc3.2ff2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
2fc3.2ff3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
2fc3.2ff4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
2fc3.2ff5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
2fc3.2ff6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
2fc3.2ff7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
2fc3.2ff8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
2fc3.2ff9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
2fc3.2ffa    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
2fc3.2ffb    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
2fc3.2ffc    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
2fc3.2ffd    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
2fc3.2ffe    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
2fc3.2fff    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
2fc3.3000    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
2fc3.3001    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
2fc3.3002    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
2fc3.3003    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3005.3006    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3005.3007    R..D    [f000:287e]   IO: outb 00ec <= 70
3005.3008    R..D    [f000:287e]   IO: outb 00ea <= 70
3005.3009    RH..    [f000:287e]   IO: outb 0cfc <= 58
3005.300a    R..D    [f000:287e]   IO: outb 00ed <= 58
3005.300b    R..D    [f000:287e]   IO: outb 00eb <= 58
300c.300d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
300c.300e    R..D    [f000:287e]   IO: outb 00ec <= 70
300c.300f    R..D    [f000:287e]   IO: outb 00ea <= 70
300c.3010    RH..    [f000:287e]   IO: outb 0cfd <= 56
300c.3011    R..D    [f000:287e]   IO: outb 00ed <= 56
300c.3012    R..D    [f000:287e]   IO: outb 00eb <= 56
3013.3014    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3013.3015    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3013.3016    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3013.3017    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3013.3018    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3013.3019    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3013.301a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3013.301b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3013.301c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3013.301d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3013.301e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3013.301f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3013.3020    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3013.3021    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3013.3022    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3013.3023    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3013.3024    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3013.3025    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3013.3026    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3013.3027    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3013.3028    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3013.3029    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3013.302a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3013.302b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3013.302c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3013.302d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3013.302e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3013.302f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3013.3030    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3013.3031    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3013.3032    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3013.3033    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3013.3034    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3013.3035    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3013.3036    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3013.3037    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3013.3038    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3013.3039    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3013.303a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3013.303b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3013.303c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3013.303d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3013.303e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3013.303f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3013.3040    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3013.3041    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3013.3042    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3013.3043    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3013.3044    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3013.3045    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3013.3046    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3013.3047    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3013.3048    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3013.3049    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3013.304a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3013.304b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3013.304c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3013.304d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3013.304e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3013.304f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3013.3050    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3013.3051    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3013.3052    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3013.3053    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3055.3056    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3055.3057    R..D    [f000:287e]   IO: outb 00ec <= 70
3055.3058    R..D    [f000:287e]   IO: outb 00ea <= 70
3055.3059    RH..    [f000:287e]   IO: outb 0cfc <= 60
3055.305a    R..D    [f000:287e]   IO: outb 00ed <= 60
3055.305b    R..D    [f000:287e]   IO: outb 00eb <= 60
305c.305d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
305c.305e    R..D    [f000:287e]   IO: outb 00ec <= 70
305c.305f    R..D    [f000:287e]   IO: outb 00ea <= 70
305c.3060    RH..    [f000:287e]   IO: outb 0cfd <= 5e
305c.3061    R..D    [f000:287e]   IO: outb 00ed <= 5e
305c.3062    R..D    [f000:287e]   IO: outb 00eb <= 5e
3063.3064    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3063.3065    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3063.3066    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3063.3067    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3063.3068    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3063.3069    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3063.306a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3063.306b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3063.306c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3063.306d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3063.306e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3063.306f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3063.3070    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3063.3071    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3063.3072    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3063.3073    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3063.3074    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3063.3075    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3063.3076    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3063.3077    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3063.3078    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3063.3079    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3063.307a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3063.307b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3063.307c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3063.307d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3063.307e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3063.307f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3063.3080    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3063.3081    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3063.3082    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3063.3083    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3063.3084    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3063.3085    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3063.3086    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3063.3087    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3063.3088    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3063.3089    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3063.308a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3063.308b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3063.308c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3063.308d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3063.308e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3063.308f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3063.3090    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3063.3091    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3063.3092    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3063.3093    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3063.3094    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3063.3095    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3063.3096    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3063.3097    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3063.3098    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3063.3099    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3063.309a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3063.309b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3063.309c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3063.309d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3063.309e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3063.309f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3063.30a0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3063.30a1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3063.30a2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3063.30a3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
30a5.30a6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
30a5.30a7    R..D    [f000:287e]   IO: outb 00ec <= 70
30a5.30a8    R..D    [f000:287e]   IO: outb 00ea <= 70
30a5.30a9    RH..    [f000:287e]   IO: outb 0cfc <= 68
30a5.30aa    R..D    [f000:287e]   IO: outb 00ed <= 68
30a5.30ab    R..D    [f000:287e]   IO: outb 00eb <= 68
30ac.30ad    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
30ac.30ae    R..D    [f000:287e]   IO: outb 00ec <= 70
30ac.30af    R..D    [f000:287e]   IO: outb 00ea <= 70
30ac.30b0    RH..    [f000:287e]   IO: outb 0cfd <= 66
30ac.30b1    R..D    [f000:287e]   IO: outb 00ed <= 66
30ac.30b2    R..D    [f000:287e]   IO: outb 00eb <= 66
30b3.30b4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
30b3.30b5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
30b3.30b6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
30b3.30b7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
30b3.30b8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
30b3.30b9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
30b3.30ba    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
30b3.30bb    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
30b3.30bc    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
30b3.30bd    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
30b3.30be    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
30b3.30bf    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
30b3.30c0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
30b3.30c1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
30b3.30c2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
30b3.30c3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
30b3.30c4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
30b3.30c5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
30b3.30c6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
30b3.30c7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
30b3.30c8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
30b3.30c9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
30b3.30ca    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
30b3.30cb    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
30b3.30cc    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
30b3.30cd    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
30b3.30ce    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
30b3.30cf    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
30b3.30d0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
30b3.30d1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
30b3.30d2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
30b3.30d3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
30b3.30d4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
30b3.30d5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
30b3.30d6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
30b3.30d7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
30b3.30d8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
30b3.30d9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
30b3.30da    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
30b3.30db    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
30b3.30dc    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
30b3.30dd    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
30b3.30de    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
30b3.30df    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
30b3.30e0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
30b3.30e1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
30b3.30e2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
30b3.30e3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
30b3.30e4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
30b3.30e5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
30b3.30e6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
30b3.30e7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
30b3.30e8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
30b3.30e9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
30b3.30ea    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
30b3.30eb    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
30b3.30ec    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
30b3.30ed    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
30b3.30ee    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
30b3.30ef    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
30b3.30f0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
30b3.30f1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
30b3.30f2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
30b3.30f3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
30f5.30f6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
30f5.30f7    R..D    [f000:287e]   IO: outb 00ec <= 70
30f5.30f8    R..D    [f000:287e]   IO: outb 00ea <= 70
30f5.30f9    RH..    [f000:287e]   IO: outb 0cfc <= 70
30f5.30fa    R..D    [f000:287e]   IO: outb 00ed <= 70
30f5.30fb    R..D    [f000:287e]   IO: outb 00eb <= 70
30fc.30fd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
30fc.30fe    R..D    [f000:287e]   IO: outb 00ec <= 70
30fc.30ff    R..D    [f000:287e]   IO: outb 00ea <= 70
30fc.3100    RH..    [f000:287e]   IO: outb 0cfd <= 6e
30fc.3101    R..D    [f000:287e]   IO: outb 00ed <= 6e
30fc.3102    R..D    [f000:287e]   IO: outb 00eb <= 6e
3103.3104    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3103.3105    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3103.3106    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3103.3107    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3103.3108    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3103.3109    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3103.310a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3103.310b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3103.310c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3103.310d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3103.310e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3103.310f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3103.3110    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3103.3111    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3103.3112    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3103.3113    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3103.3114    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3103.3115    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3103.3116    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3103.3117    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3103.3118    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3103.3119    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3103.311a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3103.311b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3103.311c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3103.311d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3103.311e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3103.311f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3103.3120    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3103.3121    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3103.3122    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3103.3123    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3103.3124    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3103.3125    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3103.3126    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3103.3127    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3103.3128    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3103.3129    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3103.312a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3103.312b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3103.312c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3103.312d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3103.312e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3103.312f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3103.3130    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3103.3131    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3103.3132    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3103.3133    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3103.3134    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3103.3135    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3103.3136    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3103.3137    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3103.3138    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3103.3139    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3103.313a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3103.313b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3103.313c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3103.313d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3103.313e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3103.313f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3103.3140    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3103.3141    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3103.3142    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3103.3143    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3145.3146    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3145.3147    R..D    [f000:287e]   IO: outb 00ec <= 70
3145.3148    R..D    [f000:287e]   IO: outb 00ea <= 70
3145.3149    RH..    [f000:287e]   IO: outb 0cfc <= 78
3145.314a    R..D    [f000:287e]   IO: outb 00ed <= 78
3145.314b    R..D    [f000:287e]   IO: outb 00eb <= 78
314c.314d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
314c.314e    R..D    [f000:287e]   IO: outb 00ec <= 70
314c.314f    R..D    [f000:287e]   IO: outb 00ea <= 70
314c.3150    RH..    [f000:287e]   IO: outb 0cfd <= 76
314c.3151    R..D    [f000:287e]   IO: outb 00ed <= 76
314c.3152    R..D    [f000:287e]   IO: outb 00eb <= 76
3153.3154    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3153.3155    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3153.3156    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3153.3157    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3153.3158    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3153.3159    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3153.315a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3153.315b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3153.315c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3153.315d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3153.315e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3153.315f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3153.3160    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3153.3161    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3153.3162    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3153.3163    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3153.3164    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3153.3165    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3153.3166    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3153.3167    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3153.3168    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3153.3169    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3153.316a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3153.316b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3153.316c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3153.316d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3153.316e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3153.316f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3153.3170    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3153.3171    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3153.3172    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3153.3173    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3153.3174    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3153.3175    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3153.3176    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3153.3177    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3153.3178    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3153.3179    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3153.317a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3153.317b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3153.317c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3153.317d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3153.317e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3153.317f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3153.3180    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3153.3181    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3153.3182    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3153.3183    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3153.3184    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3153.3185    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3153.3186    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3153.3187    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3153.3188    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3153.3189    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3153.318a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3153.318b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3153.318c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3153.318d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3153.318e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3153.318f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3153.3190    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3153.3191    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3153.3192    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3153.3193    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3195.3196    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3195.3197    R..D    [f000:287e]   IO: outb 00ec <= 70
3195.3198    R..D    [f000:287e]   IO: outb 00ea <= 70
3195.3199    RH..    [f000:287e]   IO: outb 0cfc <= 80
3195.319a    R..D    [f000:287e]   IO: outb 00ed <= 80
3195.319b    R..D    [f000:287e]   IO: outb 00eb <= 80
319c.319d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
319c.319e    R..D    [f000:287e]   IO: outb 00ec <= 70
319c.319f    R..D    [f000:287e]   IO: outb 00ea <= 70
319c.31a0    RH..    [f000:287e]   IO: outb 0cfd <= 7e
319c.31a1    R..D    [f000:287e]   IO: outb 00ed <= 7e
319c.31a2    R..D    [f000:287e]   IO: outb 00eb <= 7e
31a3.31a4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
31a3.31a5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
31a3.31a6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
31a3.31a7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
31a3.31a8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
31a3.31a9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
31a3.31aa    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
31a3.31ab    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
31a3.31ac    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
31a3.31ad    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
31a3.31ae    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
31a3.31af    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
31a3.31b0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
31a3.31b1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
31a3.31b2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
31a3.31b3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
31a3.31b4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
31a3.31b5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
31a3.31b6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
31a3.31b7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
31a3.31b8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
31a3.31b9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
31a3.31ba    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
31a3.31bb    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
31a3.31bc    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
31a3.31bd    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
31a3.31be    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
31a3.31bf    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
31a3.31c0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
31a3.31c1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
31a3.31c2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
31a3.31c3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
31a3.31c4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
31a3.31c5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
31a3.31c6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
31a3.31c7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
31a3.31c8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
31a3.31c9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
31a3.31ca    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
31a3.31cb    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
31a3.31cc    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
31a3.31cd    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
31a3.31ce    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
31a3.31cf    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
31a3.31d0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
31a3.31d1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
31a3.31d2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
31a3.31d3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
31a3.31d4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
31a3.31d5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
31a3.31d6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
31a3.31d7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
31a3.31d8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
31a3.31d9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
31a3.31da    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
31a3.31db    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
31a3.31dc    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
31a3.31dd    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
31a3.31de    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
31a3.31df    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
31a3.31e0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
31a3.31e1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
31a3.31e2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
31a3.31e3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
31e5.31e6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
31e5.31e7    R..D    [f000:287e]   IO: outb 00ec <= 70
31e5.31e8    R..D    [f000:287e]   IO: outb 00ea <= 70
31e5.31e9    RH..    [f000:287e]   IO: outb 0cfc <= 88
31e5.31ea    R..D    [f000:287e]   IO: outb 00ed <= 88
31e5.31eb    R..D    [f000:287e]   IO: outb 00eb <= 88
31ec.31ed    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
31ec.31ee    R..D    [f000:287e]   IO: outb 00ec <= 70
31ec.31ef    R..D    [f000:287e]   IO: outb 00ea <= 70
31ec.31f0    RH..    [f000:287e]   IO: outb 0cfd <= 86
31ec.31f1    R..D    [f000:287e]   IO: outb 00ed <= 86
31ec.31f2    R..D    [f000:287e]   IO: outb 00eb <= 86
31f3.31f4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
31f3.31f5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
31f3.31f6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
31f3.31f7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
31f3.31f8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
31f3.31f9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
31f3.31fa    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
31f3.31fb    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
31f3.31fc    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
31f3.31fd    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
31f3.31fe    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
31f3.31ff    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
31f3.3200    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
31f3.3201    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
31f3.3202    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
31f3.3203    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
31f3.3204    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
31f3.3205    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
31f3.3206    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
31f3.3207    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
31f3.3208    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
31f3.3209    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
31f3.320a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
31f3.320b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
31f3.320c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
31f3.320d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
31f3.320e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
31f3.320f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
31f3.3210    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
31f3.3211    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
31f3.3212    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
31f3.3213    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
31f3.3214    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
31f3.3215    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
31f3.3216    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
31f3.3217    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
31f3.3218    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
31f3.3219    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
31f3.321a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
31f3.321b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
31f3.321c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
31f3.321d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
31f3.321e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
31f3.321f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
31f3.3220    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
31f3.3221    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
31f3.3222    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
31f3.3223    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
31f3.3224    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
31f3.3225    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
31f3.3226    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
31f3.3227    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
31f3.3228    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
31f3.3229    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
31f3.322a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
31f3.322b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
31f3.322c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
31f3.322d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
31f3.322e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
31f3.322f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
31f3.3230    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
31f3.3231    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
31f3.3232    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
31f3.3233    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3235.3236    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3235.3237    R..D    [f000:287e]   IO: outb 00ec <= 70
3235.3238    R..D    [f000:287e]   IO: outb 00ea <= 70
3235.3239    RH..    [f000:287e]   IO: outb 0cfc <= 90
3235.323a    R..D    [f000:287e]   IO: outb 00ed <= 90
3235.323b    R..D    [f000:287e]   IO: outb 00eb <= 90
323c.323d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
323c.323e    R..D    [f000:287e]   IO: outb 00ec <= 70
323c.323f    R..D    [f000:287e]   IO: outb 00ea <= 70
323c.3240    RH..    [f000:287e]   IO: outb 0cfd <= 8e
323c.3241    R..D    [f000:287e]   IO: outb 00ed <= 8e
323c.3242    R..D    [f000:287e]   IO: outb 00eb <= 8e
3243.3244    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3243.3245    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3243.3246    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3243.3247    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3243.3248    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3243.3249    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3243.324a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3243.324b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3243.324c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3243.324d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3243.324e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3243.324f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3243.3250    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3243.3251    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3243.3252    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3243.3253    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3243.3254    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3243.3255    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3243.3256    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3243.3257    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3243.3258    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3243.3259    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3243.325a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3243.325b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3243.325c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3243.325d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3243.325e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3243.325f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3243.3260    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3243.3261    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3243.3262    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3243.3263    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3243.3264    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3243.3265    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3243.3266    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3243.3267    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3243.3268    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3243.3269    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3243.326a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3243.326b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3243.326c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3243.326d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3243.326e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3243.326f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3243.3270    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3243.3271    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3243.3272    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3243.3273    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3243.3274    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3243.3275    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3243.3276    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3243.3277    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3243.3278    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3243.3279    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3243.327a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3243.327b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3243.327c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3243.327d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3243.327e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3243.327f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3243.3280    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3243.3281    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3243.3282    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3243.3283    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3285.3286    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3285.3287    R..D    [f000:287e]   IO: outb 00ec <= 70
3285.3288    R..D    [f000:287e]   IO: outb 00ea <= 70
3285.3289    RH..    [f000:287e]   IO: outb 0cfc <= 98
3285.328a    R..D    [f000:287e]   IO: outb 00ed <= 98
3285.328b    R..D    [f000:287e]   IO: outb 00eb <= 98
328c.328d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
328c.328e    R..D    [f000:287e]   IO: outb 00ec <= 70
328c.328f    R..D    [f000:287e]   IO: outb 00ea <= 70
328c.3290    RH..    [f000:287e]   IO: outb 0cfd <= 96
328c.3291    R..D    [f000:287e]   IO: outb 00ed <= 96
328c.3292    R..D    [f000:287e]   IO: outb 00eb <= 96
3293.3294    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3293.3295    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3293.3296    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3293.3297    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3293.3298    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3293.3299    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3293.329a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3293.329b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3293.329c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3293.329d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3293.329e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3293.329f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3293.32a0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3293.32a1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3293.32a2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3293.32a3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3293.32a4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3293.32a5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3293.32a6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3293.32a7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3293.32a8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3293.32a9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3293.32aa    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3293.32ab    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3293.32ac    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3293.32ad    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3293.32ae    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3293.32af    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3293.32b0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3293.32b1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3293.32b2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3293.32b3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3293.32b4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3293.32b5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3293.32b6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3293.32b7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3293.32b8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3293.32b9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3293.32ba    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3293.32bb    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3293.32bc    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3293.32bd    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3293.32be    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3293.32bf    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3293.32c0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3293.32c1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3293.32c2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3293.32c3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3293.32c4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3293.32c5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3293.32c6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3293.32c7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3293.32c8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3293.32c9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3293.32ca    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3293.32cb    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3293.32cc    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3293.32cd    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3293.32ce    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3293.32cf    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3293.32d0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3293.32d1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3293.32d2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3293.32d3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 19
32d5.32d6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
32d5.32d7    R..D    [f000:287e]   IO: outb 00ec <= 70
32d5.32d8    R..D    [f000:287e]   IO: outb 00ea <= 70
32d5.32d9    RH..    [f000:287e]   IO: outb 0cfc <= a0
32d5.32da    R..D    [f000:287e]   IO: outb 00ed <= a0
32d5.32db    R..D    [f000:287e]   IO: outb 00eb <= a0
32dc.32dd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
32dc.32de    R..D    [f000:287e]   IO: outb 00ec <= 70
32dc.32df    R..D    [f000:287e]   IO: outb 00ea <= 70
32dc.32e0    RH..    [f000:287e]   IO: outb 0cfd <= 9e
32dc.32e1    R..D    [f000:287e]   IO: outb 00ed <= 9e
32dc.32e2    R..D    [f000:287e]   IO: outb 00eb <= 9e
32e3.32e4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
32e3.32e5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
32e3.32e6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
32e3.32e7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
32e3.32e8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
32e3.32e9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
32e3.32ea    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
32e3.32eb    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
32e3.32ec    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
32e3.32ed    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
32e3.32ee    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
32e3.32ef    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
32e3.32f0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
32e3.32f1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
32e3.32f2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
32e3.32f3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
32e3.32f4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
32e3.32f5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
32e3.32f6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
32e3.32f7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
32e3.32f8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
32e3.32f9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
32e3.32fa    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
32e3.32fb    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
32e3.32fc    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
32e3.32fd    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
32e3.32fe    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
32e3.32ff    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
32e3.3300    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
32e3.3301    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
32e3.3302    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
32e3.3303    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
32e3.3304    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
32e3.3305    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
32e3.3306    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
32e3.3307    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
32e3.3308    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
32e3.3309    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
32e3.330a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
32e3.330b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
32e3.330c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
32e3.330d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
32e3.330e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
32e3.330f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
32e3.3310    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
32e3.3311    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
32e3.3312    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
32e3.3313    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
32e3.3314    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
32e3.3315    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
32e3.3316    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
32e3.3317    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
32e3.3318    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
32e3.3319    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
32e3.331a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
32e3.331b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
32e3.331c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
32e3.331d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
32e3.331e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
32e3.331f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
32e3.3320    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
32e3.3321    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
32e3.3322    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
32e3.3323    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3325.3326    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3325.3327    R..D    [f000:287e]   IO: outb 00ec <= 70
3325.3328    R..D    [f000:287e]   IO: outb 00ea <= 70
3325.3329    RH..    [f000:287e]   IO: outb 0cfc <= a8
3325.332a    R..D    [f000:287e]   IO: outb 00ed <= a8
3325.332b    R..D    [f000:287e]   IO: outb 00eb <= a8
332c.332d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
332c.332e    R..D    [f000:287e]   IO: outb 00ec <= 70
332c.332f    R..D    [f000:287e]   IO: outb 00ea <= 70
332c.3330    RH..    [f000:287e]   IO: outb 0cfd <= a6
332c.3331    R..D    [f000:287e]   IO: outb 00ed <= a6
332c.3332    R..D    [f000:287e]   IO: outb 00eb <= a6
3333.3334    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3333.3335    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3333.3336    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3333.3337    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3333.3338    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3333.3339    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3333.333a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3333.333b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3333.333c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3333.333d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3333.333e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3333.333f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3333.3340    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3333.3341    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3333.3342    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3333.3343    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3333.3344    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3333.3345    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3333.3346    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3333.3347    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3333.3348    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3333.3349    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3333.334a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3333.334b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3333.334c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3333.334d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3333.334e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3333.334f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3333.3350    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3333.3351    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3333.3352    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3333.3353    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3333.3354    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3333.3355    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3333.3356    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3333.3357    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3333.3358    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3333.3359    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3333.335a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3333.335b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3333.335c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3333.335d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3333.335e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3333.335f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3333.3360    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3333.3361    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3333.3362    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3333.3363    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3333.3364    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3333.3365    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3333.3366    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3333.3367    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3333.3368    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3333.3369    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3333.336a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3333.336b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3333.336c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3333.336d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3333.336e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3333.336f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3333.3370    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3333.3371    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3333.3372    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3333.3373    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3375.3376    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3375.3377    R..D    [f000:287e]   IO: outb 00ec <= 70
3375.3378    R..D    [f000:287e]   IO: outb 00ea <= 70
3375.3379    RH..    [f000:287e]   IO: outb 0cfc <= b0
3375.337a    R..D    [f000:287e]   IO: outb 00ed <= b0
3375.337b    R..D    [f000:287e]   IO: outb 00eb <= b0
337c.337d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
337c.337e    R..D    [f000:287e]   IO: outb 00ec <= 70
337c.337f    R..D    [f000:287e]   IO: outb 00ea <= 70
337c.3380    RH..    [f000:287e]   IO: outb 0cfd <= ae
337c.3381    R..D    [f000:287e]   IO: outb 00ed <= ae
337c.3382    R..D    [f000:287e]   IO: outb 00eb <= ae
3383.3384    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3383.3385    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3383.3386    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3383.3387    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3383.3388    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3383.3389    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3383.338a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3383.338b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3383.338c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3383.338d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3383.338e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3383.338f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3383.3390    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3383.3391    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3383.3392    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3383.3393    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3383.3394    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3383.3395    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3383.3396    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3383.3397    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3383.3398    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3383.3399    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3383.339a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3383.339b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3383.339c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3383.339d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3383.339e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3383.339f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3383.33a0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3383.33a1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3383.33a2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3383.33a3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3383.33a4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3383.33a5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3383.33a6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3383.33a7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3383.33a8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3383.33a9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3383.33aa    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3383.33ab    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3383.33ac    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3383.33ad    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3383.33ae    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3383.33af    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3383.33b0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3383.33b1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3383.33b2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3383.33b3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3383.33b4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3383.33b5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3383.33b6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3383.33b7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3383.33b8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3383.33b9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3383.33ba    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3383.33bb    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3383.33bc    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3383.33bd    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3383.33be    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3383.33bf    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3383.33c0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3383.33c1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3383.33c2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3383.33c3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
33c5.33c6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
33c5.33c7    R..D    [f000:287e]   IO: outb 00ec <= 70
33c5.33c8    R..D    [f000:287e]   IO: outb 00ea <= 70
33c5.33c9    RH..    [f000:287e]   IO: outb 0cfc <= b8
33c5.33ca    R..D    [f000:287e]   IO: outb 00ed <= b8
33c5.33cb    R..D    [f000:287e]   IO: outb 00eb <= b8
33cc.33cd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
33cc.33ce    R..D    [f000:287e]   IO: outb 00ec <= 70
33cc.33cf    R..D    [f000:287e]   IO: outb 00ea <= 70
33cc.33d0    RH..    [f000:287e]   IO: outb 0cfd <= b6
33cc.33d1    R..D    [f000:287e]   IO: outb 00ed <= b6
33cc.33d2    R..D    [f000:287e]   IO: outb 00eb <= b6
33d3.33d4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
33d3.33d5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
33d3.33d6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
33d3.33d7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
33d3.33d8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
33d3.33d9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
33d3.33da    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
33d3.33db    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
33d3.33dc    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
33d3.33dd    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
33d3.33de    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
33d3.33df    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
33d3.33e0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
33d3.33e1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
33d3.33e2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
33d3.33e3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
33d3.33e4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
33d3.33e5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
33d3.33e6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
33d3.33e7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
33d3.33e8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
33d3.33e9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
33d3.33ea    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
33d3.33eb    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
33d3.33ec    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
33d3.33ed    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
33d3.33ee    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
33d3.33ef    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
33d3.33f0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
33d3.33f1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
33d3.33f2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
33d3.33f3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
33d3.33f4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
33d3.33f5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
33d3.33f6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
33d3.33f7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
33d3.33f8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
33d3.33f9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
33d3.33fa    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
33d3.33fb    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
33d3.33fc    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
33d3.33fd    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
33d3.33fe    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
33d3.33ff    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
33d3.3400    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
33d3.3401    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
33d3.3402    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
33d3.3403    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
33d3.3404    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
33d3.3405    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
33d3.3406    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
33d3.3407    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
33d3.3408    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
33d3.3409    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
33d3.340a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
33d3.340b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
33d3.340c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
33d3.340d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
33d3.340e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
33d3.340f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
33d3.3410    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
33d3.3411    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
33d3.3412    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
33d3.3413    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 19
3415.3416    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3415.3417    R..D    [f000:287e]   IO: outb 00ec <= 70
3415.3418    R..D    [f000:287e]   IO: outb 00ea <= 70
3415.3419    RH..    [f000:287e]   IO: outb 0cfc <= c0
3415.341a    R..D    [f000:287e]   IO: outb 00ed <= c0
3415.341b    R..D    [f000:287e]   IO: outb 00eb <= c0
341c.341d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
341c.341e    R..D    [f000:287e]   IO: outb 00ec <= 70
341c.341f    R..D    [f000:287e]   IO: outb 00ea <= 70
341c.3420    RH..    [f000:287e]   IO: outb 0cfd <= be
341c.3421    R..D    [f000:287e]   IO: outb 00ed <= be
341c.3422    R..D    [f000:287e]   IO: outb 00eb <= be
3423.3424    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3423.3425    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3423.3426    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3423.3427    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3423.3428    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3423.3429    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3423.342a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3423.342b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3423.342c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3423.342d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3423.342e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3423.342f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3423.3430    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3423.3431    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3423.3432    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3423.3433    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3423.3434    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3423.3435    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3423.3436    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3423.3437    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3423.3438    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3423.3439    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3423.343a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3423.343b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3423.343c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3423.343d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3423.343e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3423.343f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3423.3440    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3423.3441    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3423.3442    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3423.3443    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3423.3444    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3423.3445    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3423.3446    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3423.3447    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3423.3448    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3423.3449    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3423.344a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3423.344b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3423.344c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3423.344d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3423.344e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3423.344f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3423.3450    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3423.3451    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3423.3452    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3423.3453    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3423.3454    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3423.3455    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3423.3456    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3423.3457    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3423.3458    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3423.3459    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3423.345a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3423.345b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3423.345c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3423.345d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3423.345e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3423.345f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3423.3460    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3423.3461    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3423.3462    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3423.3463    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3465.3466    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3465.3467    R..D    [f000:287e]   IO: outb 00ec <= 70
3465.3468    R..D    [f000:287e]   IO: outb 00ea <= 70
3465.3469    RH..    [f000:287e]   IO: outb 0cfc <= c8
3465.346a    R..D    [f000:287e]   IO: outb 00ed <= c8
3465.346b    R..D    [f000:287e]   IO: outb 00eb <= c8
346c.346d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
346c.346e    R..D    [f000:287e]   IO: outb 00ec <= 70
346c.346f    R..D    [f000:287e]   IO: outb 00ea <= 70
346c.3470    RH..    [f000:287e]   IO: outb 0cfd <= c6
346c.3471    R..D    [f000:287e]   IO: outb 00ed <= c6
346c.3472    R..D    [f000:287e]   IO: outb 00eb <= c6
3473.3474    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3473.3475    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3473.3476    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3473.3477    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3473.3478    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3473.3479    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3473.347a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3473.347b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3473.347c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3473.347d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3473.347e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3473.347f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3473.3480    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3473.3481    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3473.3482    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3473.3483    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3473.3484    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3473.3485    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3473.3486    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3473.3487    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3473.3488    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3473.3489    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3473.348a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3473.348b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3473.348c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3473.348d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3473.348e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3473.348f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3473.3490    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3473.3491    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3473.3492    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3473.3493    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3473.3494    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3473.3495    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3473.3496    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3473.3497    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3473.3498    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3473.3499    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3473.349a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3473.349b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3473.349c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3473.349d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3473.349e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3473.349f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3473.34a0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3473.34a1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3473.34a2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3473.34a3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3473.34a4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3473.34a5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3473.34a6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3473.34a7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3473.34a8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3473.34a9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3473.34aa    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3473.34ab    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3473.34ac    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3473.34ad    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3473.34ae    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3473.34af    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3473.34b0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3473.34b1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3473.34b2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3473.34b3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
34b5.34b6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
34b5.34b7    R..D    [f000:287e]   IO: outb 00ec <= 70
34b5.34b8    R..D    [f000:287e]   IO: outb 00ea <= 70
34b5.34b9    RH..    [f000:287e]   IO: outb 0cfc <= d0
34b5.34ba    R..D    [f000:287e]   IO: outb 00ed <= d0
34b5.34bb    R..D    [f000:287e]   IO: outb 00eb <= d0
34bc.34bd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
34bc.34be    R..D    [f000:287e]   IO: outb 00ec <= 70
34bc.34bf    R..D    [f000:287e]   IO: outb 00ea <= 70
34bc.34c0    RH..    [f000:287e]   IO: outb 0cfd <= ce
34bc.34c1    R..D    [f000:287e]   IO: outb 00ed <= ce
34bc.34c2    R..D    [f000:287e]   IO: outb 00eb <= ce
34c3.34c4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
34c3.34c5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
34c3.34c6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
34c3.34c7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
34c3.34c8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
34c3.34c9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
34c3.34ca    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
34c3.34cb    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
34c3.34cc    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
34c3.34cd    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
34c3.34ce    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
34c3.34cf    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
34c3.34d0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
34c3.34d1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
34c3.34d2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
34c3.34d3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
34c3.34d4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
34c3.34d5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
34c3.34d6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
34c3.34d7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
34c3.34d8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
34c3.34d9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
34c3.34da    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
34c3.34db    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
34c3.34dc    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
34c3.34dd    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
34c3.34de    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
34c3.34df    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
34c3.34e0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
34c3.34e1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
34c3.34e2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
34c3.34e3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
34c3.34e4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
34c3.34e5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
34c3.34e6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
34c3.34e7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
34c3.34e8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
34c3.34e9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
34c3.34ea    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
34c3.34eb    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
34c3.34ec    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
34c3.34ed    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
34c3.34ee    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
34c3.34ef    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
34c3.34f0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
34c3.34f1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
34c3.34f2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
34c3.34f3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
34c3.34f4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
34c3.34f5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
34c3.34f6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
34c3.34f7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
34c3.34f8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
34c3.34f9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
34c3.34fa    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
34c3.34fb    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
34c3.34fc    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
34c3.34fd    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
34c3.34fe    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
34c3.34ff    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
34c3.3500    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
34c3.3501    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
34c3.3502    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
34c3.3503    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3505.3506    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3505.3507    R..D    [f000:287e]   IO: outb 00ec <= 70
3505.3508    R..D    [f000:287e]   IO: outb 00ea <= 70
3505.3509    RH..    [f000:287e]   IO: outb 0cfc <= d8
3505.350a    R..D    [f000:287e]   IO: outb 00ed <= d8
3505.350b    R..D    [f000:287e]   IO: outb 00eb <= d8
350c.350d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
350c.350e    R..D    [f000:287e]   IO: outb 00ec <= 70
350c.350f    R..D    [f000:287e]   IO: outb 00ea <= 70
350c.3510    RH..    [f000:287e]   IO: outb 0cfd <= d6
350c.3511    R..D    [f000:287e]   IO: outb 00ed <= d6
350c.3512    R..D    [f000:287e]   IO: outb 00eb <= d6
3513.3514    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3513.3515    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3513.3516    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3513.3517    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3513.3518    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3513.3519    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3513.351a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3513.351b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3513.351c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3513.351d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3513.351e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3513.351f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3513.3520    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3513.3521    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3513.3522    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3513.3523    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3513.3524    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3513.3525    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3513.3526    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3513.3527    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3513.3528    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3513.3529    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3513.352a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3513.352b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3513.352c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3513.352d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3513.352e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3513.352f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3513.3530    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3513.3531    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3513.3532    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3513.3533    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3513.3534    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3513.3535    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3513.3536    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3513.3537    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3513.3538    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3513.3539    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3513.353a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3513.353b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3513.353c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3513.353d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3513.353e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3513.353f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3513.3540    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3513.3541    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3513.3542    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3513.3543    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3513.3544    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3513.3545    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3513.3546    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3513.3547    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3513.3548    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3513.3549    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3513.354a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3513.354b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3513.354c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3513.354d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3513.354e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3513.354f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3513.3550    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3513.3551    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3513.3552    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3513.3553    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3555.3556    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3555.3557    R..D    [f000:287e]   IO: outb 00ec <= 70
3555.3558    R..D    [f000:287e]   IO: outb 00ea <= 70
3555.3559    RH..    [f000:287e]   IO: outb 0cfc <= e0
3555.355a    R..D    [f000:287e]   IO: outb 00ed <= e0
3555.355b    R..D    [f000:287e]   IO: outb 00eb <= e0
355c.355d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
355c.355e    R..D    [f000:287e]   IO: outb 00ec <= 70
355c.355f    R..D    [f000:287e]   IO: outb 00ea <= 70
355c.3560    RH..    [f000:287e]   IO: outb 0cfd <= de
355c.3561    R..D    [f000:287e]   IO: outb 00ed <= de
355c.3562    R..D    [f000:287e]   IO: outb 00eb <= de
3563.3564    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3563.3565    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3563.3566    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3563.3567    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3563.3568    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3563.3569    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3563.356a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3563.356b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3563.356c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3563.356d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3563.356e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3563.356f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3563.3570    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3563.3571    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3563.3572    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3563.3573    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3563.3574    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3563.3575    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3563.3576    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3563.3577    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3563.3578    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3563.3579    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3563.357a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3563.357b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3563.357c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3563.357d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3563.357e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3563.357f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3563.3580    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3563.3581    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3563.3582    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3563.3583    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3563.3584    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3563.3585    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3563.3586    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3563.3587    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3563.3588    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3563.3589    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3563.358a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3563.358b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3563.358c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3563.358d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3563.358e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3563.358f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3563.3590    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3563.3591    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3563.3592    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3563.3593    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3563.3594    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3563.3595    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3563.3596    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3563.3597    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3563.3598    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3563.3599    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3563.359a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3563.359b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3563.359c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3563.359d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3563.359e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3563.359f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3563.35a0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3563.35a1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3563.35a2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3563.35a3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
35a5.35a6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
35a5.35a7    R..D    [f000:287e]   IO: outb 00ec <= 70
35a5.35a8    R..D    [f000:287e]   IO: outb 00ea <= 70
35a5.35a9    RH..    [f000:287e]   IO: outb 0cfc <= e8
35a5.35aa    R..D    [f000:287e]   IO: outb 00ed <= e8
35a5.35ab    R..D    [f000:287e]   IO: outb 00eb <= e8
35ac.35ad    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
35ac.35ae    R..D    [f000:287e]   IO: outb 00ec <= 70
35ac.35af    R..D    [f000:287e]   IO: outb 00ea <= 70
35ac.35b0    RH..    [f000:287e]   IO: outb 0cfd <= e6
35ac.35b1    R..D    [f000:287e]   IO: outb 00ed <= e6
35ac.35b2    R..D    [f000:287e]   IO: outb 00eb <= e6
35b3.35b4    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
35b3.35b5    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
35b3.35b6    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
35b3.35b7    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
35b3.35b8    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
35b3.35b9    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
35b3.35ba    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
35b3.35bb    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
35b3.35bc    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
35b3.35bd    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
35b3.35be    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
35b3.35bf    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
35b3.35c0    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
35b3.35c1    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
35b3.35c2    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
35b3.35c3    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
35b3.35c4    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
35b3.35c5    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
35b3.35c6    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
35b3.35c7    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
35b3.35c8    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
35b3.35c9    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
35b3.35ca    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
35b3.35cb    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
35b3.35cc    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
35b3.35cd    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
35b3.35ce    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
35b3.35cf    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
35b3.35d0    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
35b3.35d1    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
35b3.35d2    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
35b3.35d3    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
35b3.35d4    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
35b3.35d5    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
35b3.35d6    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
35b3.35d7    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
35b3.35d8    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
35b3.35d9    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
35b3.35da    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
35b3.35db    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
35b3.35dc    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
35b3.35dd    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
35b3.35de    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
35b3.35df    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
35b3.35e0    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
35b3.35e1    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
35b3.35e2    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
35b3.35e3    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
35b3.35e4    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
35b3.35e5    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
35b3.35e6    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
35b3.35e7    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
35b3.35e8    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
35b3.35e9    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
35b3.35ea    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
35b3.35eb    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
35b3.35ec    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
35b3.35ed    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
35b3.35ee    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
35b3.35ef    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
35b3.35f0    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
35b3.35f1    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
35b3.35f2    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
35b3.35f3    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
35f5.35f6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
35f5.35f7    R..D    [f000:287e]   IO: outb 00ec <= 70
35f5.35f8    R..D    [f000:287e]   IO: outb 00ea <= 70
35f5.35f9    RH..    [f000:287e]   IO: outb 0cfc <= f0
35f5.35fa    R..D    [f000:287e]   IO: outb 00ed <= f0
35f5.35fb    R..D    [f000:287e]   IO: outb 00eb <= f0
35fc.35fd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
35fc.35fe    R..D    [f000:287e]   IO: outb 00ec <= 70
35fc.35ff    R..D    [f000:287e]   IO: outb 00ea <= 70
35fc.3600    RH..    [f000:287e]   IO: outb 0cfd <= ee
35fc.3601    R..D    [f000:287e]   IO: outb 00ed <= ee
35fc.3602    R..D    [f000:287e]   IO: outb 00eb <= ee
3603.3604    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3603.3605    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3603.3606    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3603.3607    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3603.3608    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3603.3609    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3603.360a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3603.360b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3603.360c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3603.360d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3603.360e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3603.360f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3603.3610    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3603.3611    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3603.3612    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3603.3613    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3603.3614    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3603.3615    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3603.3616    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3603.3617    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3603.3618    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3603.3619    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3603.361a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3603.361b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3603.361c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3603.361d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3603.361e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3603.361f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3603.3620    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3603.3621    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3603.3622    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3603.3623    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3603.3624    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3603.3625    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3603.3626    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3603.3627    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3603.3628    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3603.3629    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3603.362a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3603.362b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3603.362c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3603.362d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3603.362e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3603.362f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3603.3630    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3603.3631    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3603.3632    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3603.3633    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3603.3634    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3603.3635    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3603.3636    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3603.3637    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3603.3638    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3603.3639    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3603.363a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3603.363b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3603.363c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3603.363d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3603.363e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3603.363f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3603.3640    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3603.3641    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3603.3642    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3603.3643    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3645.3646    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3645.3647    R..D    [f000:287e]   IO: outb 00ec <= 70
3645.3648    R..D    [f000:287e]   IO: outb 00ea <= 70
3645.3649    RH..    [f000:287e]   IO: outb 0cfc <= f8
3645.364a    R..D    [f000:287e]   IO: outb 00ed <= f8
3645.364b    R..D    [f000:287e]   IO: outb 00eb <= f8
364c.364d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
364c.364e    R..D    [f000:287e]   IO: outb 00ec <= 70
364c.364f    R..D    [f000:287e]   IO: outb 00ea <= 70
364c.3650    RH..    [f000:287e]   IO: outb 0cfd <= f6
364c.3651    R..D    [f000:287e]   IO: outb 00ed <= f6
364c.3652    R..D    [f000:287e]   IO: outb 00eb <= f6
3653.3654    RH.U    [f000:4a3a]   MEM: writeb 20000000 <= 00
3653.3655    RH.U    [f000:4a45]   MEM: writeb 20000001 <= 01
3653.3656    RH.U    [f000:4a45]   MEM: writeb 20000002 <= 02
3653.3657    RH.U    [f000:4a45]   MEM: writeb 20000003 <= 03
3653.3658    RH.U    [f000:4a45]   MEM: writeb 20000004 <= 04
3653.3659    RH.U    [f000:4a45]   MEM: writeb 20000005 <= 05
3653.365a    RH.U    [f000:4a45]   MEM: writeb 20000006 <= 06
3653.365b    RH.U    [f000:4a45]   MEM: writeb 20000007 <= 07
3653.365c    RH.U    [f000:4a45]   MEM: writeb 20000008 <= 08
3653.365d    RH.U    [f000:4a45]   MEM: writeb 20000009 <= 09
3653.365e    RH.U    [f000:4a45]   MEM: writeb 2000000a <= 0a
3653.365f    RH.U    [f000:4a45]   MEM: writeb 2000000b <= 0b
3653.3660    RH.U    [f000:4a45]   MEM: writeb 2000000c <= 0c
3653.3661    RH.U    [f000:4a45]   MEM: writeb 2000000d <= 0d
3653.3662    RH.U    [f000:4a45]   MEM: writeb 2000000e <= 0e
3653.3663    RH.U    [f000:4a45]   MEM: writeb 2000000f <= 0f
3653.3664    RH.U    [f000:4a45]   MEM: writeb 20000010 <= 10
3653.3665    RH.U    [f000:4a45]   MEM: writeb 20000011 <= 11
3653.3666    RH.U    [f000:4a45]   MEM: writeb 20000012 <= 12
3653.3667    RH.U    [f000:4a45]   MEM: writeb 20000013 <= 13
3653.3668    RH.U    [f000:4a45]   MEM: writeb 20000014 <= 14
3653.3669    RH.U    [f000:4a45]   MEM: writeb 20000015 <= 15
3653.366a    RH.U    [f000:4a45]   MEM: writeb 20000016 <= 16
3653.366b    RH.U    [f000:4a45]   MEM: writeb 20000017 <= 17
3653.366c    RH.U    [f000:4a45]   MEM: writeb 20000018 <= 18
3653.366d    RH.U    [f000:4a45]   MEM: writeb 20000019 <= 19
3653.366e    RH.U    [f000:4a45]   MEM: writeb 2000001a <= 1a
3653.366f    RH.U    [f000:4a45]   MEM: writeb 2000001b <= 1b
3653.3670    RH.U    [f000:4a45]   MEM: writeb 2000001c <= 1c
3653.3671    RH.U    [f000:4a45]   MEM: writeb 2000001d <= 1d
3653.3672    RH.U    [f000:4a45]   MEM: writeb 2000001e <= 1e
3653.3673    RH.U    [f000:4a45]   MEM: writeb 2000001f <= 1f
3653.3674    RH.U    [f000:4a45]   MEM: writeb 20000020 <= 20
3653.3675    RH.U    [f000:4a45]   MEM: writeb 20000021 <= 21
3653.3676    RH.U    [f000:4a45]   MEM: writeb 20000022 <= 22
3653.3677    RH.U    [f000:4a45]   MEM: writeb 20000023 <= 23
3653.3678    RH.U    [f000:4a45]   MEM: writeb 20000024 <= 24
3653.3679    RH.U    [f000:4a45]   MEM: writeb 20000025 <= 25
3653.367a    RH.U    [f000:4a45]   MEM: writeb 20000026 <= 26
3653.367b    RH.U    [f000:4a45]   MEM: writeb 20000027 <= 27
3653.367c    RH.U    [f000:4a45]   MEM: writeb 20000028 <= 28
3653.367d    RH.U    [f000:4a45]   MEM: writeb 20000029 <= 29
3653.367e    RH.U    [f000:4a45]   MEM: writeb 2000002a <= 2a
3653.367f    RH.U    [f000:4a45]   MEM: writeb 2000002b <= 2b
3653.3680    RH.U    [f000:4a45]   MEM: writeb 2000002c <= 2c
3653.3681    RH.U    [f000:4a45]   MEM: writeb 2000002d <= 2d
3653.3682    RH.U    [f000:4a45]   MEM: writeb 2000002e <= 2e
3653.3683    RH.U    [f000:4a45]   MEM: writeb 2000002f <= 2f
3653.3684    RH.U    [f000:4a45]   MEM: writeb 20000030 <= 30
3653.3685    RH.U    [f000:4a45]   MEM: writeb 20000031 <= 31
3653.3686    RH.U    [f000:4a45]   MEM: writeb 20000032 <= 32
3653.3687    RH.U    [f000:4a45]   MEM: writeb 20000033 <= 33
3653.3688    RH.U    [f000:4a45]   MEM: writeb 20000034 <= 34
3653.3689    RH.U    [f000:4a45]   MEM: writeb 20000035 <= 35
3653.368a    RH.U    [f000:4a45]   MEM: writeb 20000036 <= 36
3653.368b    RH.U    [f000:4a45]   MEM: writeb 20000037 <= 37
3653.368c    RH.U    [f000:4a45]   MEM: writeb 20000038 <= 38
3653.368d    RH.U    [f000:4a45]   MEM: writeb 20000039 <= 39
3653.368e    RH.U    [f000:4a45]   MEM: writeb 2000003a <= 3a
3653.368f    RH.U    [f000:4a45]   MEM: writeb 2000003b <= 3b
3653.3690    RH.U    [f000:4a45]   MEM: writeb 2000003c <= 3c
3653.3691    RH.U    [f000:4a45]   MEM: writeb 2000003d <= 3d
3653.3692    RH.U    [f000:4a45]   MEM: writeb 2000003e <= 3e
3653.3693    RH.U    [f000:4a4d]   MEM:  readb 2000003e => 09
3695.3696    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3695.3697    R..D    [f000:287e]   IO: outb 00ec <= 70
3695.3698    R..D    [f000:287e]   IO: outb 00ea <= 70
3695.3699    RH..    [f000:287e]   IO: outb 0cfc <= 00
3695.369a    R..D    [f000:287e]   IO: outb 00ed <= 00
3695.369b    R..D    [f000:287e]   IO: outb 00eb <= 00
369c.369d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
369c.369e    R..D    [f000:287e]   IO: outb 00ec <= 70
369c.369f    R..D    [f000:287e]   IO: outb 00ea <= 70
369c.36a0    RH..    [f000:287e]   IO: outb 0cfd <= 00
369c.36a1    R..D    [f000:287e]   IO: outb 00ed <= 00
369c.36a2    R..D    [f000:287e]   IO: outb 00eb <= 00
36a3.36a4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
36a3.36a5    R..D    [f000:287e]   IO: outb 00ec <= 70
36a3.36a6    R..D    [f000:287e]   IO: outb 00ea <= 70
36a3.36a7    RH..    [f000:287e]   IO: outb 0cfc <= 08
36a3.36a8    R..D    [f000:287e]   IO: outb 00ed <= 08
36a3.36a9    R..D    [f000:287e]   IO: outb 00eb <= 08
36aa.36ab    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
36aa.36ac    R..D    [f000:287e]   IO: outb 00ec <= 70
36aa.36ad    R..D    [f000:287e]   IO: outb 00ea <= 70
36aa.36ae    RH..    [f000:287e]   IO: outb 0cfd <= 06
36aa.36af    R..D    [f000:287e]   IO: outb 00ed <= 06
36aa.36b0    R..D    [f000:287e]   IO: outb 00eb <= 06
36b1.36b2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
36b1.36b3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
36b1.36b4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
36b1.36b5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
36b1.36b6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
36b1.36b7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
36b1.36b8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
36b1.36b9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
36b1.36ba    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
36b1.36bb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
36b1.36bc    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
36b1.36bd    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
36b1.36be    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
36b1.36bf    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
36b1.36c0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
36b1.36c1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
36b1.36c2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
36b1.36c3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
36b1.36c4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
36b1.36c5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
36b1.36c6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
36b1.36c7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
36b1.36c8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
36b1.36c9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
36b1.36ca    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
36b1.36cb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
36b1.36cc    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
36b1.36cd    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
36b1.36ce    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
36b1.36cf    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
36b1.36d0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
36b1.36d1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
36b1.36d2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
36b1.36d3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
36b1.36d4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
36b1.36d5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
36b1.36d6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
36b1.36d7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
36b1.36d8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
36b1.36d9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
36b1.36da    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
36b1.36db    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
36b1.36dc    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
36b1.36dd    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
36b1.36de    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
36b1.36df    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
36b1.36e0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
36b1.36e1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
36b1.36e2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
36b1.36e3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
36b1.36e4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
36b1.36e5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
36b1.36e6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
36b1.36e7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
36b1.36e8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
36b1.36e9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
36b1.36ea    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
36b1.36eb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
36b1.36ec    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
36b1.36ed    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
36b1.36ee    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
36b1.36ef    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
36b1.36f0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
36b1.36f1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
36f3.36f4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
36f3.36f5    R..D    [f000:287e]   IO: outb 00ec <= 70
36f3.36f6    R..D    [f000:287e]   IO: outb 00ea <= 70
36f3.36f7    RH..    [f000:287e]   IO: outb 0cfc <= 10
36f3.36f8    R..D    [f000:287e]   IO: outb 00ed <= 10
36f3.36f9    R..D    [f000:287e]   IO: outb 00eb <= 10
36fa.36fb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
36fa.36fc    R..D    [f000:287e]   IO: outb 00ec <= 70
36fa.36fd    R..D    [f000:287e]   IO: outb 00ea <= 70
36fa.36fe    RH..    [f000:287e]   IO: outb 0cfd <= 0e
36fa.36ff    R..D    [f000:287e]   IO: outb 00ed <= 0e
36fa.3700    R..D    [f000:287e]   IO: outb 00eb <= 0e
3701.3702    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3701.3703    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3701.3704    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3701.3705    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3701.3706    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3701.3707    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3701.3708    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3701.3709    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3701.370a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3701.370b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3701.370c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3701.370d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3701.370e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3701.370f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3701.3710    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3701.3711    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3701.3712    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3701.3713    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3701.3714    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3701.3715    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3701.3716    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3701.3717    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3701.3718    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3701.3719    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3701.371a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3701.371b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3701.371c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3701.371d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3701.371e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3701.371f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3701.3720    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3701.3721    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3701.3722    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3701.3723    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3701.3724    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3701.3725    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3701.3726    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3701.3727    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3701.3728    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3701.3729    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3701.372a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3701.372b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3701.372c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3701.372d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3701.372e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3701.372f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3701.3730    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3701.3731    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3701.3732    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3701.3733    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3701.3734    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3701.3735    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3701.3736    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3701.3737    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3701.3738    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3701.3739    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3701.373a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3701.373b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3701.373c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3701.373d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3701.373e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3701.373f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3701.3740    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3701.3741    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3743.3744    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3743.3745    R..D    [f000:287e]   IO: outb 00ec <= 70
3743.3746    R..D    [f000:287e]   IO: outb 00ea <= 70
3743.3747    RH..    [f000:287e]   IO: outb 0cfc <= 18
3743.3748    R..D    [f000:287e]   IO: outb 00ed <= 18
3743.3749    R..D    [f000:287e]   IO: outb 00eb <= 18
374a.374b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
374a.374c    R..D    [f000:287e]   IO: outb 00ec <= 70
374a.374d    R..D    [f000:287e]   IO: outb 00ea <= 70
374a.374e    RH..    [f000:287e]   IO: outb 0cfd <= 16
374a.374f    R..D    [f000:287e]   IO: outb 00ed <= 16
374a.3750    R..D    [f000:287e]   IO: outb 00eb <= 16
3751.3752    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3751.3753    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3751.3754    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3751.3755    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3751.3756    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3751.3757    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3751.3758    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3751.3759    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3751.375a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3751.375b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3751.375c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3751.375d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3751.375e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3751.375f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3751.3760    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3751.3761    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3751.3762    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3751.3763    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3751.3764    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3751.3765    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3751.3766    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3751.3767    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3751.3768    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3751.3769    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3751.376a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3751.376b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3751.376c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3751.376d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3751.376e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3751.376f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3751.3770    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3751.3771    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3751.3772    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3751.3773    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3751.3774    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3751.3775    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3751.3776    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3751.3777    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3751.3778    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3751.3779    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3751.377a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3751.377b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3751.377c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3751.377d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3751.377e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3751.377f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3751.3780    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3751.3781    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3751.3782    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3751.3783    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3751.3784    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3751.3785    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3751.3786    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3751.3787    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3751.3788    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3751.3789    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3751.378a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3751.378b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3751.378c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3751.378d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3751.378e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3751.378f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3751.3790    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3751.3791    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3793.3794    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3793.3795    R..D    [f000:287e]   IO: outb 00ec <= 70
3793.3796    R..D    [f000:287e]   IO: outb 00ea <= 70
3793.3797    RH..    [f000:287e]   IO: outb 0cfc <= 20
3793.3798    R..D    [f000:287e]   IO: outb 00ed <= 20
3793.3799    R..D    [f000:287e]   IO: outb 00eb <= 20
379a.379b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
379a.379c    R..D    [f000:287e]   IO: outb 00ec <= 70
379a.379d    R..D    [f000:287e]   IO: outb 00ea <= 70
379a.379e    RH..    [f000:287e]   IO: outb 0cfd <= 1e
379a.379f    R..D    [f000:287e]   IO: outb 00ed <= 1e
379a.37a0    R..D    [f000:287e]   IO: outb 00eb <= 1e
37a1.37a2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
37a1.37a3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
37a1.37a4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
37a1.37a5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
37a1.37a6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
37a1.37a7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
37a1.37a8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
37a1.37a9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
37a1.37aa    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
37a1.37ab    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
37a1.37ac    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
37a1.37ad    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
37a1.37ae    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
37a1.37af    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
37a1.37b0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
37a1.37b1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
37a1.37b2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
37a1.37b3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
37a1.37b4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
37a1.37b5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
37a1.37b6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
37a1.37b7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
37a1.37b8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
37a1.37b9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
37a1.37ba    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
37a1.37bb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
37a1.37bc    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
37a1.37bd    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
37a1.37be    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
37a1.37bf    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
37a1.37c0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
37a1.37c1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
37a1.37c2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
37a1.37c3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
37a1.37c4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
37a1.37c5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
37a1.37c6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
37a1.37c7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
37a1.37c8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
37a1.37c9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
37a1.37ca    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
37a1.37cb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
37a1.37cc    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
37a1.37cd    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
37a1.37ce    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
37a1.37cf    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
37a1.37d0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
37a1.37d1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
37a1.37d2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
37a1.37d3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
37a1.37d4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
37a1.37d5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
37a1.37d6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
37a1.37d7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
37a1.37d8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
37a1.37d9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
37a1.37da    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
37a1.37db    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
37a1.37dc    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
37a1.37dd    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
37a1.37de    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
37a1.37df    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
37a1.37e0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
37a1.37e1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
37e3.37e4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
37e3.37e5    R..D    [f000:287e]   IO: outb 00ec <= 70
37e3.37e6    R..D    [f000:287e]   IO: outb 00ea <= 70
37e3.37e7    RH..    [f000:287e]   IO: outb 0cfc <= 28
37e3.37e8    R..D    [f000:287e]   IO: outb 00ed <= 28
37e3.37e9    R..D    [f000:287e]   IO: outb 00eb <= 28
37ea.37eb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
37ea.37ec    R..D    [f000:287e]   IO: outb 00ec <= 70
37ea.37ed    R..D    [f000:287e]   IO: outb 00ea <= 70
37ea.37ee    RH..    [f000:287e]   IO: outb 0cfd <= 26
37ea.37ef    R..D    [f000:287e]   IO: outb 00ed <= 26
37ea.37f0    R..D    [f000:287e]   IO: outb 00eb <= 26
37f1.37f2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
37f1.37f3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
37f1.37f4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
37f1.37f5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
37f1.37f6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
37f1.37f7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
37f1.37f8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
37f1.37f9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
37f1.37fa    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
37f1.37fb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
37f1.37fc    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
37f1.37fd    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
37f1.37fe    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
37f1.37ff    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
37f1.3800    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
37f1.3801    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
37f1.3802    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
37f1.3803    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
37f1.3804    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
37f1.3805    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
37f1.3806    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
37f1.3807    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
37f1.3808    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
37f1.3809    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
37f1.380a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
37f1.380b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
37f1.380c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
37f1.380d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
37f1.380e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
37f1.380f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
37f1.3810    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
37f1.3811    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
37f1.3812    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
37f1.3813    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
37f1.3814    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
37f1.3815    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
37f1.3816    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
37f1.3817    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
37f1.3818    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
37f1.3819    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
37f1.381a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
37f1.381b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
37f1.381c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
37f1.381d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
37f1.381e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
37f1.381f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
37f1.3820    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
37f1.3821    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
37f1.3822    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
37f1.3823    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
37f1.3824    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
37f1.3825    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
37f1.3826    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
37f1.3827    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
37f1.3828    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
37f1.3829    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
37f1.382a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
37f1.382b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
37f1.382c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
37f1.382d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
37f1.382e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
37f1.382f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
37f1.3830    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
37f1.3831    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3833.3834    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3833.3835    R..D    [f000:287e]   IO: outb 00ec <= 70
3833.3836    R..D    [f000:287e]   IO: outb 00ea <= 70
3833.3837    RH..    [f000:287e]   IO: outb 0cfc <= 30
3833.3838    R..D    [f000:287e]   IO: outb 00ed <= 30
3833.3839    R..D    [f000:287e]   IO: outb 00eb <= 30
383a.383b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
383a.383c    R..D    [f000:287e]   IO: outb 00ec <= 70
383a.383d    R..D    [f000:287e]   IO: outb 00ea <= 70
383a.383e    RH..    [f000:287e]   IO: outb 0cfd <= 2e
383a.383f    R..D    [f000:287e]   IO: outb 00ed <= 2e
383a.3840    R..D    [f000:287e]   IO: outb 00eb <= 2e
3841.3842    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3841.3843    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3841.3844    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3841.3845    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3841.3846    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3841.3847    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3841.3848    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3841.3849    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3841.384a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3841.384b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3841.384c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3841.384d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3841.384e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3841.384f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3841.3850    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3841.3851    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3841.3852    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3841.3853    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3841.3854    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3841.3855    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3841.3856    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3841.3857    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3841.3858    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3841.3859    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3841.385a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3841.385b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3841.385c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3841.385d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3841.385e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3841.385f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3841.3860    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3841.3861    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3841.3862    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3841.3863    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3841.3864    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3841.3865    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3841.3866    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3841.3867    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3841.3868    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3841.3869    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3841.386a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3841.386b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3841.386c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3841.386d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3841.386e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3841.386f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3841.3870    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3841.3871    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3841.3872    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3841.3873    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3841.3874    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3841.3875    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3841.3876    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3841.3877    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3841.3878    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3841.3879    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3841.387a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3841.387b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3841.387c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3841.387d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3841.387e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3841.387f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3841.3880    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3841.3881    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3883.3884    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3883.3885    R..D    [f000:287e]   IO: outb 00ec <= 70
3883.3886    R..D    [f000:287e]   IO: outb 00ea <= 70
3883.3887    RH..    [f000:287e]   IO: outb 0cfc <= 38
3883.3888    R..D    [f000:287e]   IO: outb 00ed <= 38
3883.3889    R..D    [f000:287e]   IO: outb 00eb <= 38
388a.388b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
388a.388c    R..D    [f000:287e]   IO: outb 00ec <= 70
388a.388d    R..D    [f000:287e]   IO: outb 00ea <= 70
388a.388e    RH..    [f000:287e]   IO: outb 0cfd <= 36
388a.388f    R..D    [f000:287e]   IO: outb 00ed <= 36
388a.3890    R..D    [f000:287e]   IO: outb 00eb <= 36
3891.3892    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3891.3893    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3891.3894    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3891.3895    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3891.3896    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3891.3897    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3891.3898    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3891.3899    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3891.389a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3891.389b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3891.389c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3891.389d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3891.389e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3891.389f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3891.38a0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3891.38a1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3891.38a2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3891.38a3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3891.38a4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3891.38a5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3891.38a6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3891.38a7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3891.38a8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3891.38a9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3891.38aa    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3891.38ab    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3891.38ac    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3891.38ad    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3891.38ae    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3891.38af    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3891.38b0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3891.38b1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3891.38b2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3891.38b3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3891.38b4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3891.38b5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3891.38b6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3891.38b7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3891.38b8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3891.38b9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3891.38ba    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3891.38bb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3891.38bc    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3891.38bd    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3891.38be    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3891.38bf    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3891.38c0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3891.38c1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3891.38c2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3891.38c3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3891.38c4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3891.38c5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3891.38c6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3891.38c7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3891.38c8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3891.38c9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3891.38ca    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3891.38cb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3891.38cc    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3891.38cd    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3891.38ce    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3891.38cf    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3891.38d0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3891.38d1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
38d3.38d4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
38d3.38d5    R..D    [f000:287e]   IO: outb 00ec <= 70
38d3.38d6    R..D    [f000:287e]   IO: outb 00ea <= 70
38d3.38d7    RH..    [f000:287e]   IO: outb 0cfc <= 40
38d3.38d8    R..D    [f000:287e]   IO: outb 00ed <= 40
38d3.38d9    R..D    [f000:287e]   IO: outb 00eb <= 40
38da.38db    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
38da.38dc    R..D    [f000:287e]   IO: outb 00ec <= 70
38da.38dd    R..D    [f000:287e]   IO: outb 00ea <= 70
38da.38de    RH..    [f000:287e]   IO: outb 0cfd <= 3e
38da.38df    R..D    [f000:287e]   IO: outb 00ed <= 3e
38da.38e0    R..D    [f000:287e]   IO: outb 00eb <= 3e
38e1.38e2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
38e1.38e3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
38e1.38e4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
38e1.38e5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
38e1.38e6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
38e1.38e7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
38e1.38e8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
38e1.38e9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
38e1.38ea    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
38e1.38eb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
38e1.38ec    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
38e1.38ed    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
38e1.38ee    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
38e1.38ef    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
38e1.38f0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
38e1.38f1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
38e1.38f2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
38e1.38f3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
38e1.38f4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
38e1.38f5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
38e1.38f6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
38e1.38f7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
38e1.38f8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
38e1.38f9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
38e1.38fa    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
38e1.38fb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
38e1.38fc    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
38e1.38fd    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
38e1.38fe    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
38e1.38ff    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
38e1.3900    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
38e1.3901    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
38e1.3902    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
38e1.3903    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
38e1.3904    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
38e1.3905    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
38e1.3906    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
38e1.3907    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
38e1.3908    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
38e1.3909    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
38e1.390a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
38e1.390b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
38e1.390c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
38e1.390d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
38e1.390e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
38e1.390f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
38e1.3910    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
38e1.3911    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
38e1.3912    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
38e1.3913    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
38e1.3914    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
38e1.3915    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
38e1.3916    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
38e1.3917    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
38e1.3918    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
38e1.3919    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
38e1.391a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
38e1.391b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
38e1.391c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
38e1.391d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
38e1.391e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
38e1.391f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
38e1.3920    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
38e1.3921    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3923.3924    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3923.3925    R..D    [f000:287e]   IO: outb 00ec <= 70
3923.3926    R..D    [f000:287e]   IO: outb 00ea <= 70
3923.3927    RH..    [f000:287e]   IO: outb 0cfc <= 48
3923.3928    R..D    [f000:287e]   IO: outb 00ed <= 48
3923.3929    R..D    [f000:287e]   IO: outb 00eb <= 48
392a.392b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
392a.392c    R..D    [f000:287e]   IO: outb 00ec <= 70
392a.392d    R..D    [f000:287e]   IO: outb 00ea <= 70
392a.392e    RH..    [f000:287e]   IO: outb 0cfd <= 46
392a.392f    R..D    [f000:287e]   IO: outb 00ed <= 46
392a.3930    R..D    [f000:287e]   IO: outb 00eb <= 46
3931.3932    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3931.3933    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3931.3934    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3931.3935    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3931.3936    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3931.3937    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3931.3938    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3931.3939    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3931.393a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3931.393b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3931.393c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3931.393d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3931.393e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3931.393f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3931.3940    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3931.3941    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3931.3942    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3931.3943    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3931.3944    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3931.3945    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3931.3946    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3931.3947    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3931.3948    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3931.3949    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3931.394a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3931.394b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3931.394c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3931.394d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3931.394e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3931.394f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3931.3950    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3931.3951    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3931.3952    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3931.3953    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3931.3954    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3931.3955    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3931.3956    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3931.3957    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3931.3958    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3931.3959    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3931.395a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3931.395b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3931.395c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3931.395d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3931.395e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3931.395f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3931.3960    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3931.3961    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3931.3962    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3931.3963    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3931.3964    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3931.3965    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3931.3966    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3931.3967    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3931.3968    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3931.3969    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3931.396a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3931.396b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3931.396c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3931.396d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3931.396e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3931.396f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3931.3970    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3931.3971    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3973.3974    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3973.3975    R..D    [f000:287e]   IO: outb 00ec <= 70
3973.3976    R..D    [f000:287e]   IO: outb 00ea <= 70
3973.3977    RH..    [f000:287e]   IO: outb 0cfc <= 50
3973.3978    R..D    [f000:287e]   IO: outb 00ed <= 50
3973.3979    R..D    [f000:287e]   IO: outb 00eb <= 50
397a.397b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
397a.397c    R..D    [f000:287e]   IO: outb 00ec <= 70
397a.397d    R..D    [f000:287e]   IO: outb 00ea <= 70
397a.397e    RH..    [f000:287e]   IO: outb 0cfd <= 4e
397a.397f    R..D    [f000:287e]   IO: outb 00ed <= 4e
397a.3980    R..D    [f000:287e]   IO: outb 00eb <= 4e
3981.3982    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3981.3983    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3981.3984    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3981.3985    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3981.3986    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3981.3987    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3981.3988    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3981.3989    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3981.398a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3981.398b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3981.398c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3981.398d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3981.398e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3981.398f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3981.3990    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3981.3991    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3981.3992    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3981.3993    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3981.3994    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3981.3995    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3981.3996    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3981.3997    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3981.3998    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3981.3999    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3981.399a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3981.399b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3981.399c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3981.399d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3981.399e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3981.399f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3981.39a0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3981.39a1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3981.39a2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3981.39a3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3981.39a4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3981.39a5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3981.39a6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3981.39a7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3981.39a8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3981.39a9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3981.39aa    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3981.39ab    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3981.39ac    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3981.39ad    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3981.39ae    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3981.39af    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3981.39b0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3981.39b1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3981.39b2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3981.39b3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3981.39b4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3981.39b5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3981.39b6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3981.39b7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3981.39b8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3981.39b9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3981.39ba    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3981.39bb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3981.39bc    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3981.39bd    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3981.39be    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3981.39bf    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3981.39c0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3981.39c1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
39c3.39c4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
39c3.39c5    R..D    [f000:287e]   IO: outb 00ec <= 70
39c3.39c6    R..D    [f000:287e]   IO: outb 00ea <= 70
39c3.39c7    RH..    [f000:287e]   IO: outb 0cfc <= 58
39c3.39c8    R..D    [f000:287e]   IO: outb 00ed <= 58
39c3.39c9    R..D    [f000:287e]   IO: outb 00eb <= 58
39ca.39cb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
39ca.39cc    R..D    [f000:287e]   IO: outb 00ec <= 70
39ca.39cd    R..D    [f000:287e]   IO: outb 00ea <= 70
39ca.39ce    RH..    [f000:287e]   IO: outb 0cfd <= 56
39ca.39cf    R..D    [f000:287e]   IO: outb 00ed <= 56
39ca.39d0    R..D    [f000:287e]   IO: outb 00eb <= 56
39d1.39d2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
39d1.39d3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
39d1.39d4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
39d1.39d5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
39d1.39d6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
39d1.39d7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
39d1.39d8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
39d1.39d9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
39d1.39da    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
39d1.39db    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
39d1.39dc    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
39d1.39dd    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
39d1.39de    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
39d1.39df    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
39d1.39e0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
39d1.39e1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
39d1.39e2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
39d1.39e3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
39d1.39e4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
39d1.39e5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
39d1.39e6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
39d1.39e7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
39d1.39e8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
39d1.39e9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
39d1.39ea    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
39d1.39eb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
39d1.39ec    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
39d1.39ed    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
39d1.39ee    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
39d1.39ef    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
39d1.39f0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
39d1.39f1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
39d1.39f2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
39d1.39f3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
39d1.39f4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
39d1.39f5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
39d1.39f6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
39d1.39f7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
39d1.39f8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
39d1.39f9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
39d1.39fa    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
39d1.39fb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
39d1.39fc    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
39d1.39fd    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
39d1.39fe    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
39d1.39ff    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
39d1.3a00    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
39d1.3a01    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
39d1.3a02    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
39d1.3a03    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
39d1.3a04    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
39d1.3a05    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
39d1.3a06    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
39d1.3a07    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
39d1.3a08    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
39d1.3a09    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
39d1.3a0a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
39d1.3a0b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
39d1.3a0c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
39d1.3a0d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
39d1.3a0e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
39d1.3a0f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
39d1.3a10    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
39d1.3a11    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3a13.3a14    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3a13.3a15    R..D    [f000:287e]   IO: outb 00ec <= 70
3a13.3a16    R..D    [f000:287e]   IO: outb 00ea <= 70
3a13.3a17    RH..    [f000:287e]   IO: outb 0cfc <= 60
3a13.3a18    R..D    [f000:287e]   IO: outb 00ed <= 60
3a13.3a19    R..D    [f000:287e]   IO: outb 00eb <= 60
3a1a.3a1b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3a1a.3a1c    R..D    [f000:287e]   IO: outb 00ec <= 70
3a1a.3a1d    R..D    [f000:287e]   IO: outb 00ea <= 70
3a1a.3a1e    RH..    [f000:287e]   IO: outb 0cfd <= 5e
3a1a.3a1f    R..D    [f000:287e]   IO: outb 00ed <= 5e
3a1a.3a20    R..D    [f000:287e]   IO: outb 00eb <= 5e
3a21.3a22    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3a21.3a23    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3a21.3a24    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3a21.3a25    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3a21.3a26    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3a21.3a27    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3a21.3a28    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3a21.3a29    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3a21.3a2a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3a21.3a2b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3a21.3a2c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3a21.3a2d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3a21.3a2e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3a21.3a2f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3a21.3a30    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3a21.3a31    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3a21.3a32    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3a21.3a33    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3a21.3a34    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3a21.3a35    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3a21.3a36    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3a21.3a37    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3a21.3a38    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3a21.3a39    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3a21.3a3a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3a21.3a3b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3a21.3a3c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3a21.3a3d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3a21.3a3e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3a21.3a3f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3a21.3a40    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3a21.3a41    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3a21.3a42    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3a21.3a43    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3a21.3a44    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3a21.3a45    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3a21.3a46    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3a21.3a47    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3a21.3a48    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3a21.3a49    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3a21.3a4a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3a21.3a4b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3a21.3a4c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3a21.3a4d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3a21.3a4e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3a21.3a4f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3a21.3a50    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3a21.3a51    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3a21.3a52    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3a21.3a53    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3a21.3a54    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3a21.3a55    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3a21.3a56    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3a21.3a57    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3a21.3a58    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3a21.3a59    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3a21.3a5a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3a21.3a5b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3a21.3a5c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3a21.3a5d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3a21.3a5e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3a21.3a5f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3a21.3a60    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3a21.3a61    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3a63.3a64    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3a63.3a65    R..D    [f000:287e]   IO: outb 00ec <= 70
3a63.3a66    R..D    [f000:287e]   IO: outb 00ea <= 70
3a63.3a67    RH..    [f000:287e]   IO: outb 0cfc <= 68
3a63.3a68    R..D    [f000:287e]   IO: outb 00ed <= 68
3a63.3a69    R..D    [f000:287e]   IO: outb 00eb <= 68
3a6a.3a6b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3a6a.3a6c    R..D    [f000:287e]   IO: outb 00ec <= 70
3a6a.3a6d    R..D    [f000:287e]   IO: outb 00ea <= 70
3a6a.3a6e    RH..    [f000:287e]   IO: outb 0cfd <= 66
3a6a.3a6f    R..D    [f000:287e]   IO: outb 00ed <= 66
3a6a.3a70    R..D    [f000:287e]   IO: outb 00eb <= 66
3a71.3a72    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3a71.3a73    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3a71.3a74    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3a71.3a75    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3a71.3a76    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3a71.3a77    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3a71.3a78    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3a71.3a79    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3a71.3a7a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3a71.3a7b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3a71.3a7c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3a71.3a7d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3a71.3a7e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3a71.3a7f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3a71.3a80    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3a71.3a81    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3a71.3a82    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3a71.3a83    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3a71.3a84    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3a71.3a85    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3a71.3a86    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3a71.3a87    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3a71.3a88    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3a71.3a89    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3a71.3a8a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3a71.3a8b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3a71.3a8c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3a71.3a8d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3a71.3a8e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3a71.3a8f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3a71.3a90    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3a71.3a91    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3a71.3a92    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3a71.3a93    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3a71.3a94    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3a71.3a95    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3a71.3a96    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3a71.3a97    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3a71.3a98    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3a71.3a99    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3a71.3a9a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3a71.3a9b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3a71.3a9c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3a71.3a9d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3a71.3a9e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3a71.3a9f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3a71.3aa0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3a71.3aa1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3a71.3aa2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3a71.3aa3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3a71.3aa4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3a71.3aa5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3a71.3aa6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3a71.3aa7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3a71.3aa8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3a71.3aa9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3a71.3aaa    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3a71.3aab    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3a71.3aac    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3a71.3aad    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3a71.3aae    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3a71.3aaf    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3a71.3ab0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3a71.3ab1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3ab3.3ab4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3ab3.3ab5    R..D    [f000:287e]   IO: outb 00ec <= 70
3ab3.3ab6    R..D    [f000:287e]   IO: outb 00ea <= 70
3ab3.3ab7    RH..    [f000:287e]   IO: outb 0cfc <= 70
3ab3.3ab8    R..D    [f000:287e]   IO: outb 00ed <= 70
3ab3.3ab9    R..D    [f000:287e]   IO: outb 00eb <= 70
3aba.3abb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3aba.3abc    R..D    [f000:287e]   IO: outb 00ec <= 70
3aba.3abd    R..D    [f000:287e]   IO: outb 00ea <= 70
3aba.3abe    RH..    [f000:287e]   IO: outb 0cfd <= 6e
3aba.3abf    R..D    [f000:287e]   IO: outb 00ed <= 6e
3aba.3ac0    R..D    [f000:287e]   IO: outb 00eb <= 6e
3ac1.3ac2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3ac1.3ac3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3ac1.3ac4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3ac1.3ac5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3ac1.3ac6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3ac1.3ac7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3ac1.3ac8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3ac1.3ac9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3ac1.3aca    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3ac1.3acb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3ac1.3acc    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3ac1.3acd    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3ac1.3ace    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3ac1.3acf    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3ac1.3ad0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3ac1.3ad1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3ac1.3ad2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3ac1.3ad3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3ac1.3ad4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3ac1.3ad5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3ac1.3ad6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3ac1.3ad7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3ac1.3ad8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3ac1.3ad9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3ac1.3ada    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3ac1.3adb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3ac1.3adc    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3ac1.3add    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3ac1.3ade    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3ac1.3adf    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3ac1.3ae0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3ac1.3ae1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3ac1.3ae2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3ac1.3ae3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3ac1.3ae4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3ac1.3ae5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3ac1.3ae6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3ac1.3ae7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3ac1.3ae8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3ac1.3ae9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3ac1.3aea    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3ac1.3aeb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3ac1.3aec    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3ac1.3aed    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3ac1.3aee    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3ac1.3aef    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3ac1.3af0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3ac1.3af1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3ac1.3af2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3ac1.3af3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3ac1.3af4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3ac1.3af5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3ac1.3af6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3ac1.3af7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3ac1.3af8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3ac1.3af9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3ac1.3afa    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3ac1.3afb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3ac1.3afc    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3ac1.3afd    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3ac1.3afe    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3ac1.3aff    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3ac1.3b00    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3ac1.3b01    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3b03.3b04    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3b03.3b05    R..D    [f000:287e]   IO: outb 00ec <= 70
3b03.3b06    R..D    [f000:287e]   IO: outb 00ea <= 70
3b03.3b07    RH..    [f000:287e]   IO: outb 0cfc <= 78
3b03.3b08    R..D    [f000:287e]   IO: outb 00ed <= 78
3b03.3b09    R..D    [f000:287e]   IO: outb 00eb <= 78
3b0a.3b0b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3b0a.3b0c    R..D    [f000:287e]   IO: outb 00ec <= 70
3b0a.3b0d    R..D    [f000:287e]   IO: outb 00ea <= 70
3b0a.3b0e    RH..    [f000:287e]   IO: outb 0cfd <= 76
3b0a.3b0f    R..D    [f000:287e]   IO: outb 00ed <= 76
3b0a.3b10    R..D    [f000:287e]   IO: outb 00eb <= 76
3b11.3b12    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3b11.3b13    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3b11.3b14    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3b11.3b15    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3b11.3b16    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3b11.3b17    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3b11.3b18    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3b11.3b19    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3b11.3b1a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3b11.3b1b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3b11.3b1c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3b11.3b1d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3b11.3b1e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3b11.3b1f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3b11.3b20    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3b11.3b21    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3b11.3b22    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3b11.3b23    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3b11.3b24    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3b11.3b25    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3b11.3b26    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3b11.3b27    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3b11.3b28    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3b11.3b29    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3b11.3b2a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3b11.3b2b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3b11.3b2c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3b11.3b2d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3b11.3b2e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3b11.3b2f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3b11.3b30    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3b11.3b31    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3b11.3b32    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3b11.3b33    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3b11.3b34    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3b11.3b35    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3b11.3b36    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3b11.3b37    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3b11.3b38    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3b11.3b39    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3b11.3b3a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3b11.3b3b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3b11.3b3c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3b11.3b3d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3b11.3b3e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3b11.3b3f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3b11.3b40    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3b11.3b41    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3b11.3b42    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3b11.3b43    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3b11.3b44    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3b11.3b45    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3b11.3b46    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3b11.3b47    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3b11.3b48    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3b11.3b49    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3b11.3b4a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3b11.3b4b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3b11.3b4c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3b11.3b4d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3b11.3b4e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3b11.3b4f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3b11.3b50    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3b11.3b51    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3b53.3b54    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3b53.3b55    R..D    [f000:287e]   IO: outb 00ec <= 70
3b53.3b56    R..D    [f000:287e]   IO: outb 00ea <= 70
3b53.3b57    RH..    [f000:287e]   IO: outb 0cfc <= 80
3b53.3b58    R..D    [f000:287e]   IO: outb 00ed <= 80
3b53.3b59    R..D    [f000:287e]   IO: outb 00eb <= 80
3b5a.3b5b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3b5a.3b5c    R..D    [f000:287e]   IO: outb 00ec <= 70
3b5a.3b5d    R..D    [f000:287e]   IO: outb 00ea <= 70
3b5a.3b5e    RH..    [f000:287e]   IO: outb 0cfd <= 7e
3b5a.3b5f    R..D    [f000:287e]   IO: outb 00ed <= 7e
3b5a.3b60    R..D    [f000:287e]   IO: outb 00eb <= 7e
3b61.3b62    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3b61.3b63    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3b61.3b64    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3b61.3b65    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3b61.3b66    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3b61.3b67    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3b61.3b68    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3b61.3b69    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3b61.3b6a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3b61.3b6b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3b61.3b6c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3b61.3b6d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3b61.3b6e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3b61.3b6f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3b61.3b70    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3b61.3b71    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3b61.3b72    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3b61.3b73    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3b61.3b74    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3b61.3b75    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3b61.3b76    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3b61.3b77    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3b61.3b78    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3b61.3b79    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3b61.3b7a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3b61.3b7b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3b61.3b7c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3b61.3b7d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3b61.3b7e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3b61.3b7f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3b61.3b80    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3b61.3b81    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3b61.3b82    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3b61.3b83    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3b61.3b84    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3b61.3b85    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3b61.3b86    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3b61.3b87    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3b61.3b88    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3b61.3b89    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3b61.3b8a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3b61.3b8b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3b61.3b8c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3b61.3b8d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3b61.3b8e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3b61.3b8f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3b61.3b90    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3b61.3b91    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3b61.3b92    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3b61.3b93    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3b61.3b94    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3b61.3b95    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3b61.3b96    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3b61.3b97    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3b61.3b98    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3b61.3b99    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3b61.3b9a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3b61.3b9b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3b61.3b9c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3b61.3b9d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3b61.3b9e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3b61.3b9f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3b61.3ba0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3b61.3ba1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3ba3.3ba4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3ba3.3ba5    R..D    [f000:287e]   IO: outb 00ec <= 70
3ba3.3ba6    R..D    [f000:287e]   IO: outb 00ea <= 70
3ba3.3ba7    RH..    [f000:287e]   IO: outb 0cfc <= 88
3ba3.3ba8    R..D    [f000:287e]   IO: outb 00ed <= 88
3ba3.3ba9    R..D    [f000:287e]   IO: outb 00eb <= 88
3baa.3bab    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3baa.3bac    R..D    [f000:287e]   IO: outb 00ec <= 70
3baa.3bad    R..D    [f000:287e]   IO: outb 00ea <= 70
3baa.3bae    RH..    [f000:287e]   IO: outb 0cfd <= 86
3baa.3baf    R..D    [f000:287e]   IO: outb 00ed <= 86
3baa.3bb0    R..D    [f000:287e]   IO: outb 00eb <= 86
3bb1.3bb2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3bb1.3bb3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3bb1.3bb4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3bb1.3bb5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3bb1.3bb6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3bb1.3bb7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3bb1.3bb8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3bb1.3bb9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3bb1.3bba    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3bb1.3bbb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3bb1.3bbc    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3bb1.3bbd    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3bb1.3bbe    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3bb1.3bbf    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3bb1.3bc0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3bb1.3bc1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3bb1.3bc2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3bb1.3bc3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3bb1.3bc4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3bb1.3bc5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3bb1.3bc6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3bb1.3bc7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3bb1.3bc8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3bb1.3bc9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3bb1.3bca    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3bb1.3bcb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3bb1.3bcc    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3bb1.3bcd    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3bb1.3bce    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3bb1.3bcf    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3bb1.3bd0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3bb1.3bd1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3bb1.3bd2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3bb1.3bd3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3bb1.3bd4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3bb1.3bd5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3bb1.3bd6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3bb1.3bd7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3bb1.3bd8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3bb1.3bd9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3bb1.3bda    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3bb1.3bdb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3bb1.3bdc    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3bb1.3bdd    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3bb1.3bde    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3bb1.3bdf    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3bb1.3be0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3bb1.3be1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3bb1.3be2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3bb1.3be3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3bb1.3be4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3bb1.3be5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3bb1.3be6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3bb1.3be7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3bb1.3be8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3bb1.3be9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3bb1.3bea    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3bb1.3beb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3bb1.3bec    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3bb1.3bed    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3bb1.3bee    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3bb1.3bef    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3bb1.3bf0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3bb1.3bf1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3bf3.3bf4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3bf3.3bf5    R..D    [f000:287e]   IO: outb 00ec <= 70
3bf3.3bf6    R..D    [f000:287e]   IO: outb 00ea <= 70
3bf3.3bf7    RH..    [f000:287e]   IO: outb 0cfc <= 90
3bf3.3bf8    R..D    [f000:287e]   IO: outb 00ed <= 90
3bf3.3bf9    R..D    [f000:287e]   IO: outb 00eb <= 90
3bfa.3bfb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3bfa.3bfc    R..D    [f000:287e]   IO: outb 00ec <= 70
3bfa.3bfd    R..D    [f000:287e]   IO: outb 00ea <= 70
3bfa.3bfe    RH..    [f000:287e]   IO: outb 0cfd <= 8e
3bfa.3bff    R..D    [f000:287e]   IO: outb 00ed <= 8e
3bfa.3c00    R..D    [f000:287e]   IO: outb 00eb <= 8e
3c01.3c02    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3c01.3c03    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3c01.3c04    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3c01.3c05    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3c01.3c06    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3c01.3c07    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3c01.3c08    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3c01.3c09    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3c01.3c0a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3c01.3c0b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3c01.3c0c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3c01.3c0d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3c01.3c0e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3c01.3c0f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3c01.3c10    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3c01.3c11    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3c01.3c12    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3c01.3c13    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3c01.3c14    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3c01.3c15    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3c01.3c16    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3c01.3c17    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3c01.3c18    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3c01.3c19    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3c01.3c1a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3c01.3c1b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3c01.3c1c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3c01.3c1d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3c01.3c1e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3c01.3c1f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3c01.3c20    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3c01.3c21    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3c01.3c22    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3c01.3c23    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3c01.3c24    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3c01.3c25    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3c01.3c26    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3c01.3c27    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3c01.3c28    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3c01.3c29    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3c01.3c2a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3c01.3c2b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3c01.3c2c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3c01.3c2d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3c01.3c2e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3c01.3c2f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3c01.3c30    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3c01.3c31    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3c01.3c32    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3c01.3c33    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3c01.3c34    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3c01.3c35    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3c01.3c36    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3c01.3c37    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3c01.3c38    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3c01.3c39    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3c01.3c3a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3c01.3c3b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3c01.3c3c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3c01.3c3d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3c01.3c3e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3c01.3c3f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3c01.3c40    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3c01.3c41    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3c43.3c44    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3c43.3c45    R..D    [f000:287e]   IO: outb 00ec <= 70
3c43.3c46    R..D    [f000:287e]   IO: outb 00ea <= 70
3c43.3c47    RH..    [f000:287e]   IO: outb 0cfc <= 98
3c43.3c48    R..D    [f000:287e]   IO: outb 00ed <= 98
3c43.3c49    R..D    [f000:287e]   IO: outb 00eb <= 98
3c4a.3c4b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3c4a.3c4c    R..D    [f000:287e]   IO: outb 00ec <= 70
3c4a.3c4d    R..D    [f000:287e]   IO: outb 00ea <= 70
3c4a.3c4e    RH..    [f000:287e]   IO: outb 0cfd <= 96
3c4a.3c4f    R..D    [f000:287e]   IO: outb 00ed <= 96
3c4a.3c50    R..D    [f000:287e]   IO: outb 00eb <= 96
3c51.3c52    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3c51.3c53    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3c51.3c54    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3c51.3c55    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3c51.3c56    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3c51.3c57    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3c51.3c58    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3c51.3c59    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3c51.3c5a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3c51.3c5b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3c51.3c5c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3c51.3c5d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3c51.3c5e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3c51.3c5f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3c51.3c60    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3c51.3c61    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3c51.3c62    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3c51.3c63    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3c51.3c64    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3c51.3c65    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3c51.3c66    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3c51.3c67    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3c51.3c68    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3c51.3c69    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3c51.3c6a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3c51.3c6b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3c51.3c6c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3c51.3c6d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3c51.3c6e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3c51.3c6f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3c51.3c70    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3c51.3c71    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3c51.3c72    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3c51.3c73    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3c51.3c74    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3c51.3c75    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3c51.3c76    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3c51.3c77    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3c51.3c78    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3c51.3c79    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3c51.3c7a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3c51.3c7b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3c51.3c7c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3c51.3c7d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3c51.3c7e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3c51.3c7f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3c51.3c80    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3c51.3c81    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3c51.3c82    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3c51.3c83    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3c51.3c84    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3c51.3c85    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3c51.3c86    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3c51.3c87    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3c51.3c88    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3c51.3c89    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3c51.3c8a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3c51.3c8b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3c51.3c8c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3c51.3c8d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3c51.3c8e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3c51.3c8f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3c51.3c90    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3c51.3c91    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3c93.3c94    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3c93.3c95    R..D    [f000:287e]   IO: outb 00ec <= 70
3c93.3c96    R..D    [f000:287e]   IO: outb 00ea <= 70
3c93.3c97    RH..    [f000:287e]   IO: outb 0cfc <= a0
3c93.3c98    R..D    [f000:287e]   IO: outb 00ed <= a0
3c93.3c99    R..D    [f000:287e]   IO: outb 00eb <= a0
3c9a.3c9b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3c9a.3c9c    R..D    [f000:287e]   IO: outb 00ec <= 70
3c9a.3c9d    R..D    [f000:287e]   IO: outb 00ea <= 70
3c9a.3c9e    RH..    [f000:287e]   IO: outb 0cfd <= 9e
3c9a.3c9f    R..D    [f000:287e]   IO: outb 00ed <= 9e
3c9a.3ca0    R..D    [f000:287e]   IO: outb 00eb <= 9e
3ca1.3ca2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3ca1.3ca3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3ca1.3ca4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3ca1.3ca5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3ca1.3ca6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3ca1.3ca7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3ca1.3ca8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3ca1.3ca9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3ca1.3caa    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3ca1.3cab    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3ca1.3cac    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3ca1.3cad    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3ca1.3cae    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3ca1.3caf    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3ca1.3cb0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3ca1.3cb1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3ca1.3cb2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3ca1.3cb3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3ca1.3cb4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3ca1.3cb5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3ca1.3cb6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3ca1.3cb7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3ca1.3cb8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3ca1.3cb9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3ca1.3cba    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3ca1.3cbb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3ca1.3cbc    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3ca1.3cbd    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3ca1.3cbe    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3ca1.3cbf    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3ca1.3cc0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3ca1.3cc1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3ca1.3cc2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3ca1.3cc3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3ca1.3cc4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3ca1.3cc5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3ca1.3cc6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3ca1.3cc7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3ca1.3cc8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3ca1.3cc9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3ca1.3cca    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3ca1.3ccb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3ca1.3ccc    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3ca1.3ccd    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3ca1.3cce    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3ca1.3ccf    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3ca1.3cd0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3ca1.3cd1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3ca1.3cd2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3ca1.3cd3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3ca1.3cd4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3ca1.3cd5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3ca1.3cd6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3ca1.3cd7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3ca1.3cd8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3ca1.3cd9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3ca1.3cda    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3ca1.3cdb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3ca1.3cdc    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3ca1.3cdd    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3ca1.3cde    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3ca1.3cdf    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3ca1.3ce0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3ca1.3ce1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3ce3.3ce4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3ce3.3ce5    R..D    [f000:287e]   IO: outb 00ec <= 70
3ce3.3ce6    R..D    [f000:287e]   IO: outb 00ea <= 70
3ce3.3ce7    RH..    [f000:287e]   IO: outb 0cfc <= a8
3ce3.3ce8    R..D    [f000:287e]   IO: outb 00ed <= a8
3ce3.3ce9    R..D    [f000:287e]   IO: outb 00eb <= a8
3cea.3ceb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3cea.3cec    R..D    [f000:287e]   IO: outb 00ec <= 70
3cea.3ced    R..D    [f000:287e]   IO: outb 00ea <= 70
3cea.3cee    RH..    [f000:287e]   IO: outb 0cfd <= a6
3cea.3cef    R..D    [f000:287e]   IO: outb 00ed <= a6
3cea.3cf0    R..D    [f000:287e]   IO: outb 00eb <= a6
3cf1.3cf2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3cf1.3cf3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3cf1.3cf4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3cf1.3cf5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3cf1.3cf6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3cf1.3cf7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3cf1.3cf8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3cf1.3cf9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3cf1.3cfa    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3cf1.3cfb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3cf1.3cfc    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3cf1.3cfd    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3cf1.3cfe    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3cf1.3cff    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3cf1.3d00    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3cf1.3d01    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3cf1.3d02    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3cf1.3d03    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3cf1.3d04    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3cf1.3d05    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3cf1.3d06    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3cf1.3d07    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3cf1.3d08    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3cf1.3d09    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3cf1.3d0a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3cf1.3d0b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3cf1.3d0c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3cf1.3d0d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3cf1.3d0e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3cf1.3d0f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3cf1.3d10    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3cf1.3d11    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3cf1.3d12    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3cf1.3d13    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3cf1.3d14    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3cf1.3d15    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3cf1.3d16    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3cf1.3d17    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3cf1.3d18    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3cf1.3d19    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3cf1.3d1a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3cf1.3d1b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3cf1.3d1c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3cf1.3d1d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3cf1.3d1e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3cf1.3d1f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3cf1.3d20    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3cf1.3d21    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3cf1.3d22    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3cf1.3d23    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3cf1.3d24    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3cf1.3d25    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3cf1.3d26    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3cf1.3d27    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3cf1.3d28    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3cf1.3d29    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3cf1.3d2a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3cf1.3d2b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3cf1.3d2c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3cf1.3d2d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3cf1.3d2e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3cf1.3d2f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3cf1.3d30    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3cf1.3d31    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3d33.3d34    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3d33.3d35    R..D    [f000:287e]   IO: outb 00ec <= 70
3d33.3d36    R..D    [f000:287e]   IO: outb 00ea <= 70
3d33.3d37    RH..    [f000:287e]   IO: outb 0cfc <= b0
3d33.3d38    R..D    [f000:287e]   IO: outb 00ed <= b0
3d33.3d39    R..D    [f000:287e]   IO: outb 00eb <= b0
3d3a.3d3b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3d3a.3d3c    R..D    [f000:287e]   IO: outb 00ec <= 70
3d3a.3d3d    R..D    [f000:287e]   IO: outb 00ea <= 70
3d3a.3d3e    RH..    [f000:287e]   IO: outb 0cfd <= ae
3d3a.3d3f    R..D    [f000:287e]   IO: outb 00ed <= ae
3d3a.3d40    R..D    [f000:287e]   IO: outb 00eb <= ae
3d41.3d42    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3d41.3d43    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3d41.3d44    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3d41.3d45    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3d41.3d46    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3d41.3d47    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3d41.3d48    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3d41.3d49    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3d41.3d4a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3d41.3d4b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3d41.3d4c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3d41.3d4d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3d41.3d4e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3d41.3d4f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3d41.3d50    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3d41.3d51    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3d41.3d52    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3d41.3d53    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3d41.3d54    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3d41.3d55    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3d41.3d56    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3d41.3d57    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3d41.3d58    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3d41.3d59    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3d41.3d5a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3d41.3d5b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3d41.3d5c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3d41.3d5d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3d41.3d5e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3d41.3d5f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3d41.3d60    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3d41.3d61    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3d41.3d62    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3d41.3d63    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3d41.3d64    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3d41.3d65    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3d41.3d66    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3d41.3d67    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3d41.3d68    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3d41.3d69    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3d41.3d6a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3d41.3d6b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3d41.3d6c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3d41.3d6d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3d41.3d6e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3d41.3d6f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3d41.3d70    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3d41.3d71    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3d41.3d72    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3d41.3d73    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3d41.3d74    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3d41.3d75    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3d41.3d76    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3d41.3d77    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3d41.3d78    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3d41.3d79    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3d41.3d7a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3d41.3d7b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3d41.3d7c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3d41.3d7d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3d41.3d7e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3d41.3d7f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3d41.3d80    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3d41.3d81    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3d83.3d84    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3d83.3d85    R..D    [f000:287e]   IO: outb 00ec <= 70
3d83.3d86    R..D    [f000:287e]   IO: outb 00ea <= 70
3d83.3d87    RH..    [f000:287e]   IO: outb 0cfc <= b8
3d83.3d88    R..D    [f000:287e]   IO: outb 00ed <= b8
3d83.3d89    R..D    [f000:287e]   IO: outb 00eb <= b8
3d8a.3d8b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3d8a.3d8c    R..D    [f000:287e]   IO: outb 00ec <= 70
3d8a.3d8d    R..D    [f000:287e]   IO: outb 00ea <= 70
3d8a.3d8e    RH..    [f000:287e]   IO: outb 0cfd <= b6
3d8a.3d8f    R..D    [f000:287e]   IO: outb 00ed <= b6
3d8a.3d90    R..D    [f000:287e]   IO: outb 00eb <= b6
3d91.3d92    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3d91.3d93    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3d91.3d94    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3d91.3d95    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3d91.3d96    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3d91.3d97    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3d91.3d98    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3d91.3d99    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3d91.3d9a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3d91.3d9b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3d91.3d9c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3d91.3d9d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3d91.3d9e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3d91.3d9f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3d91.3da0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3d91.3da1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3d91.3da2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3d91.3da3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3d91.3da4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3d91.3da5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3d91.3da6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3d91.3da7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3d91.3da8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3d91.3da9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3d91.3daa    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3d91.3dab    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3d91.3dac    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3d91.3dad    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3d91.3dae    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3d91.3daf    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3d91.3db0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3d91.3db1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3d91.3db2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3d91.3db3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3d91.3db4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3d91.3db5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3d91.3db6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3d91.3db7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3d91.3db8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3d91.3db9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3d91.3dba    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3d91.3dbb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3d91.3dbc    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3d91.3dbd    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3d91.3dbe    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3d91.3dbf    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3d91.3dc0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3d91.3dc1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3d91.3dc2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3d91.3dc3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3d91.3dc4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3d91.3dc5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3d91.3dc6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3d91.3dc7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3d91.3dc8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3d91.3dc9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3d91.3dca    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3d91.3dcb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3d91.3dcc    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3d91.3dcd    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3d91.3dce    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3d91.3dcf    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3d91.3dd0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3d91.3dd1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3dd3.3dd4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3dd3.3dd5    R..D    [f000:287e]   IO: outb 00ec <= 70
3dd3.3dd6    R..D    [f000:287e]   IO: outb 00ea <= 70
3dd3.3dd7    RH..    [f000:287e]   IO: outb 0cfc <= c0
3dd3.3dd8    R..D    [f000:287e]   IO: outb 00ed <= c0
3dd3.3dd9    R..D    [f000:287e]   IO: outb 00eb <= c0
3dda.3ddb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3dda.3ddc    R..D    [f000:287e]   IO: outb 00ec <= 70
3dda.3ddd    R..D    [f000:287e]   IO: outb 00ea <= 70
3dda.3dde    RH..    [f000:287e]   IO: outb 0cfd <= be
3dda.3ddf    R..D    [f000:287e]   IO: outb 00ed <= be
3dda.3de0    R..D    [f000:287e]   IO: outb 00eb <= be
3de1.3de2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3de1.3de3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3de1.3de4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3de1.3de5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3de1.3de6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3de1.3de7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3de1.3de8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3de1.3de9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3de1.3dea    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3de1.3deb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3de1.3dec    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3de1.3ded    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3de1.3dee    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3de1.3def    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3de1.3df0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3de1.3df1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3de1.3df2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3de1.3df3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3de1.3df4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3de1.3df5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3de1.3df6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3de1.3df7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3de1.3df8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3de1.3df9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3de1.3dfa    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3de1.3dfb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3de1.3dfc    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3de1.3dfd    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3de1.3dfe    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3de1.3dff    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3de1.3e00    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3de1.3e01    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3de1.3e02    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3de1.3e03    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3de1.3e04    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3de1.3e05    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3de1.3e06    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3de1.3e07    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3de1.3e08    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3de1.3e09    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3de1.3e0a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3de1.3e0b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3de1.3e0c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3de1.3e0d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3de1.3e0e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3de1.3e0f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3de1.3e10    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3de1.3e11    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3de1.3e12    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3de1.3e13    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3de1.3e14    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3de1.3e15    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3de1.3e16    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3de1.3e17    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3de1.3e18    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3de1.3e19    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3de1.3e1a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3de1.3e1b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3de1.3e1c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3de1.3e1d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3de1.3e1e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3de1.3e1f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3de1.3e20    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3de1.3e21    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3e23.3e24    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3e23.3e25    R..D    [f000:287e]   IO: outb 00ec <= 70
3e23.3e26    R..D    [f000:287e]   IO: outb 00ea <= 70
3e23.3e27    RH..    [f000:287e]   IO: outb 0cfc <= c8
3e23.3e28    R..D    [f000:287e]   IO: outb 00ed <= c8
3e23.3e29    R..D    [f000:287e]   IO: outb 00eb <= c8
3e2a.3e2b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3e2a.3e2c    R..D    [f000:287e]   IO: outb 00ec <= 70
3e2a.3e2d    R..D    [f000:287e]   IO: outb 00ea <= 70
3e2a.3e2e    RH..    [f000:287e]   IO: outb 0cfd <= c6
3e2a.3e2f    R..D    [f000:287e]   IO: outb 00ed <= c6
3e2a.3e30    R..D    [f000:287e]   IO: outb 00eb <= c6
3e31.3e32    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3e31.3e33    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3e31.3e34    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3e31.3e35    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3e31.3e36    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3e31.3e37    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3e31.3e38    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3e31.3e39    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3e31.3e3a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3e31.3e3b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3e31.3e3c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3e31.3e3d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3e31.3e3e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3e31.3e3f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3e31.3e40    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3e31.3e41    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3e31.3e42    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3e31.3e43    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3e31.3e44    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3e31.3e45    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3e31.3e46    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3e31.3e47    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3e31.3e48    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3e31.3e49    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3e31.3e4a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3e31.3e4b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3e31.3e4c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3e31.3e4d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3e31.3e4e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3e31.3e4f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3e31.3e50    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3e31.3e51    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3e31.3e52    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3e31.3e53    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3e31.3e54    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3e31.3e55    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3e31.3e56    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3e31.3e57    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3e31.3e58    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3e31.3e59    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3e31.3e5a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3e31.3e5b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3e31.3e5c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3e31.3e5d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3e31.3e5e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3e31.3e5f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3e31.3e60    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3e31.3e61    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3e31.3e62    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3e31.3e63    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3e31.3e64    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3e31.3e65    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3e31.3e66    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3e31.3e67    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3e31.3e68    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3e31.3e69    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3e31.3e6a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3e31.3e6b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3e31.3e6c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3e31.3e6d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3e31.3e6e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3e31.3e6f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3e31.3e70    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3e31.3e71    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 19
3e73.3e74    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3e73.3e75    R..D    [f000:287e]   IO: outb 00ec <= 70
3e73.3e76    R..D    [f000:287e]   IO: outb 00ea <= 70
3e73.3e77    RH..    [f000:287e]   IO: outb 0cfc <= d0
3e73.3e78    R..D    [f000:287e]   IO: outb 00ed <= d0
3e73.3e79    R..D    [f000:287e]   IO: outb 00eb <= d0
3e7a.3e7b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3e7a.3e7c    R..D    [f000:287e]   IO: outb 00ec <= 70
3e7a.3e7d    R..D    [f000:287e]   IO: outb 00ea <= 70
3e7a.3e7e    RH..    [f000:287e]   IO: outb 0cfd <= ce
3e7a.3e7f    R..D    [f000:287e]   IO: outb 00ed <= ce
3e7a.3e80    R..D    [f000:287e]   IO: outb 00eb <= ce
3e81.3e82    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3e81.3e83    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3e81.3e84    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3e81.3e85    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3e81.3e86    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3e81.3e87    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3e81.3e88    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3e81.3e89    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3e81.3e8a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3e81.3e8b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3e81.3e8c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3e81.3e8d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3e81.3e8e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3e81.3e8f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3e81.3e90    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3e81.3e91    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3e81.3e92    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3e81.3e93    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3e81.3e94    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3e81.3e95    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3e81.3e96    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3e81.3e97    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3e81.3e98    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3e81.3e99    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3e81.3e9a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3e81.3e9b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3e81.3e9c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3e81.3e9d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3e81.3e9e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3e81.3e9f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3e81.3ea0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3e81.3ea1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3e81.3ea2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3e81.3ea3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3e81.3ea4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3e81.3ea5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3e81.3ea6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3e81.3ea7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3e81.3ea8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3e81.3ea9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3e81.3eaa    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3e81.3eab    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3e81.3eac    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3e81.3ead    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3e81.3eae    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3e81.3eaf    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3e81.3eb0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3e81.3eb1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3e81.3eb2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3e81.3eb3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3e81.3eb4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3e81.3eb5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3e81.3eb6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3e81.3eb7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3e81.3eb8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3e81.3eb9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3e81.3eba    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3e81.3ebb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3e81.3ebc    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3e81.3ebd    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3e81.3ebe    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3e81.3ebf    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3e81.3ec0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3e81.3ec1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3ec3.3ec4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3ec3.3ec5    R..D    [f000:287e]   IO: outb 00ec <= 70
3ec3.3ec6    R..D    [f000:287e]   IO: outb 00ea <= 70
3ec3.3ec7    RH..    [f000:287e]   IO: outb 0cfc <= d8
3ec3.3ec8    R..D    [f000:287e]   IO: outb 00ed <= d8
3ec3.3ec9    R..D    [f000:287e]   IO: outb 00eb <= d8
3eca.3ecb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3eca.3ecc    R..D    [f000:287e]   IO: outb 00ec <= 70
3eca.3ecd    R..D    [f000:287e]   IO: outb 00ea <= 70
3eca.3ece    RH..    [f000:287e]   IO: outb 0cfd <= d6
3eca.3ecf    R..D    [f000:287e]   IO: outb 00ed <= d6
3eca.3ed0    R..D    [f000:287e]   IO: outb 00eb <= d6
3ed1.3ed2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3ed1.3ed3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3ed1.3ed4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3ed1.3ed5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3ed1.3ed6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3ed1.3ed7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3ed1.3ed8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3ed1.3ed9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3ed1.3eda    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3ed1.3edb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3ed1.3edc    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3ed1.3edd    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3ed1.3ede    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3ed1.3edf    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3ed1.3ee0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3ed1.3ee1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3ed1.3ee2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3ed1.3ee3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3ed1.3ee4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3ed1.3ee5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3ed1.3ee6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3ed1.3ee7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3ed1.3ee8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3ed1.3ee9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3ed1.3eea    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3ed1.3eeb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3ed1.3eec    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3ed1.3eed    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3ed1.3eee    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3ed1.3eef    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3ed1.3ef0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3ed1.3ef1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3ed1.3ef2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3ed1.3ef3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3ed1.3ef4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3ed1.3ef5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3ed1.3ef6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3ed1.3ef7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3ed1.3ef8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3ed1.3ef9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3ed1.3efa    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3ed1.3efb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3ed1.3efc    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3ed1.3efd    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3ed1.3efe    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3ed1.3eff    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3ed1.3f00    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3ed1.3f01    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3ed1.3f02    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3ed1.3f03    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3ed1.3f04    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3ed1.3f05    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3ed1.3f06    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3ed1.3f07    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3ed1.3f08    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3ed1.3f09    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3ed1.3f0a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3ed1.3f0b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3ed1.3f0c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3ed1.3f0d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3ed1.3f0e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3ed1.3f0f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3ed1.3f10    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3ed1.3f11    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3f13.3f14    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3f13.3f15    R..D    [f000:287e]   IO: outb 00ec <= 70
3f13.3f16    R..D    [f000:287e]   IO: outb 00ea <= 70
3f13.3f17    RH..    [f000:287e]   IO: outb 0cfc <= e0
3f13.3f18    R..D    [f000:287e]   IO: outb 00ed <= e0
3f13.3f19    R..D    [f000:287e]   IO: outb 00eb <= e0
3f1a.3f1b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3f1a.3f1c    R..D    [f000:287e]   IO: outb 00ec <= 70
3f1a.3f1d    R..D    [f000:287e]   IO: outb 00ea <= 70
3f1a.3f1e    RH..    [f000:287e]   IO: outb 0cfd <= de
3f1a.3f1f    R..D    [f000:287e]   IO: outb 00ed <= de
3f1a.3f20    R..D    [f000:287e]   IO: outb 00eb <= de
3f21.3f22    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3f21.3f23    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3f21.3f24    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3f21.3f25    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3f21.3f26    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3f21.3f27    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3f21.3f28    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3f21.3f29    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3f21.3f2a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3f21.3f2b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3f21.3f2c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3f21.3f2d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3f21.3f2e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3f21.3f2f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3f21.3f30    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3f21.3f31    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3f21.3f32    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3f21.3f33    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3f21.3f34    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3f21.3f35    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3f21.3f36    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3f21.3f37    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3f21.3f38    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3f21.3f39    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3f21.3f3a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3f21.3f3b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3f21.3f3c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3f21.3f3d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3f21.3f3e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3f21.3f3f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3f21.3f40    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3f21.3f41    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3f21.3f42    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3f21.3f43    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3f21.3f44    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3f21.3f45    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3f21.3f46    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3f21.3f47    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3f21.3f48    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3f21.3f49    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3f21.3f4a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3f21.3f4b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3f21.3f4c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3f21.3f4d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3f21.3f4e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3f21.3f4f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3f21.3f50    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3f21.3f51    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3f21.3f52    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3f21.3f53    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3f21.3f54    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3f21.3f55    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3f21.3f56    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3f21.3f57    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3f21.3f58    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3f21.3f59    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3f21.3f5a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3f21.3f5b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3f21.3f5c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3f21.3f5d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3f21.3f5e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3f21.3f5f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3f21.3f60    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3f21.3f61    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3f63.3f64    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3f63.3f65    R..D    [f000:287e]   IO: outb 00ec <= 70
3f63.3f66    R..D    [f000:287e]   IO: outb 00ea <= 70
3f63.3f67    RH..    [f000:287e]   IO: outb 0cfc <= e8
3f63.3f68    R..D    [f000:287e]   IO: outb 00ed <= e8
3f63.3f69    R..D    [f000:287e]   IO: outb 00eb <= e8
3f6a.3f6b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3f6a.3f6c    R..D    [f000:287e]   IO: outb 00ec <= 70
3f6a.3f6d    R..D    [f000:287e]   IO: outb 00ea <= 70
3f6a.3f6e    RH..    [f000:287e]   IO: outb 0cfd <= e6
3f6a.3f6f    R..D    [f000:287e]   IO: outb 00ed <= e6
3f6a.3f70    R..D    [f000:287e]   IO: outb 00eb <= e6
3f71.3f72    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3f71.3f73    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3f71.3f74    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3f71.3f75    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3f71.3f76    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3f71.3f77    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3f71.3f78    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3f71.3f79    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3f71.3f7a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3f71.3f7b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3f71.3f7c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3f71.3f7d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3f71.3f7e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3f71.3f7f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3f71.3f80    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3f71.3f81    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3f71.3f82    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3f71.3f83    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3f71.3f84    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3f71.3f85    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3f71.3f86    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3f71.3f87    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3f71.3f88    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3f71.3f89    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3f71.3f8a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3f71.3f8b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3f71.3f8c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3f71.3f8d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3f71.3f8e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3f71.3f8f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3f71.3f90    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3f71.3f91    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3f71.3f92    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3f71.3f93    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3f71.3f94    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3f71.3f95    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3f71.3f96    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3f71.3f97    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3f71.3f98    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3f71.3f99    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3f71.3f9a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3f71.3f9b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3f71.3f9c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3f71.3f9d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3f71.3f9e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3f71.3f9f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3f71.3fa0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3f71.3fa1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3f71.3fa2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3f71.3fa3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3f71.3fa4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3f71.3fa5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3f71.3fa6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3f71.3fa7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3f71.3fa8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3f71.3fa9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3f71.3faa    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3f71.3fab    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3f71.3fac    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3f71.3fad    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3f71.3fae    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3f71.3faf    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3f71.3fb0    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3f71.3fb1    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
3fb3.3fb4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3fb3.3fb5    R..D    [f000:287e]   IO: outb 00ec <= 70
3fb3.3fb6    R..D    [f000:287e]   IO: outb 00ea <= 70
3fb3.3fb7    RH..    [f000:287e]   IO: outb 0cfc <= f0
3fb3.3fb8    R..D    [f000:287e]   IO: outb 00ed <= f0
3fb3.3fb9    R..D    [f000:287e]   IO: outb 00eb <= f0
3fba.3fbb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
3fba.3fbc    R..D    [f000:287e]   IO: outb 00ec <= 70
3fba.3fbd    R..D    [f000:287e]   IO: outb 00ea <= 70
3fba.3fbe    RH..    [f000:287e]   IO: outb 0cfd <= ee
3fba.3fbf    R..D    [f000:287e]   IO: outb 00ed <= ee
3fba.3fc0    R..D    [f000:287e]   IO: outb 00eb <= ee
3fc1.3fc2    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
3fc1.3fc3    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
3fc1.3fc4    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
3fc1.3fc5    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
3fc1.3fc6    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
3fc1.3fc7    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
3fc1.3fc8    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
3fc1.3fc9    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
3fc1.3fca    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
3fc1.3fcb    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
3fc1.3fcc    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
3fc1.3fcd    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
3fc1.3fce    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
3fc1.3fcf    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
3fc1.3fd0    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
3fc1.3fd1    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
3fc1.3fd2    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
3fc1.3fd3    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
3fc1.3fd4    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
3fc1.3fd5    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
3fc1.3fd6    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
3fc1.3fd7    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
3fc1.3fd8    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
3fc1.3fd9    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
3fc1.3fda    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
3fc1.3fdb    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
3fc1.3fdc    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
3fc1.3fdd    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
3fc1.3fde    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
3fc1.3fdf    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
3fc1.3fe0    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
3fc1.3fe1    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
3fc1.3fe2    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
3fc1.3fe3    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
3fc1.3fe4    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
3fc1.3fe5    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
3fc1.3fe6    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
3fc1.3fe7    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
3fc1.3fe8    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
3fc1.3fe9    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
3fc1.3fea    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
3fc1.3feb    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
3fc1.3fec    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
3fc1.3fed    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
3fc1.3fee    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
3fc1.3fef    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
3fc1.3ff0    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
3fc1.3ff1    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
3fc1.3ff2    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
3fc1.3ff3    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
3fc1.3ff4    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
3fc1.3ff5    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
3fc1.3ff6    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
3fc1.3ff7    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
3fc1.3ff8    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
3fc1.3ff9    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
3fc1.3ffa    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
3fc1.3ffb    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
3fc1.3ffc    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
3fc1.3ffd    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
3fc1.3ffe    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
3fc1.3fff    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
3fc1.4000    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
3fc1.4001    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 09
4003.4004    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
4003.4005    R..D    [f000:287e]   IO: outb 00ec <= 70
4003.4006    R..D    [f000:287e]   IO: outb 00ea <= 70
4003.4007    RH..    [f000:287e]   IO: outb 0cfc <= f8
4003.4008    R..D    [f000:287e]   IO: outb 00ed <= f8
4003.4009    R..D    [f000:287e]   IO: outb 00eb <= f8
400a.400b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
400a.400c    R..D    [f000:287e]   IO: outb 00ec <= 70
400a.400d    R..D    [f000:287e]   IO: outb 00ea <= 70
400a.400e    RH..    [f000:287e]   IO: outb 0cfd <= f6
400a.400f    R..D    [f000:287e]   IO: outb 00ed <= f6
400a.4010    R..D    [f000:287e]   IO: outb 00eb <= f6
4011.4012    RH.U    [f000:4a3a]   MEM: writeb 30000000 <= 00
4011.4013    RH.U    [f000:4a45]   MEM: writeb 30000001 <= 01
4011.4014    RH.U    [f000:4a45]   MEM: writeb 30000002 <= 02
4011.4015    RH.U    [f000:4a45]   MEM: writeb 30000003 <= 03
4011.4016    RH.U    [f000:4a45]   MEM: writeb 30000004 <= 04
4011.4017    RH.U    [f000:4a45]   MEM: writeb 30000005 <= 05
4011.4018    RH.U    [f000:4a45]   MEM: writeb 30000006 <= 06
4011.4019    RH.U    [f000:4a45]   MEM: writeb 30000007 <= 07
4011.401a    RH.U    [f000:4a45]   MEM: writeb 30000008 <= 08
4011.401b    RH.U    [f000:4a45]   MEM: writeb 30000009 <= 09
4011.401c    RH.U    [f000:4a45]   MEM: writeb 3000000a <= 0a
4011.401d    RH.U    [f000:4a45]   MEM: writeb 3000000b <= 0b
4011.401e    RH.U    [f000:4a45]   MEM: writeb 3000000c <= 0c
4011.401f    RH.U    [f000:4a45]   MEM: writeb 3000000d <= 0d
4011.4020    RH.U    [f000:4a45]   MEM: writeb 3000000e <= 0e
4011.4021    RH.U    [f000:4a45]   MEM: writeb 3000000f <= 0f
4011.4022    RH.U    [f000:4a45]   MEM: writeb 30000010 <= 10
4011.4023    RH.U    [f000:4a45]   MEM: writeb 30000011 <= 11
4011.4024    RH.U    [f000:4a45]   MEM: writeb 30000012 <= 12
4011.4025    RH.U    [f000:4a45]   MEM: writeb 30000013 <= 13
4011.4026    RH.U    [f000:4a45]   MEM: writeb 30000014 <= 14
4011.4027    RH.U    [f000:4a45]   MEM: writeb 30000015 <= 15
4011.4028    RH.U    [f000:4a45]   MEM: writeb 30000016 <= 16
4011.4029    RH.U    [f000:4a45]   MEM: writeb 30000017 <= 17
4011.402a    RH.U    [f000:4a45]   MEM: writeb 30000018 <= 18
4011.402b    RH.U    [f000:4a45]   MEM: writeb 30000019 <= 19
4011.402c    RH.U    [f000:4a45]   MEM: writeb 3000001a <= 1a
4011.402d    RH.U    [f000:4a45]   MEM: writeb 3000001b <= 1b
4011.402e    RH.U    [f000:4a45]   MEM: writeb 3000001c <= 1c
4011.402f    RH.U    [f000:4a45]   MEM: writeb 3000001d <= 1d
4011.4030    RH.U    [f000:4a45]   MEM: writeb 3000001e <= 1e
4011.4031    RH.U    [f000:4a45]   MEM: writeb 3000001f <= 1f
4011.4032    RH.U    [f000:4a45]   MEM: writeb 30000020 <= 20
4011.4033    RH.U    [f000:4a45]   MEM: writeb 30000021 <= 21
4011.4034    RH.U    [f000:4a45]   MEM: writeb 30000022 <= 22
4011.4035    RH.U    [f000:4a45]   MEM: writeb 30000023 <= 23
4011.4036    RH.U    [f000:4a45]   MEM: writeb 30000024 <= 24
4011.4037    RH.U    [f000:4a45]   MEM: writeb 30000025 <= 25
4011.4038    RH.U    [f000:4a45]   MEM: writeb 30000026 <= 26
4011.4039    RH.U    [f000:4a45]   MEM: writeb 30000027 <= 27
4011.403a    RH.U    [f000:4a45]   MEM: writeb 30000028 <= 28
4011.403b    RH.U    [f000:4a45]   MEM: writeb 30000029 <= 29
4011.403c    RH.U    [f000:4a45]   MEM: writeb 3000002a <= 2a
4011.403d    RH.U    [f000:4a45]   MEM: writeb 3000002b <= 2b
4011.403e    RH.U    [f000:4a45]   MEM: writeb 3000002c <= 2c
4011.403f    RH.U    [f000:4a45]   MEM: writeb 3000002d <= 2d
4011.4040    RH.U    [f000:4a45]   MEM: writeb 3000002e <= 2e
4011.4041    RH.U    [f000:4a45]   MEM: writeb 3000002f <= 2f
4011.4042    RH.U    [f000:4a45]   MEM: writeb 30000030 <= 30
4011.4043    RH.U    [f000:4a45]   MEM: writeb 30000031 <= 31
4011.4044    RH.U    [f000:4a45]   MEM: writeb 30000032 <= 32
4011.4045    RH.U    [f000:4a45]   MEM: writeb 30000033 <= 33
4011.4046    RH.U    [f000:4a45]   MEM: writeb 30000034 <= 34
4011.4047    RH.U    [f000:4a45]   MEM: writeb 30000035 <= 35
4011.4048    RH.U    [f000:4a45]   MEM: writeb 30000036 <= 36
4011.4049    RH.U    [f000:4a45]   MEM: writeb 30000037 <= 37
4011.404a    RH.U    [f000:4a45]   MEM: writeb 30000038 <= 38
4011.404b    RH.U    [f000:4a45]   MEM: writeb 30000039 <= 39
4011.404c    RH.U    [f000:4a45]   MEM: writeb 3000003a <= 3a
4011.404d    RH.U    [f000:4a45]   MEM: writeb 3000003b <= 3b
4011.404e    RH.U    [f000:4a45]   MEM: writeb 3000003c <= 3c
4011.404f    RH.U    [f000:4a45]   MEM: writeb 3000003d <= 3d
4011.4050    RH.U    [f000:4a45]   MEM: writeb 3000003e <= 3e
4011.4051    RH.U    [f000:4a4d]   MEM:  readb 3000003e => 19
4011.4052    R.Q.    [f000:3510]   MEM:  readw 000f3511 => c268
4011.4053    R.Q.    [f000:3510]   MEM:  readw 000f351f => 3524
4054.4055    RH..    [f000:3510]   IO: outw 0098 <= c268
4054.4056    RH..    [f000:3510]   IO: outw 0098 <= c269
4054.4057    R.Q.    [f000:3526]   MEM:  readw 000f3529 => 352e
4054.4058    R.Q.    [f000:5db1]   MEM:  readl 000f5db7 => 00080000
4054.4059    R.Q.    [f000:5dbd]   MEM:  readl 000f5dc3 => 00100000
4054.405a    R.Q.    [f000:5dda]   MEM:  readl 000f5ddf => e0000000
4054.405b    R.Q.    [f000:5dda]   MEM:  readw 000f5ded => 0370
4054.405c    R.Q.    [f000:5dda]   MEM:  readw 000f5df5 => 5dfa
405e.405f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
405e.4060    R..D    [f000:287e]   IO: outb 00ec <= 70
405e.4061    R..D    [f000:287e]   IO: outb 00ea <= 70
405e.4062    RH..    [f000:287e]   IO: outb 0cfc <= 02
405e.4063    R..D    [f000:287e]   IO: outb 00ed <= 02
405e.4064    R..D    [f000:287e]   IO: outb 00eb <= 02
405e.4065    R.Q.    [f000:5dfc]   MEM:  readw 000f5e09 => 5e0e
405e.4066    R.Q.    [f000:5e10]   MEM:  readw 000f5e15 => 0371
405e.4067    R.Q.    [f000:5e10]   MEM:  readw 000f5e1d => 5e22
4068.4069    RH..    [f000:287e]   IO: outl 0cf8 <= 80000370
4068.406a    R..D    [f000:287e]   IO: outb 00ec <= 70
4068.406b    R..D    [f000:287e]   IO: outb 00ea <= 70
4068.406c    RH..    [f000:287e]   IO: outb 0cfd <= 00
4068.406d    R..D    [f000:287e]   IO: outb 00ed <= 00
4068.406e    R..D    [f000:287e]   IO: outb 00eb <= 00
4068.406f    R.Q.    [f000:3530]   MEM:  readw 000f3531 => c26a
4068.4070    R.Q.    [f000:3530]   MEM:  readw 000f353b => 3540
4071.4072    RH..    [f000:3530]   IO: outw 0098 <= c26a
4074.4075    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
4074.4076    R..D    [f000:2860]   IO: outb 00ea <= 54
4074.4077    R..D    [f000:2860]   IO: outb 00ee <= 54
4074.4078    RH..    [f000:2860]   IO:  inb 0cfc => 89
4074.4079    R..D    [f000:2860]   IO: outb 00eb <= 89
4074.407a    R..D    [f000:2860]   IO: outb 00ef <= 89
407b.407c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
407b.407d    R..D    [f000:287e]   IO: outb 00ec <= 54
407b.407e    R..D    [f000:287e]   IO: outb 00ea <= 54
407b.407f    RH..    [f000:287e]   IO: outb 0cfc <= 00
407b.4080    R..D    [f000:287e]   IO: outb 00ed <= 00
407b.4081    R..D    [f000:287e]   IO: outb 00eb <= 00
407b.4082    R.Q.    [f000:3537]   MEM:  readw 000f353b => 3540
4083.4084    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
4083.4085    R..D    [f000:2860]   IO: outb 00ea <= 54
4083.4086    R..D    [f000:2860]   IO: outb 00ee <= 54
4083.4087    RH..    [f000:2860]   IO:  inb 0cfd => ab
4083.4088    R..D    [f000:2860]   IO: outb 00eb <= ab
4083.4089    R..D    [f000:2860]   IO: outb 00ef <= ab
408a.408b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
408a.408c    R..D    [f000:287e]   IO: outb 00ec <= 54
408a.408d    R..D    [f000:287e]   IO: outb 00ea <= 54
408a.408e    RH..    [f000:287e]   IO: outb 0cfd <= 00
408a.408f    R..D    [f000:287e]   IO: outb 00ed <= 00
408a.4090    R..D    [f000:287e]   IO: outb 00eb <= 00
408a.4091    R.Q.    [f000:354e]   MEM:  readw 000f3551 => 3556
408a.4092    R.Q.    [f000:5eb1]   MEM:  readw 000f5ebb => 0646
408a.4093    R.Q.    [f000:5eb1]   MEM:  readw 000f5ec7 => 5ecc
4094.4095    RH..    [f000:287e]   IO: outl 0cf8 <= 80000644
4094.4096    R..D    [f000:287e]   IO: outb 00ec <= 44
4094.4097    R..D    [f000:287e]   IO: outb 00ea <= 44
4094.4098    RH..    [f000:287e]   IO: outb 0cfe <= 0a
4094.4099    R..D    [f000:287e]   IO: outb 00ed <= 0a
4094.409a    R..D    [f000:287e]   IO: outb 00eb <= 0a
4094.409b    R.Q.    [f000:5ece]   MEM:  readw 000f5edf => 0348
4094.409c    R.Q.    [f000:5ece]   MEM:  readw 000f5ee9 => 5eee
409d.409e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
409d.409f    R..D    [f000:287e]   IO: outb 00ec <= 48
409d.40a0    R..D    [f000:287e]   IO: outb 00ea <= 48
409d.40a1    RH..    [f000:287e]   IO: outb 0cfc <= 00
409d.40a2    R..D    [f000:287e]   IO: outb 00ed <= 00
409d.40a3    R..D    [f000:287e]   IO: outb 00eb <= 00
409d.40a4    R.Q.    [f000:5ef0]   MEM:  readw 000f5ef5 => 0340
409d.40a5    R.Q.    [f000:5ef0]   MEM:  readw 000f5eff => 5f04
40a6.40a7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
40a6.40a8    R..D    [f000:287e]   IO: outb 00ec <= 40
40a6.40a9    R..D    [f000:287e]   IO: outb 00ea <= 40
40a6.40aa    RH..    [f000:287e]   IO: outb 0cfc <= 00
40a6.40ab    R..D    [f000:287e]   IO: outb 00ed <= 00
40a6.40ac    R..D    [f000:287e]   IO: outb 00eb <= 00
40a6.40ad    R.Q.    [f000:5ede]   MEM:  readw 000f5edf => 0348
40a6.40ae    R.Q.    [f000:5ede]   MEM:  readw 000f5ee9 => 5eee
40af.40b0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
40af.40b1    R..D    [f000:287e]   IO: outb 00ec <= 48
40af.40b2    R..D    [f000:287e]   IO: outb 00ea <= 48
40af.40b3    RH..    [f000:287e]   IO: outb 0cfd <= 00
40af.40b4    R..D    [f000:287e]   IO: outb 00ed <= 00
40af.40b5    R..D    [f000:287e]   IO: outb 00eb <= 00
40b6.40b7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
40b6.40b8    R..D    [f000:287e]   IO: outb 00ec <= 40
40b6.40b9    R..D    [f000:287e]   IO: outb 00ea <= 40
40b6.40ba    RH..    [f000:287e]   IO: outb 0cfd <= 00
40b6.40bb    R..D    [f000:287e]   IO: outb 00ed <= 00
40b6.40bc    R..D    [f000:287e]   IO: outb 00eb <= 00
40bd.40be    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
40bd.40bf    R..D    [f000:287e]   IO: outb 00ec <= 48
40bd.40c0    R..D    [f000:287e]   IO: outb 00ea <= 48
40bd.40c1    RH..    [f000:287e]   IO: outb 0cfe <= 00
40bd.40c2    R..D    [f000:287e]   IO: outb 00ed <= 00
40bd.40c3    R..D    [f000:287e]   IO: outb 00eb <= 00
40c4.40c5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
40c4.40c6    R..D    [f000:287e]   IO: outb 00ec <= 40
40c4.40c7    R..D    [f000:287e]   IO: outb 00ea <= 40
40c4.40c8    RH..    [f000:287e]   IO: outb 0cfe <= 00
40c4.40c9    R..D    [f000:287e]   IO: outb 00ed <= 00
40c4.40ca    R..D    [f000:287e]   IO: outb 00eb <= 00
40cb.40cc    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
40cb.40cd    R..D    [f000:287e]   IO: outb 00ec <= 48
40cb.40ce    R..D    [f000:287e]   IO: outb 00ea <= 48
40cb.40cf    RH..    [f000:287e]   IO: outb 0cff <= 00
40cb.40d0    R..D    [f000:287e]   IO: outb 00ed <= 00
40cb.40d1    R..D    [f000:287e]   IO: outb 00eb <= 00
40d2.40d3    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
40d2.40d4    R..D    [f000:287e]   IO: outb 00ec <= 40
40d2.40d5    R..D    [f000:287e]   IO: outb 00ea <= 40
40d2.40d6    RH..    [f000:287e]   IO: outb 0cff <= 00
40d2.40d7    R..D    [f000:287e]   IO: outb 00ed <= 00
40d2.40d8    R..D    [f000:287e]   IO: outb 00eb <= 00
40d2.40d9    R.Q.    [f000:5f11]   MEM:  readl 000f5f17 => 3f000000
40d2.40da    R.Q.    [f000:5f11]   MEM:  readl 000f5f32 => 00100000
40d2.40db    R.Q.    [f000:5f3a]   MEM:  readw 000f5f47 => 5f4c
40dc.40dd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
40dc.40de    R..D    [f000:2860]   IO: outb 00ea <= 54
40dc.40df    R..D    [f000:2860]   IO: outb 00ee <= 54
40dc.40e0    RH..    [f000:2860]   IO:  inb 0cfc => 00
40dc.40e1    R..D    [f000:2860]   IO: outb 00eb <= 00
40dc.40e2    R..D    [f000:2860]   IO: outb 00ef <= 00
40e3.40e4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
40e3.40e5    R..D    [f000:287e]   IO: outb 00ec <= 54
40e3.40e6    R..D    [f000:287e]   IO: outb 00ea <= 54
40e3.40e7    RH..    [f000:287e]   IO: outb 0cfc <= 80
40e3.40e8    R..D    [f000:287e]   IO: outb 00ed <= 80
40e3.40e9    R..D    [f000:287e]   IO: outb 00eb <= 80
40e3.40ea    R.Q.    [f000:5f4e]   MEM:  readw 000f5f57 => 0340
40e3.40eb    R.Q.    [f000:5f4e]   MEM:  readw 000f5f65 => 5f6a
40ec.40ed    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
40ec.40ee    R..D    [f000:287e]   IO: outb 00ec <= 40
40ec.40ef    R..D    [f000:287e]   IO: outb 00ea <= 40
40ec.40f0    RH..    [f000:287e]   IO: outb 0cfc <= 04
40ec.40f1    R..D    [f000:287e]   IO: outb 00ed <= 04
40ec.40f2    R..D    [f000:287e]   IO: outb 00eb <= 04
40ec.40f3    R.Q.    [f000:5f6c]   MEM:  readw 000f5f7b => 0377
40ec.40f4    R.Q.    [f000:5f6c]   MEM:  readw 000f5f85 => 5f8a
40f5.40f6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
40f5.40f7    R..D    [f000:287e]   IO: outb 00ec <= 74
40f5.40f8    R..D    [f000:287e]   IO: outb 00ea <= 74
40f5.40f9    RH..    [f000:287e]   IO: outb 0cff <= 80
40f5.40fa    R..D    [f000:287e]   IO: outb 00ed <= 80
40f5.40fb    R..D    [f000:287e]   IO: outb 00eb <= 80
40f5.40fc    R.Q.    [f000:5f8c]   MEM:  readl 000f5f99 => 00000200
40f5.40fd    R.Q.    [f000:5f8c]   MEM:  readl 000f5fa1 => 00000000
40f5.40fe    R.Q.    [f000:5f8c]   MEM:  readw 000f5fb1 => 0020
40f5.40ff    R.Q.    [f000:5f8c]   MEM:  readl 000f5fb5 => 80008000
4100.4101    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
4102.4103    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
4102.4104    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
4102.4105    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
4102.4106    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
4102.4107    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
4102.4108    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
4102.4109    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
4102.410a    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
4102.410b    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
4102.410c    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
4102.410d    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
4102.410e    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
4102.410f    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
4102.4110    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
4102.4111    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
4102.4112    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
4102.4113    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
4102.4114    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
4102.4115    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
4102.4116    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
4102.4117    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
4102.4118    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
4102.4119    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
4102.411a    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
4102.411b    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
4102.411c    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
4102.411d    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
4102.411e    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
4102.411f    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
4102.4120    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
4102.4121    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
4102.4122    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
4102.4123    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
4102.4124    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
4102.4125    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
4102.4126    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
4102.4127    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
4102.4128    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
4102.4129    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
4102.412a    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
4102.412b    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
4102.412c    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
4102.412d    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
4102.412e    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
4102.412f    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
4102.4130    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
4102.4131    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
4102.4132    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
4102.4133    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
4102.4134    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
4102.4135    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
4102.4136    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
4102.4137    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
4102.4138    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
4102.4139    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
4102.413a    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
4102.413b    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
4102.413c    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
4102.413d    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
4102.413e    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
4102.413f    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
4102.4140    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
4102.4141    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
4102.4142    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
4102.4143    R.Q.    [f000:5fcb]   MEM:  readw 000f5fcf => 0020
4102.4144    R.Q.    [f000:5fcb]   MEM:  readl 000f5fd3 => 7fff7fff
4102.4145    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
4102.4146    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
4102.4147    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
4102.4148    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
4102.4149    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
4102.414a    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
4102.414b    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
4102.414c    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
4102.414d    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
4102.414e    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
4102.414f    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
4102.4150    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
4102.4151    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
4102.4152    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
4102.4153    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
4102.4154    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
4102.4155    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
4102.4156    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
4102.4157    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
4102.4158    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
4102.4159    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
4102.415a    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
4102.415b    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
4102.415c    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
4102.415d    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
4102.415e    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
4102.415f    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
4102.4160    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
4102.4161    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
4102.4162    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
4102.4163    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
4102.4164    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
4102.4165    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
4102.4166    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
4102.4167    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
4102.4168    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
4102.4169    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
4102.416a    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
4102.416b    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
4102.416c    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
4102.416d    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
4102.416e    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
4102.416f    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
4102.4170    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
4102.4171    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
4102.4172    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
4102.4173    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
4102.4174    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
4102.4175    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
4102.4176    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
4102.4177    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
4102.4178    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
4102.4179    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
4102.417a    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
4102.417b    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
4102.417c    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
4102.417d    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
4102.417e    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
4102.417f    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
4102.4180    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
4102.4181    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
4102.4182    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
4102.4183    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
4102.4184    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
4102.4185    R.Q.    [f000:5fea]   MEM:  readw 000f5ff1 => 0020
4102.4186    R.Q.    [f000:5fea]   MEM:  readl 000f5ff5 => 7fff7fff
4102.4187    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
4102.4188    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
4102.4189    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
4102.418a    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
4102.418b    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
4102.418c    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
4102.418d    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
4102.418e    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
4102.418f    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
4102.4190    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
4102.4191    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
4102.4192    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
4102.4193    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
4102.4194    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
4102.4195    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
4102.4196    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
4102.4197    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
4102.4198    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
4102.4199    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
4102.419a    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
4102.419b    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
4102.419c    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
4102.419d    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
4102.419e    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
4102.419f    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
4102.41a0    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
4102.41a1    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
4102.41a2    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
4102.41a3    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
4102.41a4    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
4102.41a5    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
4102.41a6    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
4102.41a7    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
4102.41a8    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
4102.41a9    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
4102.41aa    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
4102.41ab    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
4102.41ac    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
4102.41ad    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
4102.41ae    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
4102.41af    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
4102.41b0    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
4102.41b1    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
4102.41b2    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
4102.41b3    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
4102.41b4    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
4102.41b5    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
4102.41b6    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
4102.41b7    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
4102.41b8    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
4102.41b9    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
4102.41ba    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
4102.41bb    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
4102.41bc    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
4102.41bd    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
4102.41be    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
4102.41bf    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
4102.41c0    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
4102.41c1    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
4102.41c2    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
4102.41c3    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
4102.41c4    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
4102.41c5    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
4102.41c6    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
4102.41c7    R.Q.    [f000:600b]   MEM:  readl 000f600d => 00000200
4102.41c8    R.Q.    [f000:600b]   MEM:  readl 000f6016 => 80008000
4102.41c9    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
4102.41ca    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
4102.41cb    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
4102.41cc    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
4102.41cd    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
4102.41ce    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
4102.41cf    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
4102.41d0    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
4102.41d1    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
4102.41d2    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
4102.41d3    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
4102.41d4    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
4102.41d5    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
4102.41d6    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
4102.41d7    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
4102.41d8    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
4102.41d9    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
4102.41da    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
4102.41db    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
4102.41dc    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
4102.41dd    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
4102.41de    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
4102.41df    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
4102.41e0    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
4102.41e1    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
4102.41e2    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
4102.41e3    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
4102.41e4    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
4102.41e5    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
4102.41e6    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
4102.41e7    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
4102.41e8    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
4102.41e9    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
4102.41ea    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
4102.41eb    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
4102.41ec    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
4102.41ed    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
4102.41ee    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
4102.41ef    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
4102.41f0    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
4102.41f1    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
4102.41f2    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
4102.41f3    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
4102.41f4    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
4102.41f5    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
4102.41f6    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
4102.41f7    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
4102.41f8    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
4102.41f9    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
4102.41fa    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
4102.41fb    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
4102.41fc    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
4102.41fd    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
4102.41fe    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
4102.41ff    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
4102.4200    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
4102.4201    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
4102.4202    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
4102.4203    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
4102.4204    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
4102.4205    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
4102.4206    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
4102.4207    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
4102.4208    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
4102.4209    R.Q.    [f000:602d]   MEM:  readl 000f6032 => 00000200
4102.420a    R.Q.    [f000:602d]   MEM:  readl 000f603a => 06060606
4102.420b    R.Q.    [f000:602d]   MEM:  readl 000f6053 => 00000080
4102.420c    R.Q.    [f000:602d]   MEM:  readl 000f605a => 000000c0
4102.420d    R.Q.    [f000:602d]   MEM:  readl 000f6061 => 00000100
4102.420e    R.Q.    [f000:602d]   MEM:  readl 000f606f => 00000180
4102.420f    R.Q.    [f000:602d]   MEM:  readl 000f6076 => 000001c0
4102.4210    R.Q.    [f000:602d]   MEM:  readl 000f607d => 00000200
4102.4211    R.Q.    [f000:602d]   MEM:  readl 000f608b => 00000280
4102.4212    R.Q.    [f000:602d]   MEM:  readl 000f6092 => 000002c0
4102.4213    R.Q.    [f000:602d]   MEM:  readl 000f6099 => 00000300
4102.4214    R.Q.    [f000:602d]   MEM:  readl 000f60a7 => 00000380
4102.4215    R.Q.    [f000:602d]   MEM:  readl 000f60ae => 000003c0
4102.4216    R.Q.    [f000:602d]   MEM:  readl 000f60ba => 80008000
4217.4218    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
4219.421a    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
4219.421b    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
4219.421c    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
4219.421d    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
4219.421e    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
4219.421f    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
4219.4220    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
4219.4221    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
4219.4222    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
4219.4223    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
4219.4224    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
4219.4225    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
4219.4226    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
4219.4227    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
4219.4228    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
4219.4229    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
4219.422a    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
4219.422b    R.Q.    [f000:60c6]   MEM:  readw 000f60cd => 009e
4219.422c    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
4219.422d    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
4219.422e    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
4219.422f    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
4219.4230    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
4219.4231    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
4219.4232    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
4219.4233    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
4219.4234    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
4219.4235    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
4219.4236    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
4219.4237    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
4219.4238    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
4219.4239    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
4219.423a    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
4219.423b    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
4219.423c    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
4219.423d    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
4219.423e    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
4219.423f    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
4219.4240    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
4219.4241    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
4219.4242    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
4219.4243    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
4219.4244    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
4219.4245    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
4219.4246    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
4219.4247    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
4219.4248    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
4219.4249    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
4219.424a    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
4219.424b    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
4219.424c    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
4219.424d    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
4219.424e    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
4219.424f    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
4219.4250    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
4219.4251    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
4219.4252    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
4219.4253    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
4219.4254    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
4219.4255    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
4219.4256    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
4219.4257    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
4219.4258    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
4219.4259    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
4219.425a    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
4219.425b    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
4219.425c    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
4219.425d    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
4219.425e    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
4219.425f    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
4219.4260    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
4219.4261    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
4219.4262    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
4219.4263    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
4219.4264    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
4219.4265    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
4219.4266    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
4219.4267    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
4219.4268    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
4219.4269    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
4219.426a    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
4219.426b    R.Q.    [f000:60d8]   MEM:  readw 000f60eb => 0080
4219.426c    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
4219.426d    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
4219.426e    R.Q.    [f000:60e4]   MEM:  readw 000f60eb => 0080
4219.426f    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
4219.4270    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
4219.4271    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
4219.4272    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
4219.4273    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
4219.4274    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
4219.4275    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
4219.4276    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
4219.4277    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
4219.4278    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
4219.4279    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
4219.427a    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
4219.427b    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
4219.427c    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
4219.427d    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
4219.427e    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
4219.427f    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
4219.4280    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
4219.4281    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
4219.4282    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
4219.4283    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
4219.4284    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
4219.4285    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
4219.4286    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
4219.4287    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
4219.4288    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
4219.4289    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
4219.428a    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
4219.428b    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
4219.428c    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
4219.428d    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
4219.428e    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
4219.428f    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
4219.4290    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
4219.4291    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
4219.4292    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
4219.4293    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
4219.4294    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
4219.4295    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
4219.4296    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
4219.4297    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
4219.4298    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
4219.4299    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
4219.429a    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
4219.429b    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
4219.429c    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
4219.429d    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
4219.429e    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
4219.429f    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
4219.42a0    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
4219.42a1    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
4219.42a2    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
4219.42a3    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
4219.42a4    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
4219.42a5    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
4219.42a6    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
4219.42a7    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
4219.42a8    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
4219.42a9    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
4219.42aa    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
4219.42ab    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
4219.42ac    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
4219.42ad    R.Q.    [f000:60fd]   MEM:  readl 000f60ff => 00000200
4219.42ae    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
4219.42af    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
4219.42b0    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
4219.42b1    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
4219.42b2    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
4219.42b3    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
4219.42b4    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
4219.42b5    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
4219.42b6    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
4219.42b7    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
4219.42b8    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
4219.42b9    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
4219.42ba    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
4219.42bb    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
4219.42bc    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
4219.42bd    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
4219.42be    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
4219.42bf    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
4219.42c0    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
4219.42c1    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
4219.42c2    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
4219.42c3    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
4219.42c4    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
4219.42c5    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
4219.42c6    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
4219.42c7    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
4219.42c8    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
4219.42c9    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
4219.42ca    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
4219.42cb    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
4219.42cc    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
4219.42cd    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
4219.42ce    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
4219.42cf    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
4219.42d0    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
4219.42d1    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
4219.42d2    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
4219.42d3    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
4219.42d4    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
4219.42d5    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
4219.42d6    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
4219.42d7    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
4219.42d8    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
4219.42d9    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
4219.42da    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
4219.42db    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
4219.42dc    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
4219.42dd    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
4219.42de    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
4219.42df    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
4219.42e0    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
4219.42e1    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
4219.42e2    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
4219.42e3    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
4219.42e4    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
4219.42e5    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
4219.42e6    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
4219.42e7    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
4219.42e8    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
4219.42e9    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
4219.42ea    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
4219.42eb    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
4219.42ec    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
4219.42ed    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
4219.42ee    R.Q.    [f000:6122]   MEM:  readw 000f6129 => 0020
4219.42ef    R.Q.    [f000:6122]   MEM:  readl 000f612d => 80008000
4219.42f0    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
4219.42f1    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
4219.42f2    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
4219.42f3    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
4219.42f4    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
4219.42f5    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
4219.42f6    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
4219.42f7    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
4219.42f8    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
4219.42f9    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
4219.42fa    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
4219.42fb    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
4219.42fc    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
4219.42fd    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
4219.42fe    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
4219.42ff    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
4219.4300    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
4219.4301    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
4219.4302    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
4219.4303    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
4219.4304    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
4219.4305    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
4219.4306    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
4219.4307    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
4219.4308    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
4219.4309    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
4219.430a    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
4219.430b    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
4219.430c    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
4219.430d    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
4219.430e    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
4219.430f    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
4219.4310    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
4219.4311    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
4219.4312    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
4219.4313    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
4219.4314    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
4219.4315    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
4219.4316    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
4219.4317    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
4219.4318    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
4219.4319    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
4219.431a    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
4219.431b    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
4219.431c    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
4219.431d    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
4219.431e    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
4219.431f    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
4219.4320    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
4219.4321    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
4219.4322    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
4219.4323    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
4219.4324    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
4219.4325    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
4219.4326    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
4219.4327    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
4219.4328    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
4219.4329    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
4219.432a    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
4219.432b    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
4219.432c    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
4219.432d    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
4219.432e    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
4219.432f    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
4219.4330    R.Q.    [f000:6148]   MEM:  readl 000f614b => 10000000
4219.4331    R.Q.    [f000:5f74]   MEM:  readw 000f5f7b => 0377
4219.4332    R.Q.    [f000:5f74]   MEM:  readw 000f5f85 => 5f8a
4334.4335    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
4334.4336    R..D    [f000:287e]   IO: outb 00ec <= 74
4334.4337    R..D    [f000:287e]   IO: outb 00ea <= 74
4334.4338    RH..    [f000:287e]   IO: outb 0cff <= 84
4334.4339    R..D    [f000:287e]   IO: outb 00ed <= 84
4334.433a    R..D    [f000:287e]   IO: outb 00eb <= 84
433b.433c    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
433d.433e    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
433d.433f    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
433d.4340    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
433d.4341    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
433d.4342    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
433d.4343    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
433d.4344    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
433d.4345    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
433d.4346    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
433d.4347    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
433d.4348    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
433d.4349    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
433d.434a    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
433d.434b    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
433d.434c    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
433d.434d    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
433d.434e    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
433d.434f    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
433d.4350    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
433d.4351    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
433d.4352    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
433d.4353    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
433d.4354    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
433d.4355    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
433d.4356    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
433d.4357    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
433d.4358    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
433d.4359    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
433d.435a    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
433d.435b    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
433d.435c    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
433d.435d    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
433d.435e    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
433d.435f    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
433d.4360    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
433d.4361    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
433d.4362    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
433d.4363    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
433d.4364    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
433d.4365    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
433d.4366    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
433d.4367    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
433d.4368    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
433d.4369    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
433d.436a    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
433d.436b    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
433d.436c    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
433d.436d    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
433d.436e    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
433d.436f    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
433d.4370    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
433d.4371    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
433d.4372    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
433d.4373    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
433d.4374    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
433d.4375    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
433d.4376    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
433d.4377    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
433d.4378    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
433d.4379    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
433d.437a    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
433d.437b    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
433d.437c    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
433d.437d    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
433d.437e    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
433d.437f    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
433d.4380    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
433d.4381    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
433d.4382    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
433d.4383    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
433d.4384    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
433d.4385    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
433d.4386    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
433d.4387    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
433d.4388    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
433d.4389    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
433d.438a    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
433d.438b    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
433d.438c    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
433d.438d    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
433d.438e    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
433d.438f    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
433d.4390    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
433d.4391    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
433d.4392    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
433d.4393    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
433d.4394    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
433d.4395    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
433d.4396    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
433d.4397    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
433d.4398    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
433d.4399    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
433d.439a    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
433d.439b    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
433d.439c    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
433d.439d    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
433d.439e    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
433d.439f    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
433d.43a0    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
433d.43a1    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
433d.43a2    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
433d.43a3    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
433d.43a4    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
433d.43a5    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
433d.43a6    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
433d.43a7    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
433d.43a8    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
433d.43a9    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
433d.43aa    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
433d.43ab    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
433d.43ac    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
433d.43ad    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
433d.43ae    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
433d.43af    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
433d.43b0    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
433d.43b1    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
433d.43b2    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
433d.43b3    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
433d.43b4    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
433d.43b5    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
433d.43b6    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
433d.43b7    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
433d.43b8    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
433d.43b9    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
433d.43ba    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
433d.43bb    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
433d.43bc    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
433d.43bd    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
433d.43be    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
433d.43bf    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
433d.43c0    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
433d.43c1    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
433d.43c2    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
433d.43c3    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
433d.43c4    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
433d.43c5    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
433d.43c6    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
433d.43c7    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
433d.43c8    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
433d.43c9    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
433d.43ca    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
433d.43cb    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
433d.43cc    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
433d.43cd    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
433d.43ce    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
433d.43cf    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
433d.43d0    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
433d.43d1    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
433d.43d2    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
433d.43d3    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
433d.43d4    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
433d.43d5    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
433d.43d6    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
433d.43d7    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
433d.43d8    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
433d.43d9    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
433d.43da    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
433d.43db    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
433d.43dc    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
433d.43dd    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
433d.43de    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
433d.43df    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
433d.43e0    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
433d.43e1    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
433d.43e2    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
433d.43e3    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
433d.43e4    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
433d.43e5    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
433d.43e6    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
433d.43e7    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
433d.43e8    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
433d.43e9    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
433d.43ea    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
433d.43eb    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
433d.43ec    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
433d.43ed    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
433d.43ee    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
433d.43ef    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
433d.43f0    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
433d.43f1    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
433d.43f2    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
433d.43f3    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
433d.43f4    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
433d.43f5    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
433d.43f6    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
433d.43f7    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
433d.43f8    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
433d.43f9    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
433d.43fa    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
433d.43fb    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
433d.43fc    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
433d.43fd    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
433d.43fe    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
433d.43ff    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
433d.4400    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
433d.4401    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
433d.4402    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
433d.4403    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
433d.4404    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
433d.4405    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
433d.4406    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
433d.4407    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
433d.4408    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
433d.4409    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
433d.440a    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
433d.440b    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
433d.440c    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
433d.440d    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
433d.440e    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
433d.440f    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
433d.4410    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
433d.4411    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
433d.4412    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
433d.4413    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
433d.4414    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
433d.4415    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
433d.4416    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
433d.4417    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
433d.4418    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
433d.4419    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
433d.441a    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
433d.441b    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
433d.441c    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
433d.441d    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
433d.441e    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
433d.441f    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
433d.4420    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
433d.4421    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
433d.4422    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
433d.4423    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
433d.4424    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
433d.4425    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
433d.4426    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
433d.4427    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
433d.4428    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
433d.4429    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
433d.442a    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
433d.442b    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
433d.442c    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
433d.442d    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
433d.442e    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
433d.442f    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
433d.4430    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
433d.4431    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
433d.4432    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
433d.4433    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
433d.4434    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
433d.4435    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
433d.4436    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
433d.4437    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
433d.4438    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
433d.4439    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
433d.443a    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
433d.443b    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
433d.443c    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
433d.443d    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
443e.443f    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
4440.4441    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
4440.4442    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
4440.4443    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
4440.4444    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
4440.4445    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
4440.4446    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
4440.4447    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
4440.4448    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
4440.4449    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
4440.444a    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
4440.444b    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
4440.444c    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
4440.444d    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
4440.444e    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
4440.444f    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
4440.4450    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
4440.4451    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
4440.4452    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
4440.4453    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
4440.4454    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
4440.4455    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
4440.4456    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
4440.4457    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
4440.4458    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
4440.4459    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
4440.445a    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
4440.445b    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
4440.445c    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
4440.445d    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
4440.445e    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
4440.445f    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
4440.4460    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
4440.4461    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
4440.4462    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
4440.4463    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
4440.4464    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
4440.4465    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
4440.4466    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
4440.4467    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
4440.4468    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
4440.4469    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
4440.446a    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
4440.446b    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
4440.446c    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
4440.446d    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
4440.446e    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
4440.446f    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
4440.4470    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
4440.4471    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
4440.4472    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
4440.4473    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
4440.4474    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
4440.4475    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
4440.4476    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
4440.4477    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
4440.4478    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
4440.4479    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
4440.447a    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
4440.447b    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
4440.447c    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
4440.447d    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
4440.447e    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
4440.447f    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
4440.4480    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
4440.4481    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
4440.4482    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
4440.4483    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
4440.4484    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
4440.4485    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
4440.4486    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
4440.4487    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
4440.4488    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
4440.4489    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
4440.448a    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
4440.448b    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
4440.448c    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
4440.448d    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
4440.448e    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
4440.448f    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
4440.4490    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
4440.4491    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
4440.4492    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
4440.4493    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
4440.4494    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
4440.4495    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
4440.4496    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
4440.4497    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
4440.4498    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
4440.4499    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
4440.449a    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
4440.449b    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
4440.449c    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
4440.449d    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
4440.449e    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
4440.449f    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
4440.44a0    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
4440.44a1    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
4440.44a2    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
4440.44a3    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
4440.44a4    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
4440.44a5    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
4440.44a6    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
4440.44a7    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
4440.44a8    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
4440.44a9    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
4440.44aa    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
4440.44ab    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
4440.44ac    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
4440.44ad    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
4440.44ae    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
4440.44af    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
4440.44b0    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
4440.44b1    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
4440.44b2    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
4440.44b3    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
4440.44b4    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
4440.44b5    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
4440.44b6    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
4440.44b7    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
4440.44b8    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
4440.44b9    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
4440.44ba    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
4440.44bb    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
4440.44bc    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
4440.44bd    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
4440.44be    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
4440.44bf    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
4440.44c0    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
4440.44c1    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
4440.44c2    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
4440.44c3    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
4440.44c4    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
4440.44c5    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
4440.44c6    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
4440.44c7    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
4440.44c8    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
4440.44c9    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
4440.44ca    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
4440.44cb    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
4440.44cc    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
4440.44cd    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
4440.44ce    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
4440.44cf    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
4440.44d0    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
4440.44d1    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
4440.44d2    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
4440.44d3    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
4440.44d4    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
4440.44d5    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
4440.44d6    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
4440.44d7    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
4440.44d8    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
4440.44d9    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
4440.44da    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
4440.44db    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
4440.44dc    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
4440.44dd    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
4440.44de    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
4440.44df    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
4440.44e0    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
4440.44e1    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
4440.44e2    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
4440.44e3    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
4440.44e4    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
4440.44e5    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
4440.44e6    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
4440.44e7    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
4440.44e8    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
4440.44e9    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
4440.44ea    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
4440.44eb    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
4440.44ec    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
4440.44ed    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
4440.44ee    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
4440.44ef    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
4440.44f0    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
4440.44f1    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
4440.44f2    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
4440.44f3    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
4440.44f4    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
4440.44f5    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
4440.44f6    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
4440.44f7    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
4440.44f8    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
4440.44f9    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
4440.44fa    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
4440.44fb    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
4440.44fc    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
4440.44fd    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
4440.44fe    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
4440.44ff    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
4440.4500    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
4440.4501    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
4440.4502    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
4440.4503    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
4440.4504    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
4440.4505    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
4440.4506    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
4440.4507    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
4440.4508    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
4440.4509    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
4440.450a    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
4440.450b    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
4440.450c    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
4440.450d    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
4440.450e    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
4440.450f    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
4440.4510    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
4440.4511    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
4440.4512    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
4440.4513    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
4440.4514    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
4440.4515    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
4440.4516    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
4440.4517    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
4440.4518    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
4440.4519    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
4440.451a    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
4440.451b    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
4440.451c    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
4440.451d    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
4440.451e    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
4440.451f    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
4440.4520    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
4440.4521    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
4440.4522    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
4440.4523    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
4440.4524    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
4440.4525    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
4440.4526    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
4440.4527    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
4440.4528    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
4440.4529    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
4440.452a    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
4440.452b    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
4440.452c    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
4440.452d    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
4440.452e    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
4440.452f    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
4440.4530    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
4440.4531    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
4440.4532    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
4440.4533    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
4440.4534    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
4440.4535    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
4440.4536    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
4440.4537    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
4440.4538    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
4440.4539    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
4440.453a    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
4440.453b    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
4440.453c    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
4440.453d    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
4440.453e    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
4440.453f    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
4440.4540    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
4440.4541    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
4440.4542    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
4440.4543    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
4440.4544    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
4440.4545    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
4440.4546    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
4440.4547    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
4440.4548    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
4440.4549    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
4440.454a    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
4440.454b    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
4440.454c    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
4440.454d    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
4440.454e    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
4440.454f    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
4440.4550    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
4552.4553    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
4552.4554    R..D    [f000:287e]   IO: outb 00ec <= 74
4552.4555    R..D    [f000:287e]   IO: outb 00ea <= 74
4552.4556    RH..    [f000:287e]   IO: outb 0cff <= 85
4552.4557    R..D    [f000:287e]   IO: outb 00ed <= 85
4552.4558    R..D    [f000:287e]   IO: outb 00eb <= 85
4559.455a    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
455b.455c    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
455b.455d    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
455b.455e    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
455b.455f    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
455b.4560    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
455b.4561    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
455b.4562    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
455b.4563    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
455b.4564    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
455b.4565    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
455b.4566    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
455b.4567    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
455b.4568    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
455b.4569    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
455b.456a    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
455b.456b    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
455b.456c    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
455b.456d    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
455b.456e    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
455b.456f    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
455b.4570    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
455b.4571    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
455b.4572    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
455b.4573    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
455b.4574    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
455b.4575    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
455b.4576    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
455b.4577    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
455b.4578    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
455b.4579    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
455b.457a    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
455b.457b    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
455b.457c    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
455b.457d    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
455b.457e    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
455b.457f    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
455b.4580    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
455b.4581    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
455b.4582    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
455b.4583    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
455b.4584    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
455b.4585    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
455b.4586    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
455b.4587    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
455b.4588    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
455b.4589    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
455b.458a    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
455b.458b    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
455b.458c    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
455b.458d    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
455b.458e    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
455b.458f    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
455b.4590    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
455b.4591    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
455b.4592    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
455b.4593    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
455b.4594    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
455b.4595    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
455b.4596    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
455b.4597    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
455b.4598    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
455b.4599    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
455b.459a    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
455b.459b    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
455b.459c    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
455b.459d    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
455b.459e    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
455b.459f    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
455b.45a0    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
455b.45a1    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
455b.45a2    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
455b.45a3    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
455b.45a4    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
455b.45a5    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
455b.45a6    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
455b.45a7    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
455b.45a8    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
455b.45a9    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
455b.45aa    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
455b.45ab    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
455b.45ac    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
455b.45ad    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
455b.45ae    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
455b.45af    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
455b.45b0    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
455b.45b1    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
455b.45b2    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
455b.45b3    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
455b.45b4    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
455b.45b5    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
455b.45b6    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
455b.45b7    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
455b.45b8    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
455b.45b9    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
455b.45ba    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
455b.45bb    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
455b.45bc    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
455b.45bd    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
455b.45be    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
455b.45bf    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
455b.45c0    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
455b.45c1    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
455b.45c2    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
455b.45c3    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
455b.45c4    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
455b.45c5    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
455b.45c6    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
455b.45c7    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
455b.45c8    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
455b.45c9    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
455b.45ca    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
455b.45cb    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
455b.45cc    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
455b.45cd    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
455b.45ce    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
455b.45cf    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
455b.45d0    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
455b.45d1    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
455b.45d2    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
455b.45d3    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
455b.45d4    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
455b.45d5    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
455b.45d6    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
455b.45d7    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
455b.45d8    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
455b.45d9    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
455b.45da    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
455b.45db    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
455b.45dc    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
455b.45dd    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
455b.45de    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
455b.45df    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
455b.45e0    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
455b.45e1    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
455b.45e2    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
455b.45e3    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
455b.45e4    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
455b.45e5    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
455b.45e6    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
455b.45e7    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
455b.45e8    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
455b.45e9    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
455b.45ea    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
455b.45eb    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
455b.45ec    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
455b.45ed    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
455b.45ee    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
455b.45ef    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
455b.45f0    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
455b.45f1    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
455b.45f2    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
455b.45f3    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
455b.45f4    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
455b.45f5    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
455b.45f6    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
455b.45f7    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
455b.45f8    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
455b.45f9    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
455b.45fa    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
455b.45fb    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
455b.45fc    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
455b.45fd    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
455b.45fe    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
455b.45ff    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
455b.4600    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
455b.4601    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
455b.4602    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
455b.4603    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
455b.4604    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
455b.4605    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
455b.4606    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
455b.4607    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
455b.4608    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
455b.4609    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
455b.460a    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
455b.460b    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
455b.460c    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
455b.460d    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
455b.460e    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
455b.460f    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
455b.4610    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
455b.4611    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
455b.4612    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
455b.4613    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
455b.4614    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
455b.4615    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
455b.4616    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
455b.4617    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
455b.4618    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
455b.4619    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
455b.461a    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
455b.461b    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
455b.461c    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
455b.461d    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
455b.461e    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
455b.461f    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
455b.4620    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
455b.4621    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
455b.4622    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
455b.4623    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
455b.4624    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
455b.4625    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
455b.4626    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
455b.4627    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
455b.4628    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
455b.4629    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
455b.462a    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
455b.462b    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
455b.462c    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
455b.462d    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
455b.462e    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
455b.462f    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
455b.4630    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
455b.4631    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
455b.4632    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
455b.4633    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
455b.4634    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
455b.4635    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
455b.4636    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
455b.4637    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
455b.4638    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
455b.4639    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
455b.463a    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
455b.463b    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
455b.463c    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
455b.463d    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
455b.463e    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
455b.463f    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
455b.4640    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
455b.4641    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
455b.4642    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
455b.4643    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
455b.4644    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
455b.4645    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
455b.4646    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
455b.4647    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
455b.4648    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
455b.4649    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
455b.464a    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
455b.464b    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
455b.464c    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
455b.464d    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
455b.464e    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
455b.464f    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
455b.4650    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
455b.4651    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
455b.4652    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
455b.4653    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
455b.4654    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
455b.4655    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
455b.4656    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
455b.4657    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
455b.4658    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
455b.4659    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
455b.465a    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
455b.465b    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
465c.465d    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
465e.465f    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
465e.4660    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
465e.4661    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
465e.4662    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
465e.4663    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
465e.4664    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
465e.4665    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
465e.4666    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
465e.4667    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
465e.4668    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
465e.4669    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
465e.466a    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
465e.466b    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
465e.466c    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
465e.466d    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
465e.466e    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
465e.466f    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
465e.4670    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
465e.4671    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
465e.4672    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
465e.4673    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
465e.4674    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
465e.4675    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
465e.4676    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
465e.4677    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
465e.4678    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
465e.4679    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
465e.467a    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
465e.467b    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
465e.467c    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
465e.467d    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
465e.467e    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
465e.467f    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
465e.4680    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
465e.4681    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
465e.4682    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
465e.4683    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
465e.4684    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
465e.4685    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
465e.4686    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
465e.4687    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
465e.4688    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
465e.4689    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
465e.468a    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
465e.468b    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
465e.468c    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
465e.468d    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
465e.468e    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
465e.468f    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
465e.4690    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
465e.4691    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
465e.4692    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
465e.4693    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
465e.4694    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
465e.4695    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
465e.4696    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
465e.4697    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
465e.4698    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
465e.4699    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
465e.469a    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
465e.469b    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
465e.469c    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
465e.469d    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
465e.469e    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
465e.469f    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
465e.46a0    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
465e.46a1    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
465e.46a2    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
465e.46a3    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
465e.46a4    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
465e.46a5    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
465e.46a6    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
465e.46a7    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
465e.46a8    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
465e.46a9    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
465e.46aa    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
465e.46ab    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
465e.46ac    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
465e.46ad    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
465e.46ae    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
465e.46af    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
465e.46b0    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
465e.46b1    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
465e.46b2    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
465e.46b3    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
465e.46b4    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
465e.46b5    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
465e.46b6    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
465e.46b7    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
465e.46b8    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
465e.46b9    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
465e.46ba    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
465e.46bb    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
465e.46bc    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
465e.46bd    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
465e.46be    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
465e.46bf    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
465e.46c0    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
465e.46c1    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
465e.46c2    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
465e.46c3    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
465e.46c4    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
465e.46c5    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
465e.46c6    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
465e.46c7    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
465e.46c8    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
465e.46c9    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
465e.46ca    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
465e.46cb    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
465e.46cc    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
465e.46cd    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
465e.46ce    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
465e.46cf    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
465e.46d0    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
465e.46d1    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
465e.46d2    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
465e.46d3    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
465e.46d4    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
465e.46d5    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
465e.46d6    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
465e.46d7    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
465e.46d8    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
465e.46d9    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
465e.46da    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
465e.46db    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
465e.46dc    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
465e.46dd    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
465e.46de    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
465e.46df    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
465e.46e0    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
465e.46e1    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
465e.46e2    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
465e.46e3    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
465e.46e4    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
465e.46e5    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
465e.46e6    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
465e.46e7    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
465e.46e8    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
465e.46e9    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
465e.46ea    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
465e.46eb    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
465e.46ec    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
465e.46ed    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
465e.46ee    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
465e.46ef    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
465e.46f0    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
465e.46f1    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
465e.46f2    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
465e.46f3    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
465e.46f4    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
465e.46f5    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
465e.46f6    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
465e.46f7    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
465e.46f8    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
465e.46f9    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
465e.46fa    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
465e.46fb    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
465e.46fc    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
465e.46fd    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
465e.46fe    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
465e.46ff    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
465e.4700    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
465e.4701    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
465e.4702    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
465e.4703    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
465e.4704    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
465e.4705    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
465e.4706    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
465e.4707    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
465e.4708    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
465e.4709    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
465e.470a    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
465e.470b    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
465e.470c    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
465e.470d    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
465e.470e    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
465e.470f    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
465e.4710    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
465e.4711    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
465e.4712    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
465e.4713    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
465e.4714    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
465e.4715    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
465e.4716    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
465e.4717    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
465e.4718    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
465e.4719    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
465e.471a    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
465e.471b    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
465e.471c    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
465e.471d    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
465e.471e    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
465e.471f    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
465e.4720    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
465e.4721    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
465e.4722    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
465e.4723    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
465e.4724    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
465e.4725    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
465e.4726    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
465e.4727    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
465e.4728    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
465e.4729    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
465e.472a    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
465e.472b    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
465e.472c    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
465e.472d    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
465e.472e    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
465e.472f    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
465e.4730    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
465e.4731    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
465e.4732    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
465e.4733    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
465e.4734    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
465e.4735    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
465e.4736    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
465e.4737    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
465e.4738    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
465e.4739    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
465e.473a    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
465e.473b    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
465e.473c    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
465e.473d    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
465e.473e    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
465e.473f    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
465e.4740    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
465e.4741    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
465e.4742    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
465e.4743    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
465e.4744    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
465e.4745    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
465e.4746    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
465e.4747    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
465e.4748    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
465e.4749    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
465e.474a    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
465e.474b    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
465e.474c    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
465e.474d    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
465e.474e    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
465e.474f    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
465e.4750    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
465e.4751    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
465e.4752    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
465e.4753    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
465e.4754    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
465e.4755    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
465e.4756    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
465e.4757    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
465e.4758    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
465e.4759    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
465e.475a    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
465e.475b    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
465e.475c    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
465e.475d    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
465e.475e    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
465e.475f    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
465e.4760    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
465e.4761    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
465e.4762    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
465e.4763    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
465e.4764    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
465e.4765    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
465e.4766    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
465e.4767    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
465e.4768    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
465e.4769    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
465e.476a    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
465e.476b    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
465e.476c    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
465e.476d    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
465e.476e    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
4770.4771    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
4770.4772    R..D    [f000:287e]   IO: outb 00ec <= 74
4770.4773    R..D    [f000:287e]   IO: outb 00ea <= 74
4770.4774    RH..    [f000:287e]   IO: outb 0cff <= 86
4770.4775    R..D    [f000:287e]   IO: outb 00ed <= 86
4770.4776    R..D    [f000:287e]   IO: outb 00eb <= 86
4777.4778    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
4779.477a    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
4779.477b    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
4779.477c    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
4779.477d    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
4779.477e    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
4779.477f    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
4779.4780    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
4779.4781    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
4779.4782    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
4779.4783    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
4779.4784    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
4779.4785    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
4779.4786    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
4779.4787    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
4779.4788    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
4779.4789    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
4779.478a    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
4779.478b    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
4779.478c    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
4779.478d    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
4779.478e    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
4779.478f    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
4779.4790    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
4779.4791    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
4779.4792    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
4779.4793    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
4779.4794    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
4779.4795    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
4779.4796    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
4779.4797    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
4779.4798    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
4779.4799    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
4779.479a    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
4779.479b    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
4779.479c    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
4779.479d    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
4779.479e    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
4779.479f    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
4779.47a0    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
4779.47a1    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
4779.47a2    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
4779.47a3    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
4779.47a4    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
4779.47a5    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
4779.47a6    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
4779.47a7    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
4779.47a8    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
4779.47a9    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
4779.47aa    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
4779.47ab    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
4779.47ac    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
4779.47ad    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
4779.47ae    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
4779.47af    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
4779.47b0    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
4779.47b1    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
4779.47b2    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
4779.47b3    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
4779.47b4    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
4779.47b5    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
4779.47b6    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
4779.47b7    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
4779.47b8    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
4779.47b9    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
4779.47ba    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
4779.47bb    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
4779.47bc    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
4779.47bd    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
4779.47be    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
4779.47bf    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
4779.47c0    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
4779.47c1    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
4779.47c2    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
4779.47c3    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
4779.47c4    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
4779.47c5    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
4779.47c6    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
4779.47c7    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
4779.47c8    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
4779.47c9    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
4779.47ca    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
4779.47cb    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
4779.47cc    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
4779.47cd    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
4779.47ce    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
4779.47cf    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
4779.47d0    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
4779.47d1    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
4779.47d2    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
4779.47d3    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
4779.47d4    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
4779.47d5    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
4779.47d6    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
4779.47d7    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
4779.47d8    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
4779.47d9    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
4779.47da    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
4779.47db    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
4779.47dc    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
4779.47dd    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
4779.47de    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
4779.47df    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
4779.47e0    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
4779.47e1    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
4779.47e2    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
4779.47e3    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
4779.47e4    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
4779.47e5    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
4779.47e6    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
4779.47e7    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
4779.47e8    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
4779.47e9    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
4779.47ea    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
4779.47eb    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
4779.47ec    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
4779.47ed    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
4779.47ee    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
4779.47ef    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
4779.47f0    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
4779.47f1    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
4779.47f2    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
4779.47f3    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
4779.47f4    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
4779.47f5    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
4779.47f6    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
4779.47f7    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
4779.47f8    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
4779.47f9    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
4779.47fa    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
4779.47fb    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
4779.47fc    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
4779.47fd    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
4779.47fe    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
4779.47ff    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
4779.4800    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
4779.4801    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
4779.4802    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
4779.4803    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
4779.4804    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
4779.4805    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
4779.4806    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
4779.4807    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
4779.4808    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
4779.4809    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
4779.480a    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
4779.480b    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
4779.480c    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
4779.480d    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
4779.480e    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
4779.480f    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
4779.4810    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
4779.4811    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
4779.4812    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
4779.4813    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
4779.4814    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
4779.4815    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
4779.4816    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
4779.4817    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
4779.4818    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
4779.4819    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
4779.481a    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
4779.481b    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
4779.481c    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
4779.481d    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
4779.481e    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
4779.481f    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
4779.4820    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
4779.4821    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
4779.4822    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
4779.4823    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
4779.4824    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
4779.4825    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
4779.4826    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
4779.4827    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
4779.4828    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
4779.4829    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
4779.482a    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
4779.482b    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
4779.482c    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
4779.482d    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
4779.482e    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
4779.482f    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
4779.4830    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
4779.4831    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
4779.4832    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
4779.4833    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
4779.4834    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
4779.4835    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
4779.4836    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
4779.4837    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
4779.4838    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
4779.4839    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
4779.483a    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
4779.483b    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
4779.483c    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
4779.483d    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
4779.483e    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
4779.483f    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
4779.4840    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
4779.4841    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
4779.4842    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
4779.4843    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
4779.4844    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
4779.4845    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
4779.4846    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
4779.4847    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
4779.4848    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
4779.4849    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
4779.484a    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
4779.484b    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
4779.484c    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
4779.484d    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
4779.484e    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
4779.484f    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
4779.4850    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
4779.4851    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
4779.4852    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
4779.4853    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
4779.4854    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
4779.4855    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
4779.4856    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
4779.4857    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
4779.4858    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
4779.4859    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
4779.485a    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
4779.485b    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
4779.485c    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
4779.485d    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
4779.485e    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
4779.485f    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
4779.4860    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
4779.4861    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
4779.4862    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
4779.4863    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
4779.4864    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
4779.4865    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
4779.4866    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
4779.4867    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
4779.4868    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
4779.4869    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
4779.486a    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
4779.486b    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
4779.486c    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
4779.486d    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
4779.486e    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
4779.486f    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
4779.4870    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
4779.4871    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
4779.4872    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
4779.4873    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
4779.4874    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
4779.4875    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
4779.4876    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
4779.4877    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
4779.4878    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
4779.4879    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
487a.487b    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
487c.487d    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
487c.487e    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
487c.487f    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
487c.4880    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
487c.4881    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
487c.4882    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
487c.4883    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
487c.4884    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
487c.4885    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
487c.4886    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
487c.4887    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
487c.4888    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
487c.4889    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
487c.488a    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
487c.488b    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
487c.488c    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
487c.488d    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
487c.488e    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
487c.488f    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
487c.4890    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
487c.4891    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
487c.4892    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
487c.4893    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
487c.4894    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
487c.4895    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
487c.4896    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
487c.4897    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
487c.4898    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
487c.4899    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
487c.489a    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
487c.489b    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
487c.489c    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
487c.489d    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
487c.489e    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
487c.489f    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
487c.48a0    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
487c.48a1    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
487c.48a2    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
487c.48a3    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
487c.48a4    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
487c.48a5    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
487c.48a6    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
487c.48a7    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
487c.48a8    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
487c.48a9    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
487c.48aa    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
487c.48ab    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
487c.48ac    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
487c.48ad    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
487c.48ae    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
487c.48af    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
487c.48b0    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
487c.48b1    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
487c.48b2    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
487c.48b3    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
487c.48b4    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
487c.48b5    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
487c.48b6    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
487c.48b7    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
487c.48b8    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
487c.48b9    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
487c.48ba    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
487c.48bb    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
487c.48bc    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
487c.48bd    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
487c.48be    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
487c.48bf    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
487c.48c0    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
487c.48c1    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
487c.48c2    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
487c.48c3    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
487c.48c4    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
487c.48c5    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
487c.48c6    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
487c.48c7    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
487c.48c8    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
487c.48c9    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
487c.48ca    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
487c.48cb    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
487c.48cc    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
487c.48cd    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
487c.48ce    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
487c.48cf    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
487c.48d0    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
487c.48d1    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
487c.48d2    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
487c.48d3    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
487c.48d4    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
487c.48d5    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
487c.48d6    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
487c.48d7    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
487c.48d8    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
487c.48d9    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
487c.48da    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
487c.48db    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
487c.48dc    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
487c.48dd    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
487c.48de    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
487c.48df    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
487c.48e0    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
487c.48e1    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
487c.48e2    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
487c.48e3    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
487c.48e4    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
487c.48e5    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
487c.48e6    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
487c.48e7    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
487c.48e8    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
487c.48e9    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
487c.48ea    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
487c.48eb    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
487c.48ec    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
487c.48ed    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
487c.48ee    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
487c.48ef    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
487c.48f0    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
487c.48f1    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
487c.48f2    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
487c.48f3    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
487c.48f4    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
487c.48f5    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
487c.48f6    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
487c.48f7    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
487c.48f8    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
487c.48f9    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
487c.48fa    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
487c.48fb    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
487c.48fc    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
487c.48fd    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
487c.48fe    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
487c.48ff    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
487c.4900    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
487c.4901    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
487c.4902    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
487c.4903    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
487c.4904    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
487c.4905    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
487c.4906    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
487c.4907    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
487c.4908    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
487c.4909    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
487c.490a    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
487c.490b    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
487c.490c    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
487c.490d    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
487c.490e    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
487c.490f    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
487c.4910    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
487c.4911    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
487c.4912    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
487c.4913    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
487c.4914    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
487c.4915    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
487c.4916    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
487c.4917    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
487c.4918    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
487c.4919    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
487c.491a    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
487c.491b    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
487c.491c    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
487c.491d    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
487c.491e    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
487c.491f    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
487c.4920    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
487c.4921    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
487c.4922    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
487c.4923    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
487c.4924    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
487c.4925    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
487c.4926    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
487c.4927    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
487c.4928    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
487c.4929    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
487c.492a    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
487c.492b    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
487c.492c    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
487c.492d    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
487c.492e    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
487c.492f    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
487c.4930    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
487c.4931    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
487c.4932    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
487c.4933    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
487c.4934    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
487c.4935    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
487c.4936    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
487c.4937    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
487c.4938    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
487c.4939    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
487c.493a    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
487c.493b    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
487c.493c    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
487c.493d    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
487c.493e    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
487c.493f    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
487c.4940    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
487c.4941    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
487c.4942    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
487c.4943    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
487c.4944    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
487c.4945    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
487c.4946    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
487c.4947    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
487c.4948    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
487c.4949    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
487c.494a    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
487c.494b    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
487c.494c    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
487c.494d    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
487c.494e    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
487c.494f    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
487c.4950    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
487c.4951    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
487c.4952    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
487c.4953    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
487c.4954    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
487c.4955    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
487c.4956    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
487c.4957    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
487c.4958    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
487c.4959    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
487c.495a    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
487c.495b    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
487c.495c    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
487c.495d    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
487c.495e    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
487c.495f    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
487c.4960    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
487c.4961    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
487c.4962    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
487c.4963    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
487c.4964    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
487c.4965    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
487c.4966    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
487c.4967    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
487c.4968    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
487c.4969    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
487c.496a    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
487c.496b    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
487c.496c    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
487c.496d    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
487c.496e    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
487c.496f    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
487c.4970    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
487c.4971    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
487c.4972    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
487c.4973    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
487c.4974    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
487c.4975    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
487c.4976    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
487c.4977    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
487c.4978    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
487c.4979    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
487c.497a    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
487c.497b    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
487c.497c    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
487c.497d    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
487c.497e    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
487c.497f    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
487c.4980    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
487c.4981    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
487c.4982    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
487c.4983    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
487c.4984    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
487c.4985    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
487c.4986    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
487c.4987    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
487c.4988    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
487c.4989    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
487c.498a    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
487c.498b    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
487c.498c    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
498e.498f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
498e.4990    R..D    [f000:287e]   IO: outb 00ec <= 74
498e.4991    R..D    [f000:287e]   IO: outb 00ea <= 74
498e.4992    RH..    [f000:287e]   IO: outb 0cff <= 87
498e.4993    R..D    [f000:287e]   IO: outb 00ed <= 87
498e.4994    R..D    [f000:287e]   IO: outb 00eb <= 87
4995.4996    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
4997.4998    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
4997.4999    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
4997.499a    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
4997.499b    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
4997.499c    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
4997.499d    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
4997.499e    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
4997.499f    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
4997.49a0    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
4997.49a1    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
4997.49a2    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
4997.49a3    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
4997.49a4    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
4997.49a5    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
4997.49a6    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
4997.49a7    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
4997.49a8    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
4997.49a9    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
4997.49aa    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
4997.49ab    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
4997.49ac    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
4997.49ad    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
4997.49ae    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
4997.49af    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
4997.49b0    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
4997.49b1    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
4997.49b2    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
4997.49b3    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
4997.49b4    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
4997.49b5    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
4997.49b6    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
4997.49b7    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
4997.49b8    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
4997.49b9    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
4997.49ba    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
4997.49bb    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
4997.49bc    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
4997.49bd    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
4997.49be    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
4997.49bf    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
4997.49c0    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
4997.49c1    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
4997.49c2    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
4997.49c3    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
4997.49c4    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
4997.49c5    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
4997.49c6    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
4997.49c7    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
4997.49c8    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
4997.49c9    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
4997.49ca    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
4997.49cb    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
4997.49cc    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
4997.49cd    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
4997.49ce    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
4997.49cf    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
4997.49d0    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
4997.49d1    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
4997.49d2    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
4997.49d3    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
4997.49d4    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
4997.49d5    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
4997.49d6    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
4997.49d7    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
4997.49d8    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
4997.49d9    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
4997.49da    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
4997.49db    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
4997.49dc    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
4997.49dd    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
4997.49de    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
4997.49df    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
4997.49e0    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
4997.49e1    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
4997.49e2    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
4997.49e3    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
4997.49e4    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
4997.49e5    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
4997.49e6    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
4997.49e7    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
4997.49e8    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
4997.49e9    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
4997.49ea    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
4997.49eb    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
4997.49ec    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
4997.49ed    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
4997.49ee    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
4997.49ef    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
4997.49f0    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
4997.49f1    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
4997.49f2    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
4997.49f3    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
4997.49f4    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
4997.49f5    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
4997.49f6    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
4997.49f7    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
4997.49f8    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
4997.49f9    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
4997.49fa    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
4997.49fb    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
4997.49fc    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
4997.49fd    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
4997.49fe    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
4997.49ff    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
4997.4a00    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
4997.4a01    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
4997.4a02    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
4997.4a03    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
4997.4a04    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
4997.4a05    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
4997.4a06    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
4997.4a07    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
4997.4a08    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
4997.4a09    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
4997.4a0a    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
4997.4a0b    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
4997.4a0c    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
4997.4a0d    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
4997.4a0e    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
4997.4a0f    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
4997.4a10    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
4997.4a11    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
4997.4a12    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
4997.4a13    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
4997.4a14    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
4997.4a15    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
4997.4a16    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
4997.4a17    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
4997.4a18    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
4997.4a19    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
4997.4a1a    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
4997.4a1b    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
4997.4a1c    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
4997.4a1d    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
4997.4a1e    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
4997.4a1f    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
4997.4a20    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
4997.4a21    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
4997.4a22    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
4997.4a23    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
4997.4a24    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
4997.4a25    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
4997.4a26    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
4997.4a27    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
4997.4a28    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
4997.4a29    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
4997.4a2a    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
4997.4a2b    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
4997.4a2c    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
4997.4a2d    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
4997.4a2e    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
4997.4a2f    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
4997.4a30    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
4997.4a31    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
4997.4a32    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
4997.4a33    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
4997.4a34    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
4997.4a35    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
4997.4a36    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
4997.4a37    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
4997.4a38    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
4997.4a39    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
4997.4a3a    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
4997.4a3b    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
4997.4a3c    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
4997.4a3d    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
4997.4a3e    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
4997.4a3f    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
4997.4a40    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
4997.4a41    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
4997.4a42    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
4997.4a43    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
4997.4a44    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
4997.4a45    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
4997.4a46    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
4997.4a47    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
4997.4a48    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
4997.4a49    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
4997.4a4a    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
4997.4a4b    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
4997.4a4c    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
4997.4a4d    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
4997.4a4e    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
4997.4a4f    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
4997.4a50    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
4997.4a51    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
4997.4a52    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
4997.4a53    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
4997.4a54    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
4997.4a55    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
4997.4a56    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
4997.4a57    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
4997.4a58    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
4997.4a59    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
4997.4a5a    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
4997.4a5b    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
4997.4a5c    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
4997.4a5d    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
4997.4a5e    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
4997.4a5f    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
4997.4a60    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
4997.4a61    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
4997.4a62    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
4997.4a63    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
4997.4a64    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
4997.4a65    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
4997.4a66    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
4997.4a67    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
4997.4a68    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
4997.4a69    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
4997.4a6a    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
4997.4a6b    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
4997.4a6c    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
4997.4a6d    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
4997.4a6e    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
4997.4a6f    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
4997.4a70    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
4997.4a71    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
4997.4a72    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
4997.4a73    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
4997.4a74    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
4997.4a75    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
4997.4a76    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
4997.4a77    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
4997.4a78    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
4997.4a79    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
4997.4a7a    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
4997.4a7b    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
4997.4a7c    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
4997.4a7d    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
4997.4a7e    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
4997.4a7f    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
4997.4a80    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
4997.4a81    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
4997.4a82    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
4997.4a83    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
4997.4a84    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
4997.4a85    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
4997.4a86    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
4997.4a87    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
4997.4a88    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
4997.4a89    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
4997.4a8a    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
4997.4a8b    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
4997.4a8c    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
4997.4a8d    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
4997.4a8e    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
4997.4a8f    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
4997.4a90    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
4997.4a91    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
4997.4a92    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
4997.4a93    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
4997.4a94    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
4997.4a95    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
4997.4a96    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
4997.4a97    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
4a98.4a99    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
4a9a.4a9b    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
4a9a.4a9c    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
4a9a.4a9d    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
4a9a.4a9e    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
4a9a.4a9f    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
4a9a.4aa0    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
4a9a.4aa1    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
4a9a.4aa2    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
4a9a.4aa3    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
4a9a.4aa4    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
4a9a.4aa5    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
4a9a.4aa6    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
4a9a.4aa7    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
4a9a.4aa8    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
4a9a.4aa9    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
4a9a.4aaa    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
4a9a.4aab    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
4a9a.4aac    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
4a9a.4aad    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
4a9a.4aae    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
4a9a.4aaf    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
4a9a.4ab0    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
4a9a.4ab1    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
4a9a.4ab2    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
4a9a.4ab3    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
4a9a.4ab4    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
4a9a.4ab5    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
4a9a.4ab6    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
4a9a.4ab7    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
4a9a.4ab8    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
4a9a.4ab9    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
4a9a.4aba    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
4a9a.4abb    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
4a9a.4abc    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
4a9a.4abd    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
4a9a.4abe    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
4a9a.4abf    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
4a9a.4ac0    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
4a9a.4ac1    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
4a9a.4ac2    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
4a9a.4ac3    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
4a9a.4ac4    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
4a9a.4ac5    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
4a9a.4ac6    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
4a9a.4ac7    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
4a9a.4ac8    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
4a9a.4ac9    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
4a9a.4aca    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
4a9a.4acb    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
4a9a.4acc    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
4a9a.4acd    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
4a9a.4ace    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
4a9a.4acf    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
4a9a.4ad0    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
4a9a.4ad1    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
4a9a.4ad2    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
4a9a.4ad3    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
4a9a.4ad4    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
4a9a.4ad5    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
4a9a.4ad6    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
4a9a.4ad7    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
4a9a.4ad8    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
4a9a.4ad9    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
4a9a.4ada    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
4a9a.4adb    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
4a9a.4adc    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
4a9a.4add    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
4a9a.4ade    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
4a9a.4adf    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
4a9a.4ae0    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
4a9a.4ae1    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
4a9a.4ae2    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
4a9a.4ae3    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
4a9a.4ae4    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
4a9a.4ae5    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
4a9a.4ae6    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
4a9a.4ae7    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
4a9a.4ae8    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
4a9a.4ae9    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
4a9a.4aea    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
4a9a.4aeb    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
4a9a.4aec    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
4a9a.4aed    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
4a9a.4aee    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
4a9a.4aef    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
4a9a.4af0    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
4a9a.4af1    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
4a9a.4af2    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
4a9a.4af3    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
4a9a.4af4    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
4a9a.4af5    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
4a9a.4af6    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
4a9a.4af7    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
4a9a.4af8    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
4a9a.4af9    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
4a9a.4afa    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
4a9a.4afb    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
4a9a.4afc    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
4a9a.4afd    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
4a9a.4afe    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
4a9a.4aff    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
4a9a.4b00    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
4a9a.4b01    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
4a9a.4b02    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
4a9a.4b03    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
4a9a.4b04    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
4a9a.4b05    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
4a9a.4b06    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
4a9a.4b07    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
4a9a.4b08    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
4a9a.4b09    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
4a9a.4b0a    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
4a9a.4b0b    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
4a9a.4b0c    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
4a9a.4b0d    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
4a9a.4b0e    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
4a9a.4b0f    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
4a9a.4b10    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
4a9a.4b11    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
4a9a.4b12    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
4a9a.4b13    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
4a9a.4b14    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
4a9a.4b15    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
4a9a.4b16    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
4a9a.4b17    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
4a9a.4b18    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
4a9a.4b19    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
4a9a.4b1a    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
4a9a.4b1b    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
4a9a.4b1c    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
4a9a.4b1d    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
4a9a.4b1e    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
4a9a.4b1f    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
4a9a.4b20    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
4a9a.4b21    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
4a9a.4b22    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
4a9a.4b23    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
4a9a.4b24    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
4a9a.4b25    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
4a9a.4b26    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
4a9a.4b27    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
4a9a.4b28    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
4a9a.4b29    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
4a9a.4b2a    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
4a9a.4b2b    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
4a9a.4b2c    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
4a9a.4b2d    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
4a9a.4b2e    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
4a9a.4b2f    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
4a9a.4b30    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
4a9a.4b31    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
4a9a.4b32    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
4a9a.4b33    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
4a9a.4b34    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
4a9a.4b35    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
4a9a.4b36    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
4a9a.4b37    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
4a9a.4b38    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
4a9a.4b39    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
4a9a.4b3a    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
4a9a.4b3b    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
4a9a.4b3c    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
4a9a.4b3d    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
4a9a.4b3e    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
4a9a.4b3f    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
4a9a.4b40    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
4a9a.4b41    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
4a9a.4b42    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
4a9a.4b43    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
4a9a.4b44    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
4a9a.4b45    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
4a9a.4b46    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
4a9a.4b47    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
4a9a.4b48    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
4a9a.4b49    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
4a9a.4b4a    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
4a9a.4b4b    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
4a9a.4b4c    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
4a9a.4b4d    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
4a9a.4b4e    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
4a9a.4b4f    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
4a9a.4b50    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
4a9a.4b51    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
4a9a.4b52    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
4a9a.4b53    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
4a9a.4b54    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
4a9a.4b55    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
4a9a.4b56    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
4a9a.4b57    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
4a9a.4b58    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
4a9a.4b59    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
4a9a.4b5a    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
4a9a.4b5b    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
4a9a.4b5c    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
4a9a.4b5d    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
4a9a.4b5e    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
4a9a.4b5f    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
4a9a.4b60    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
4a9a.4b61    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
4a9a.4b62    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
4a9a.4b63    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
4a9a.4b64    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
4a9a.4b65    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
4a9a.4b66    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
4a9a.4b67    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
4a9a.4b68    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
4a9a.4b69    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
4a9a.4b6a    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
4a9a.4b6b    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
4a9a.4b6c    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
4a9a.4b6d    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
4a9a.4b6e    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
4a9a.4b6f    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
4a9a.4b70    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
4a9a.4b71    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
4a9a.4b72    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
4a9a.4b73    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
4a9a.4b74    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
4a9a.4b75    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
4a9a.4b76    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
4a9a.4b77    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
4a9a.4b78    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
4a9a.4b79    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
4a9a.4b7a    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
4a9a.4b7b    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
4a9a.4b7c    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
4a9a.4b7d    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
4a9a.4b7e    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
4a9a.4b7f    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
4a9a.4b80    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
4a9a.4b81    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
4a9a.4b82    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
4a9a.4b83    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
4a9a.4b84    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
4a9a.4b85    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
4a9a.4b86    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
4a9a.4b87    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
4a9a.4b88    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
4a9a.4b89    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
4a9a.4b8a    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
4a9a.4b8b    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
4a9a.4b8c    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
4a9a.4b8d    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
4a9a.4b8e    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
4a9a.4b8f    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
4a9a.4b90    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
4a9a.4b91    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
4a9a.4b92    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
4a9a.4b93    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
4a9a.4b94    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
4a9a.4b95    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
4a9a.4b96    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
4a9a.4b97    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
4a9a.4b98    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
4a9a.4b99    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
4a9a.4b9a    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
4a9a.4b9b    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
4a9a.4b9c    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
4a9a.4b9d    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
4a9a.4b9e    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
4a9a.4b9f    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
4a9a.4ba0    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
4a9a.4ba1    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
4a9a.4ba2    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
4a9a.4ba3    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
4a9a.4ba4    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
4a9a.4ba5    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
4a9a.4ba6    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
4a9a.4ba7    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
4a9a.4ba8    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
4a9a.4ba9    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
4a9a.4baa    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
4bac.4bad    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
4bac.4bae    R..D    [f000:287e]   IO: outb 00ec <= 74
4bac.4baf    R..D    [f000:287e]   IO: outb 00ea <= 74
4bac.4bb0    RH..    [f000:287e]   IO: outb 0cff <= 88
4bac.4bb1    R..D    [f000:287e]   IO: outb 00ed <= 88
4bac.4bb2    R..D    [f000:287e]   IO: outb 00eb <= 88
4bb3.4bb4    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
4bb5.4bb6    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
4bb5.4bb7    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
4bb5.4bb8    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
4bb5.4bb9    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
4bb5.4bba    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
4bb5.4bbb    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
4bb5.4bbc    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
4bb5.4bbd    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
4bb5.4bbe    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
4bb5.4bbf    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
4bb5.4bc0    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
4bb5.4bc1    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
4bb5.4bc2    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
4bb5.4bc3    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
4bb5.4bc4    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
4bb5.4bc5    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
4bb5.4bc6    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
4bb5.4bc7    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
4bb5.4bc8    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
4bb5.4bc9    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
4bb5.4bca    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
4bb5.4bcb    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
4bb5.4bcc    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
4bb5.4bcd    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
4bb5.4bce    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
4bb5.4bcf    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
4bb5.4bd0    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
4bb5.4bd1    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
4bb5.4bd2    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
4bb5.4bd3    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
4bb5.4bd4    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
4bb5.4bd5    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
4bb5.4bd6    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
4bb5.4bd7    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
4bb5.4bd8    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
4bb5.4bd9    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
4bb5.4bda    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
4bb5.4bdb    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
4bb5.4bdc    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
4bb5.4bdd    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
4bb5.4bde    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
4bb5.4bdf    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
4bb5.4be0    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
4bb5.4be1    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
4bb5.4be2    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
4bb5.4be3    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
4bb5.4be4    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
4bb5.4be5    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
4bb5.4be6    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
4bb5.4be7    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
4bb5.4be8    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
4bb5.4be9    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
4bb5.4bea    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
4bb5.4beb    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
4bb5.4bec    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
4bb5.4bed    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
4bb5.4bee    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
4bb5.4bef    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
4bb5.4bf0    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
4bb5.4bf1    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
4bb5.4bf2    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
4bb5.4bf3    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
4bb5.4bf4    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
4bb5.4bf5    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
4bb5.4bf6    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
4bb5.4bf7    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
4bb5.4bf8    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
4bb5.4bf9    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
4bb5.4bfa    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
4bb5.4bfb    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
4bb5.4bfc    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
4bb5.4bfd    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
4bb5.4bfe    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
4bb5.4bff    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
4bb5.4c00    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
4bb5.4c01    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
4bb5.4c02    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
4bb5.4c03    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
4bb5.4c04    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
4bb5.4c05    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
4bb5.4c06    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
4bb5.4c07    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
4bb5.4c08    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
4bb5.4c09    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
4bb5.4c0a    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
4bb5.4c0b    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
4bb5.4c0c    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
4bb5.4c0d    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
4bb5.4c0e    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
4bb5.4c0f    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
4bb5.4c10    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
4bb5.4c11    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
4bb5.4c12    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
4bb5.4c13    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
4bb5.4c14    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
4bb5.4c15    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
4bb5.4c16    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
4bb5.4c17    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
4bb5.4c18    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
4bb5.4c19    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
4bb5.4c1a    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
4bb5.4c1b    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
4bb5.4c1c    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
4bb5.4c1d    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
4bb5.4c1e    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
4bb5.4c1f    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
4bb5.4c20    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
4bb5.4c21    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
4bb5.4c22    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
4bb5.4c23    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
4bb5.4c24    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
4bb5.4c25    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
4bb5.4c26    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
4bb5.4c27    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
4bb5.4c28    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
4bb5.4c29    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
4bb5.4c2a    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
4bb5.4c2b    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
4bb5.4c2c    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
4bb5.4c2d    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
4bb5.4c2e    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
4bb5.4c2f    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
4bb5.4c30    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
4bb5.4c31    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
4bb5.4c32    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
4bb5.4c33    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
4bb5.4c34    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
4bb5.4c35    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
4bb5.4c36    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
4bb5.4c37    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
4bb5.4c38    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
4bb5.4c39    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
4bb5.4c3a    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
4bb5.4c3b    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
4bb5.4c3c    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
4bb5.4c3d    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
4bb5.4c3e    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
4bb5.4c3f    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
4bb5.4c40    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
4bb5.4c41    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
4bb5.4c42    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
4bb5.4c43    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
4bb5.4c44    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
4bb5.4c45    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
4bb5.4c46    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
4bb5.4c47    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
4bb5.4c48    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
4bb5.4c49    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
4bb5.4c4a    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
4bb5.4c4b    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
4bb5.4c4c    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
4bb5.4c4d    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
4bb5.4c4e    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
4bb5.4c4f    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
4bb5.4c50    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
4bb5.4c51    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
4bb5.4c52    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
4bb5.4c53    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
4bb5.4c54    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
4bb5.4c55    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
4bb5.4c56    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
4bb5.4c57    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
4bb5.4c58    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
4bb5.4c59    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
4bb5.4c5a    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
4bb5.4c5b    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
4bb5.4c5c    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
4bb5.4c5d    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
4bb5.4c5e    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
4bb5.4c5f    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
4bb5.4c60    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
4bb5.4c61    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
4bb5.4c62    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
4bb5.4c63    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
4bb5.4c64    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
4bb5.4c65    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
4bb5.4c66    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
4bb5.4c67    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
4bb5.4c68    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
4bb5.4c69    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
4bb5.4c6a    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
4bb5.4c6b    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
4bb5.4c6c    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
4bb5.4c6d    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
4bb5.4c6e    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
4bb5.4c6f    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
4bb5.4c70    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
4bb5.4c71    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
4bb5.4c72    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
4bb5.4c73    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
4bb5.4c74    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
4bb5.4c75    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
4bb5.4c76    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
4bb5.4c77    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
4bb5.4c78    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
4bb5.4c79    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
4bb5.4c7a    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
4bb5.4c7b    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
4bb5.4c7c    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
4bb5.4c7d    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
4bb5.4c7e    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
4bb5.4c7f    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
4bb5.4c80    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
4bb5.4c81    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
4bb5.4c82    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
4bb5.4c83    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
4bb5.4c84    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
4bb5.4c85    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
4bb5.4c86    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
4bb5.4c87    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
4bb5.4c88    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
4bb5.4c89    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
4bb5.4c8a    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
4bb5.4c8b    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
4bb5.4c8c    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
4bb5.4c8d    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
4bb5.4c8e    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
4bb5.4c8f    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
4bb5.4c90    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
4bb5.4c91    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
4bb5.4c92    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
4bb5.4c93    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
4bb5.4c94    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
4bb5.4c95    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
4bb5.4c96    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
4bb5.4c97    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
4bb5.4c98    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
4bb5.4c99    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
4bb5.4c9a    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
4bb5.4c9b    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
4bb5.4c9c    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
4bb5.4c9d    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
4bb5.4c9e    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
4bb5.4c9f    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
4bb5.4ca0    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
4bb5.4ca1    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
4bb5.4ca2    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
4bb5.4ca3    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
4bb5.4ca4    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
4bb5.4ca5    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
4bb5.4ca6    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
4bb5.4ca7    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
4bb5.4ca8    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
4bb5.4ca9    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
4bb5.4caa    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
4bb5.4cab    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
4bb5.4cac    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
4bb5.4cad    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
4bb5.4cae    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
4bb5.4caf    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
4bb5.4cb0    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
4bb5.4cb1    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
4bb5.4cb2    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
4bb5.4cb3    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
4bb5.4cb4    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
4bb5.4cb5    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
4cb6.4cb7    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
4cb8.4cb9    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
4cb8.4cba    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
4cb8.4cbb    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
4cb8.4cbc    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
4cb8.4cbd    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
4cb8.4cbe    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
4cb8.4cbf    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
4cb8.4cc0    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
4cb8.4cc1    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
4cb8.4cc2    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
4cb8.4cc3    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
4cb8.4cc4    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
4cb8.4cc5    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
4cb8.4cc6    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
4cb8.4cc7    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
4cb8.4cc8    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
4cb8.4cc9    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
4cb8.4cca    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
4cb8.4ccb    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
4cb8.4ccc    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
4cb8.4ccd    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
4cb8.4cce    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
4cb8.4ccf    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
4cb8.4cd0    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
4cb8.4cd1    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
4cb8.4cd2    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
4cb8.4cd3    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
4cb8.4cd4    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
4cb8.4cd5    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
4cb8.4cd6    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
4cb8.4cd7    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
4cb8.4cd8    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
4cb8.4cd9    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
4cb8.4cda    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
4cb8.4cdb    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
4cb8.4cdc    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
4cb8.4cdd    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
4cb8.4cde    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
4cb8.4cdf    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
4cb8.4ce0    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
4cb8.4ce1    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
4cb8.4ce2    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
4cb8.4ce3    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
4cb8.4ce4    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
4cb8.4ce5    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
4cb8.4ce6    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
4cb8.4ce7    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
4cb8.4ce8    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
4cb8.4ce9    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
4cb8.4cea    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
4cb8.4ceb    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
4cb8.4cec    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
4cb8.4ced    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
4cb8.4cee    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
4cb8.4cef    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
4cb8.4cf0    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
4cb8.4cf1    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
4cb8.4cf2    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
4cb8.4cf3    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
4cb8.4cf4    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
4cb8.4cf5    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
4cb8.4cf6    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
4cb8.4cf7    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
4cb8.4cf8    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
4cb8.4cf9    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
4cb8.4cfa    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
4cb8.4cfb    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
4cb8.4cfc    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
4cb8.4cfd    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
4cb8.4cfe    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
4cb8.4cff    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
4cb8.4d00    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
4cb8.4d01    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
4cb8.4d02    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
4cb8.4d03    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
4cb8.4d04    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
4cb8.4d05    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
4cb8.4d06    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
4cb8.4d07    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
4cb8.4d08    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
4cb8.4d09    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
4cb8.4d0a    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
4cb8.4d0b    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
4cb8.4d0c    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
4cb8.4d0d    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
4cb8.4d0e    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
4cb8.4d0f    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
4cb8.4d10    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
4cb8.4d11    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
4cb8.4d12    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
4cb8.4d13    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
4cb8.4d14    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
4cb8.4d15    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
4cb8.4d16    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
4cb8.4d17    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
4cb8.4d18    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
4cb8.4d19    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
4cb8.4d1a    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
4cb8.4d1b    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
4cb8.4d1c    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
4cb8.4d1d    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
4cb8.4d1e    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
4cb8.4d1f    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
4cb8.4d20    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
4cb8.4d21    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
4cb8.4d22    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
4cb8.4d23    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
4cb8.4d24    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
4cb8.4d25    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
4cb8.4d26    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
4cb8.4d27    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
4cb8.4d28    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
4cb8.4d29    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
4cb8.4d2a    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
4cb8.4d2b    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
4cb8.4d2c    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
4cb8.4d2d    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
4cb8.4d2e    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
4cb8.4d2f    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
4cb8.4d30    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
4cb8.4d31    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
4cb8.4d32    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
4cb8.4d33    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
4cb8.4d34    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
4cb8.4d35    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
4cb8.4d36    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
4cb8.4d37    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
4cb8.4d38    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
4cb8.4d39    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
4cb8.4d3a    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
4cb8.4d3b    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
4cb8.4d3c    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
4cb8.4d3d    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
4cb8.4d3e    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
4cb8.4d3f    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
4cb8.4d40    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
4cb8.4d41    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
4cb8.4d42    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
4cb8.4d43    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
4cb8.4d44    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
4cb8.4d45    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
4cb8.4d46    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
4cb8.4d47    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
4cb8.4d48    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
4cb8.4d49    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
4cb8.4d4a    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
4cb8.4d4b    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
4cb8.4d4c    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
4cb8.4d4d    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
4cb8.4d4e    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
4cb8.4d4f    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
4cb8.4d50    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
4cb8.4d51    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
4cb8.4d52    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
4cb8.4d53    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
4cb8.4d54    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
4cb8.4d55    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
4cb8.4d56    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
4cb8.4d57    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
4cb8.4d58    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
4cb8.4d59    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
4cb8.4d5a    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
4cb8.4d5b    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
4cb8.4d5c    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
4cb8.4d5d    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
4cb8.4d5e    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
4cb8.4d5f    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
4cb8.4d60    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
4cb8.4d61    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
4cb8.4d62    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
4cb8.4d63    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
4cb8.4d64    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
4cb8.4d65    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
4cb8.4d66    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
4cb8.4d67    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
4cb8.4d68    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
4cb8.4d69    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
4cb8.4d6a    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
4cb8.4d6b    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
4cb8.4d6c    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
4cb8.4d6d    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
4cb8.4d6e    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
4cb8.4d6f    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
4cb8.4d70    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
4cb8.4d71    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
4cb8.4d72    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
4cb8.4d73    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
4cb8.4d74    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
4cb8.4d75    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
4cb8.4d76    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
4cb8.4d77    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
4cb8.4d78    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
4cb8.4d79    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
4cb8.4d7a    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
4cb8.4d7b    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
4cb8.4d7c    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
4cb8.4d7d    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
4cb8.4d7e    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
4cb8.4d7f    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
4cb8.4d80    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
4cb8.4d81    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
4cb8.4d82    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
4cb8.4d83    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
4cb8.4d84    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
4cb8.4d85    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
4cb8.4d86    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
4cb8.4d87    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
4cb8.4d88    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
4cb8.4d89    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
4cb8.4d8a    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
4cb8.4d8b    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
4cb8.4d8c    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
4cb8.4d8d    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
4cb8.4d8e    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
4cb8.4d8f    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
4cb8.4d90    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
4cb8.4d91    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
4cb8.4d92    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
4cb8.4d93    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
4cb8.4d94    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
4cb8.4d95    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
4cb8.4d96    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
4cb8.4d97    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
4cb8.4d98    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
4cb8.4d99    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
4cb8.4d9a    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
4cb8.4d9b    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
4cb8.4d9c    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
4cb8.4d9d    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
4cb8.4d9e    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
4cb8.4d9f    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
4cb8.4da0    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
4cb8.4da1    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
4cb8.4da2    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
4cb8.4da3    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
4cb8.4da4    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
4cb8.4da5    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
4cb8.4da6    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
4cb8.4da7    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
4cb8.4da8    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
4cb8.4da9    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
4cb8.4daa    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
4cb8.4dab    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
4cb8.4dac    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
4cb8.4dad    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
4cb8.4dae    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
4cb8.4daf    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
4cb8.4db0    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
4cb8.4db1    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
4cb8.4db2    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
4cb8.4db3    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
4cb8.4db4    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
4cb8.4db5    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
4cb8.4db6    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
4cb8.4db7    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
4cb8.4db8    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
4cb8.4db9    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
4cb8.4dba    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
4cb8.4dbb    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
4cb8.4dbc    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
4cb8.4dbd    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
4cb8.4dbe    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
4cb8.4dbf    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
4cb8.4dc0    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
4cb8.4dc1    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
4cb8.4dc2    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
4cb8.4dc3    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
4cb8.4dc4    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
4cb8.4dc5    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
4cb8.4dc6    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
4cb8.4dc7    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
4cb8.4dc8    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
4dca.4dcb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
4dca.4dcc    R..D    [f000:287e]   IO: outb 00ec <= 74
4dca.4dcd    R..D    [f000:287e]   IO: outb 00ea <= 74
4dca.4dce    RH..    [f000:287e]   IO: outb 0cff <= 89
4dca.4dcf    R..D    [f000:287e]   IO: outb 00ed <= 89
4dca.4dd0    R..D    [f000:287e]   IO: outb 00eb <= 89
4dd1.4dd2    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
4dd3.4dd4    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
4dd3.4dd5    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
4dd3.4dd6    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
4dd3.4dd7    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
4dd3.4dd8    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
4dd3.4dd9    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
4dd3.4dda    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
4dd3.4ddb    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
4dd3.4ddc    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
4dd3.4ddd    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
4dd3.4dde    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
4dd3.4ddf    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
4dd3.4de0    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
4dd3.4de1    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
4dd3.4de2    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
4dd3.4de3    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
4dd3.4de4    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
4dd3.4de5    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
4dd3.4de6    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
4dd3.4de7    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
4dd3.4de8    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
4dd3.4de9    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
4dd3.4dea    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
4dd3.4deb    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
4dd3.4dec    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
4dd3.4ded    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
4dd3.4dee    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
4dd3.4def    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
4dd3.4df0    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
4dd3.4df1    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
4dd3.4df2    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
4dd3.4df3    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
4dd3.4df4    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
4dd3.4df5    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
4dd3.4df6    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
4dd3.4df7    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
4dd3.4df8    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
4dd3.4df9    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
4dd3.4dfa    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
4dd3.4dfb    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
4dd3.4dfc    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
4dd3.4dfd    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
4dd3.4dfe    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
4dd3.4dff    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
4dd3.4e00    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
4dd3.4e01    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
4dd3.4e02    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
4dd3.4e03    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
4dd3.4e04    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
4dd3.4e05    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
4dd3.4e06    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
4dd3.4e07    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
4dd3.4e08    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
4dd3.4e09    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
4dd3.4e0a    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
4dd3.4e0b    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
4dd3.4e0c    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
4dd3.4e0d    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
4dd3.4e0e    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
4dd3.4e0f    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
4dd3.4e10    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
4dd3.4e11    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
4dd3.4e12    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
4dd3.4e13    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
4dd3.4e14    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
4dd3.4e15    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
4dd3.4e16    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
4dd3.4e17    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
4dd3.4e18    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
4dd3.4e19    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
4dd3.4e1a    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
4dd3.4e1b    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
4dd3.4e1c    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
4dd3.4e1d    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
4dd3.4e1e    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
4dd3.4e1f    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
4dd3.4e20    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
4dd3.4e21    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
4dd3.4e22    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
4dd3.4e23    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
4dd3.4e24    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
4dd3.4e25    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
4dd3.4e26    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
4dd3.4e27    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
4dd3.4e28    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
4dd3.4e29    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
4dd3.4e2a    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
4dd3.4e2b    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
4dd3.4e2c    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
4dd3.4e2d    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
4dd3.4e2e    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
4dd3.4e2f    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
4dd3.4e30    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
4dd3.4e31    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
4dd3.4e32    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
4dd3.4e33    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
4dd3.4e34    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
4dd3.4e35    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
4dd3.4e36    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
4dd3.4e37    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
4dd3.4e38    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
4dd3.4e39    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
4dd3.4e3a    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
4dd3.4e3b    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
4dd3.4e3c    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
4dd3.4e3d    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
4dd3.4e3e    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
4dd3.4e3f    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
4dd3.4e40    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
4dd3.4e41    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
4dd3.4e42    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
4dd3.4e43    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
4dd3.4e44    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
4dd3.4e45    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
4dd3.4e46    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
4dd3.4e47    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
4dd3.4e48    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
4dd3.4e49    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
4dd3.4e4a    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
4dd3.4e4b    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
4dd3.4e4c    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
4dd3.4e4d    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
4dd3.4e4e    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
4dd3.4e4f    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
4dd3.4e50    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
4dd3.4e51    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
4dd3.4e52    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
4dd3.4e53    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
4dd3.4e54    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
4dd3.4e55    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
4dd3.4e56    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
4dd3.4e57    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
4dd3.4e58    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
4dd3.4e59    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
4dd3.4e5a    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
4dd3.4e5b    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
4dd3.4e5c    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
4dd3.4e5d    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
4dd3.4e5e    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
4dd3.4e5f    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
4dd3.4e60    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
4dd3.4e61    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
4dd3.4e62    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
4dd3.4e63    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
4dd3.4e64    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
4dd3.4e65    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
4dd3.4e66    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
4dd3.4e67    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
4dd3.4e68    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
4dd3.4e69    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
4dd3.4e6a    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
4dd3.4e6b    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
4dd3.4e6c    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
4dd3.4e6d    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
4dd3.4e6e    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
4dd3.4e6f    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
4dd3.4e70    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
4dd3.4e71    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
4dd3.4e72    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
4dd3.4e73    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
4dd3.4e74    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
4dd3.4e75    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
4dd3.4e76    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
4dd3.4e77    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
4dd3.4e78    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
4dd3.4e79    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
4dd3.4e7a    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
4dd3.4e7b    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
4dd3.4e7c    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
4dd3.4e7d    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
4dd3.4e7e    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
4dd3.4e7f    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
4dd3.4e80    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
4dd3.4e81    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
4dd3.4e82    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
4dd3.4e83    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
4dd3.4e84    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
4dd3.4e85    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
4dd3.4e86    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
4dd3.4e87    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
4dd3.4e88    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
4dd3.4e89    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
4dd3.4e8a    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
4dd3.4e8b    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
4dd3.4e8c    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
4dd3.4e8d    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
4dd3.4e8e    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
4dd3.4e8f    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
4dd3.4e90    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
4dd3.4e91    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
4dd3.4e92    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
4dd3.4e93    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
4dd3.4e94    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
4dd3.4e95    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
4dd3.4e96    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
4dd3.4e97    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
4dd3.4e98    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
4dd3.4e99    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
4dd3.4e9a    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
4dd3.4e9b    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
4dd3.4e9c    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
4dd3.4e9d    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
4dd3.4e9e    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
4dd3.4e9f    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
4dd3.4ea0    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
4dd3.4ea1    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
4dd3.4ea2    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
4dd3.4ea3    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
4dd3.4ea4    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
4dd3.4ea5    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
4dd3.4ea6    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
4dd3.4ea7    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
4dd3.4ea8    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
4dd3.4ea9    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
4dd3.4eaa    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
4dd3.4eab    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
4dd3.4eac    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
4dd3.4ead    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
4dd3.4eae    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
4dd3.4eaf    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
4dd3.4eb0    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
4dd3.4eb1    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
4dd3.4eb2    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
4dd3.4eb3    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
4dd3.4eb4    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
4dd3.4eb5    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
4dd3.4eb6    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
4dd3.4eb7    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
4dd3.4eb8    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
4dd3.4eb9    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
4dd3.4eba    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
4dd3.4ebb    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
4dd3.4ebc    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
4dd3.4ebd    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
4dd3.4ebe    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
4dd3.4ebf    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
4dd3.4ec0    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
4dd3.4ec1    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
4dd3.4ec2    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
4dd3.4ec3    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
4dd3.4ec4    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
4dd3.4ec5    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
4dd3.4ec6    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
4dd3.4ec7    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
4dd3.4ec8    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
4dd3.4ec9    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
4dd3.4eca    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
4dd3.4ecb    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
4dd3.4ecc    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
4dd3.4ecd    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
4dd3.4ece    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
4dd3.4ecf    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
4dd3.4ed0    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
4dd3.4ed1    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
4dd3.4ed2    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
4dd3.4ed3    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
4ed4.4ed5    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
4ed6.4ed7    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
4ed6.4ed8    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
4ed6.4ed9    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
4ed6.4eda    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
4ed6.4edb    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
4ed6.4edc    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
4ed6.4edd    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
4ed6.4ede    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
4ed6.4edf    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
4ed6.4ee0    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
4ed6.4ee1    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
4ed6.4ee2    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
4ed6.4ee3    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
4ed6.4ee4    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
4ed6.4ee5    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
4ed6.4ee6    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
4ed6.4ee7    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
4ed6.4ee8    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
4ed6.4ee9    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
4ed6.4eea    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
4ed6.4eeb    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
4ed6.4eec    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
4ed6.4eed    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
4ed6.4eee    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
4ed6.4eef    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
4ed6.4ef0    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
4ed6.4ef1    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
4ed6.4ef2    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
4ed6.4ef3    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
4ed6.4ef4    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
4ed6.4ef5    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
4ed6.4ef6    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
4ed6.4ef7    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
4ed6.4ef8    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
4ed6.4ef9    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
4ed6.4efa    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
4ed6.4efb    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
4ed6.4efc    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
4ed6.4efd    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
4ed6.4efe    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
4ed6.4eff    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
4ed6.4f00    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
4ed6.4f01    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
4ed6.4f02    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
4ed6.4f03    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
4ed6.4f04    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
4ed6.4f05    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
4ed6.4f06    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
4ed6.4f07    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
4ed6.4f08    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
4ed6.4f09    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
4ed6.4f0a    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
4ed6.4f0b    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
4ed6.4f0c    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
4ed6.4f0d    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
4ed6.4f0e    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
4ed6.4f0f    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
4ed6.4f10    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
4ed6.4f11    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
4ed6.4f12    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
4ed6.4f13    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
4ed6.4f14    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
4ed6.4f15    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
4ed6.4f16    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
4ed6.4f17    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
4ed6.4f18    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
4ed6.4f19    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
4ed6.4f1a    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
4ed6.4f1b    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
4ed6.4f1c    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
4ed6.4f1d    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
4ed6.4f1e    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
4ed6.4f1f    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
4ed6.4f20    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
4ed6.4f21    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
4ed6.4f22    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
4ed6.4f23    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
4ed6.4f24    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
4ed6.4f25    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
4ed6.4f26    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
4ed6.4f27    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
4ed6.4f28    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
4ed6.4f29    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
4ed6.4f2a    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
4ed6.4f2b    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
4ed6.4f2c    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
4ed6.4f2d    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
4ed6.4f2e    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
4ed6.4f2f    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
4ed6.4f30    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
4ed6.4f31    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
4ed6.4f32    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
4ed6.4f33    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
4ed6.4f34    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
4ed6.4f35    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
4ed6.4f36    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
4ed6.4f37    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
4ed6.4f38    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
4ed6.4f39    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
4ed6.4f3a    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
4ed6.4f3b    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
4ed6.4f3c    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
4ed6.4f3d    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
4ed6.4f3e    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
4ed6.4f3f    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
4ed6.4f40    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
4ed6.4f41    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
4ed6.4f42    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
4ed6.4f43    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
4ed6.4f44    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
4ed6.4f45    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
4ed6.4f46    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
4ed6.4f47    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
4ed6.4f48    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
4ed6.4f49    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
4ed6.4f4a    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
4ed6.4f4b    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
4ed6.4f4c    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
4ed6.4f4d    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
4ed6.4f4e    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
4ed6.4f4f    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
4ed6.4f50    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
4ed6.4f51    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
4ed6.4f52    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
4ed6.4f53    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
4ed6.4f54    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
4ed6.4f55    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
4ed6.4f56    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
4ed6.4f57    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
4ed6.4f58    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
4ed6.4f59    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
4ed6.4f5a    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
4ed6.4f5b    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
4ed6.4f5c    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
4ed6.4f5d    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
4ed6.4f5e    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
4ed6.4f5f    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
4ed6.4f60    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
4ed6.4f61    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
4ed6.4f62    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
4ed6.4f63    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
4ed6.4f64    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
4ed6.4f65    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
4ed6.4f66    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
4ed6.4f67    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
4ed6.4f68    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
4ed6.4f69    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
4ed6.4f6a    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
4ed6.4f6b    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
4ed6.4f6c    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
4ed6.4f6d    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
4ed6.4f6e    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
4ed6.4f6f    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
4ed6.4f70    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
4ed6.4f71    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
4ed6.4f72    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
4ed6.4f73    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
4ed6.4f74    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
4ed6.4f75    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
4ed6.4f76    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
4ed6.4f77    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
4ed6.4f78    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
4ed6.4f79    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
4ed6.4f7a    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
4ed6.4f7b    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
4ed6.4f7c    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
4ed6.4f7d    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
4ed6.4f7e    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
4ed6.4f7f    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
4ed6.4f80    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
4ed6.4f81    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
4ed6.4f82    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
4ed6.4f83    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
4ed6.4f84    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
4ed6.4f85    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
4ed6.4f86    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
4ed6.4f87    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
4ed6.4f88    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
4ed6.4f89    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
4ed6.4f8a    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
4ed6.4f8b    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
4ed6.4f8c    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
4ed6.4f8d    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
4ed6.4f8e    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
4ed6.4f8f    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
4ed6.4f90    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
4ed6.4f91    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
4ed6.4f92    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
4ed6.4f93    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
4ed6.4f94    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
4ed6.4f95    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
4ed6.4f96    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
4ed6.4f97    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
4ed6.4f98    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
4ed6.4f99    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
4ed6.4f9a    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
4ed6.4f9b    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
4ed6.4f9c    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
4ed6.4f9d    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
4ed6.4f9e    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
4ed6.4f9f    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
4ed6.4fa0    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
4ed6.4fa1    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
4ed6.4fa2    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
4ed6.4fa3    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
4ed6.4fa4    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
4ed6.4fa5    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
4ed6.4fa6    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
4ed6.4fa7    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
4ed6.4fa8    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
4ed6.4fa9    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
4ed6.4faa    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
4ed6.4fab    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
4ed6.4fac    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
4ed6.4fad    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
4ed6.4fae    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
4ed6.4faf    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
4ed6.4fb0    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
4ed6.4fb1    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
4ed6.4fb2    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
4ed6.4fb3    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
4ed6.4fb4    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
4ed6.4fb5    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
4ed6.4fb6    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
4ed6.4fb7    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
4ed6.4fb8    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
4ed6.4fb9    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
4ed6.4fba    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
4ed6.4fbb    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
4ed6.4fbc    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
4ed6.4fbd    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
4ed6.4fbe    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
4ed6.4fbf    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
4ed6.4fc0    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
4ed6.4fc1    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
4ed6.4fc2    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
4ed6.4fc3    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
4ed6.4fc4    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
4ed6.4fc5    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
4ed6.4fc6    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
4ed6.4fc7    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
4ed6.4fc8    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
4ed6.4fc9    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
4ed6.4fca    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
4ed6.4fcb    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
4ed6.4fcc    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
4ed6.4fcd    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
4ed6.4fce    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
4ed6.4fcf    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
4ed6.4fd0    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
4ed6.4fd1    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
4ed6.4fd2    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
4ed6.4fd3    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
4ed6.4fd4    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
4ed6.4fd5    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
4ed6.4fd6    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
4ed6.4fd7    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
4ed6.4fd8    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
4ed6.4fd9    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
4ed6.4fda    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
4ed6.4fdb    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
4ed6.4fdc    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
4ed6.4fdd    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
4ed6.4fde    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
4ed6.4fdf    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
4ed6.4fe0    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
4ed6.4fe1    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
4ed6.4fe2    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
4ed6.4fe3    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
4ed6.4fe4    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
4ed6.4fe5    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
4ed6.4fe6    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
4fe8.4fe9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
4fe8.4fea    R..D    [f000:287e]   IO: outb 00ec <= 74
4fe8.4feb    R..D    [f000:287e]   IO: outb 00ea <= 74
4fe8.4fec    RH..    [f000:287e]   IO: outb 0cff <= 8a
4fe8.4fed    R..D    [f000:287e]   IO: outb 00ed <= 8a
4fe8.4fee    R..D    [f000:287e]   IO: outb 00eb <= 8a
4fef.4ff0    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
4ff1.4ff2    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
4ff1.4ff3    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
4ff1.4ff4    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
4ff1.4ff5    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
4ff1.4ff6    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
4ff1.4ff7    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
4ff1.4ff8    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
4ff1.4ff9    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
4ff1.4ffa    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
4ff1.4ffb    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
4ff1.4ffc    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
4ff1.4ffd    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
4ff1.4ffe    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
4ff1.4fff    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
4ff1.5000    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
4ff1.5001    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
4ff1.5002    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
4ff1.5003    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
4ff1.5004    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
4ff1.5005    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
4ff1.5006    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
4ff1.5007    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
4ff1.5008    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
4ff1.5009    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
4ff1.500a    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
4ff1.500b    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
4ff1.500c    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
4ff1.500d    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
4ff1.500e    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
4ff1.500f    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
4ff1.5010    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
4ff1.5011    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
4ff1.5012    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
4ff1.5013    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
4ff1.5014    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
4ff1.5015    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
4ff1.5016    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
4ff1.5017    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
4ff1.5018    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
4ff1.5019    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
4ff1.501a    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
4ff1.501b    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
4ff1.501c    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
4ff1.501d    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
4ff1.501e    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
4ff1.501f    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
4ff1.5020    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
4ff1.5021    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
4ff1.5022    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
4ff1.5023    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
4ff1.5024    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
4ff1.5025    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
4ff1.5026    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
4ff1.5027    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
4ff1.5028    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
4ff1.5029    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
4ff1.502a    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
4ff1.502b    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
4ff1.502c    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
4ff1.502d    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
4ff1.502e    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
4ff1.502f    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
4ff1.5030    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
4ff1.5031    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
4ff1.5032    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
4ff1.5033    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
4ff1.5034    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
4ff1.5035    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
4ff1.5036    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
4ff1.5037    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
4ff1.5038    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
4ff1.5039    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
4ff1.503a    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
4ff1.503b    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
4ff1.503c    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
4ff1.503d    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
4ff1.503e    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
4ff1.503f    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
4ff1.5040    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
4ff1.5041    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
4ff1.5042    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
4ff1.5043    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
4ff1.5044    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
4ff1.5045    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
4ff1.5046    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
4ff1.5047    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
4ff1.5048    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
4ff1.5049    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
4ff1.504a    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
4ff1.504b    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
4ff1.504c    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
4ff1.504d    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
4ff1.504e    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
4ff1.504f    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
4ff1.5050    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
4ff1.5051    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
4ff1.5052    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
4ff1.5053    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
4ff1.5054    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
4ff1.5055    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
4ff1.5056    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
4ff1.5057    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
4ff1.5058    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
4ff1.5059    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
4ff1.505a    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
4ff1.505b    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
4ff1.505c    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
4ff1.505d    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
4ff1.505e    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
4ff1.505f    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
4ff1.5060    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
4ff1.5061    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
4ff1.5062    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
4ff1.5063    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
4ff1.5064    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
4ff1.5065    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
4ff1.5066    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
4ff1.5067    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
4ff1.5068    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
4ff1.5069    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
4ff1.506a    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
4ff1.506b    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
4ff1.506c    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
4ff1.506d    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
4ff1.506e    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
4ff1.506f    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
4ff1.5070    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
4ff1.5071    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
4ff1.5072    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
4ff1.5073    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
4ff1.5074    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
4ff1.5075    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
4ff1.5076    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
4ff1.5077    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
4ff1.5078    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
4ff1.5079    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
4ff1.507a    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
4ff1.507b    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
4ff1.507c    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
4ff1.507d    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
4ff1.507e    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
4ff1.507f    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
4ff1.5080    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
4ff1.5081    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
4ff1.5082    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
4ff1.5083    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
4ff1.5084    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
4ff1.5085    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
4ff1.5086    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
4ff1.5087    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
4ff1.5088    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
4ff1.5089    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
4ff1.508a    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
4ff1.508b    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
4ff1.508c    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
4ff1.508d    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
4ff1.508e    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
4ff1.508f    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
4ff1.5090    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
4ff1.5091    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
4ff1.5092    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
4ff1.5093    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
4ff1.5094    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
4ff1.5095    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
4ff1.5096    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
4ff1.5097    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
4ff1.5098    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
4ff1.5099    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
4ff1.509a    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
4ff1.509b    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
4ff1.509c    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
4ff1.509d    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
4ff1.509e    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
4ff1.509f    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
4ff1.50a0    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
4ff1.50a1    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
4ff1.50a2    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
4ff1.50a3    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
4ff1.50a4    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
4ff1.50a5    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
4ff1.50a6    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
4ff1.50a7    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
4ff1.50a8    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
4ff1.50a9    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
4ff1.50aa    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
4ff1.50ab    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
4ff1.50ac    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
4ff1.50ad    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
4ff1.50ae    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
4ff1.50af    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
4ff1.50b0    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
4ff1.50b1    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
4ff1.50b2    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
4ff1.50b3    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
4ff1.50b4    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
4ff1.50b5    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
4ff1.50b6    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
4ff1.50b7    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
4ff1.50b8    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
4ff1.50b9    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
4ff1.50ba    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
4ff1.50bb    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
4ff1.50bc    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
4ff1.50bd    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
4ff1.50be    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
4ff1.50bf    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
4ff1.50c0    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
4ff1.50c1    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
4ff1.50c2    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
4ff1.50c3    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
4ff1.50c4    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
4ff1.50c5    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
4ff1.50c6    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
4ff1.50c7    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
4ff1.50c8    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
4ff1.50c9    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
4ff1.50ca    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
4ff1.50cb    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
4ff1.50cc    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
4ff1.50cd    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
4ff1.50ce    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
4ff1.50cf    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
4ff1.50d0    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
4ff1.50d1    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
4ff1.50d2    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
4ff1.50d3    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
4ff1.50d4    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
4ff1.50d5    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
4ff1.50d6    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
4ff1.50d7    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
4ff1.50d8    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
4ff1.50d9    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
4ff1.50da    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
4ff1.50db    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
4ff1.50dc    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
4ff1.50dd    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
4ff1.50de    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
4ff1.50df    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
4ff1.50e0    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
4ff1.50e1    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
4ff1.50e2    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
4ff1.50e3    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
4ff1.50e4    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
4ff1.50e5    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
4ff1.50e6    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
4ff1.50e7    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
4ff1.50e8    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
4ff1.50e9    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
4ff1.50ea    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
4ff1.50eb    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
4ff1.50ec    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
4ff1.50ed    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
4ff1.50ee    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
4ff1.50ef    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
4ff1.50f0    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
4ff1.50f1    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
50f2.50f3    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
50f4.50f5    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
50f4.50f6    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
50f4.50f7    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
50f4.50f8    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
50f4.50f9    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
50f4.50fa    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
50f4.50fb    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
50f4.50fc    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
50f4.50fd    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
50f4.50fe    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
50f4.50ff    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
50f4.5100    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
50f4.5101    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
50f4.5102    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
50f4.5103    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
50f4.5104    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
50f4.5105    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
50f4.5106    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
50f4.5107    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
50f4.5108    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
50f4.5109    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
50f4.510a    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
50f4.510b    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
50f4.510c    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
50f4.510d    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
50f4.510e    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
50f4.510f    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
50f4.5110    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
50f4.5111    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
50f4.5112    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
50f4.5113    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
50f4.5114    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
50f4.5115    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
50f4.5116    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
50f4.5117    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
50f4.5118    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
50f4.5119    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
50f4.511a    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
50f4.511b    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
50f4.511c    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
50f4.511d    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
50f4.511e    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
50f4.511f    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
50f4.5120    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
50f4.5121    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
50f4.5122    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
50f4.5123    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
50f4.5124    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
50f4.5125    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
50f4.5126    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
50f4.5127    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
50f4.5128    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
50f4.5129    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
50f4.512a    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
50f4.512b    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
50f4.512c    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
50f4.512d    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
50f4.512e    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
50f4.512f    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
50f4.5130    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
50f4.5131    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
50f4.5132    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
50f4.5133    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
50f4.5134    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
50f4.5135    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
50f4.5136    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
50f4.5137    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
50f4.5138    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
50f4.5139    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
50f4.513a    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
50f4.513b    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
50f4.513c    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
50f4.513d    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
50f4.513e    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
50f4.513f    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
50f4.5140    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
50f4.5141    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
50f4.5142    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
50f4.5143    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
50f4.5144    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
50f4.5145    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
50f4.5146    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
50f4.5147    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
50f4.5148    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
50f4.5149    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
50f4.514a    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
50f4.514b    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
50f4.514c    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
50f4.514d    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
50f4.514e    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
50f4.514f    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
50f4.5150    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
50f4.5151    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
50f4.5152    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
50f4.5153    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
50f4.5154    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
50f4.5155    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
50f4.5156    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
50f4.5157    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
50f4.5158    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
50f4.5159    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
50f4.515a    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
50f4.515b    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
50f4.515c    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
50f4.515d    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
50f4.515e    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
50f4.515f    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
50f4.5160    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
50f4.5161    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
50f4.5162    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
50f4.5163    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
50f4.5164    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
50f4.5165    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
50f4.5166    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
50f4.5167    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
50f4.5168    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
50f4.5169    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
50f4.516a    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
50f4.516b    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
50f4.516c    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
50f4.516d    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
50f4.516e    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
50f4.516f    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
50f4.5170    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
50f4.5171    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
50f4.5172    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
50f4.5173    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
50f4.5174    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
50f4.5175    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
50f4.5176    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
50f4.5177    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
50f4.5178    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
50f4.5179    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
50f4.517a    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
50f4.517b    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
50f4.517c    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
50f4.517d    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
50f4.517e    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
50f4.517f    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
50f4.5180    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
50f4.5181    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
50f4.5182    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
50f4.5183    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
50f4.5184    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
50f4.5185    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
50f4.5186    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
50f4.5187    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
50f4.5188    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
50f4.5189    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
50f4.518a    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
50f4.518b    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
50f4.518c    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
50f4.518d    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
50f4.518e    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
50f4.518f    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
50f4.5190    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
50f4.5191    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
50f4.5192    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
50f4.5193    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
50f4.5194    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
50f4.5195    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
50f4.5196    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
50f4.5197    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
50f4.5198    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
50f4.5199    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
50f4.519a    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
50f4.519b    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
50f4.519c    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
50f4.519d    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
50f4.519e    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
50f4.519f    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
50f4.51a0    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
50f4.51a1    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
50f4.51a2    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
50f4.51a3    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
50f4.51a4    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
50f4.51a5    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
50f4.51a6    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
50f4.51a7    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
50f4.51a8    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
50f4.51a9    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
50f4.51aa    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
50f4.51ab    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
50f4.51ac    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
50f4.51ad    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
50f4.51ae    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
50f4.51af    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
50f4.51b0    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
50f4.51b1    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
50f4.51b2    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
50f4.51b3    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
50f4.51b4    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
50f4.51b5    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
50f4.51b6    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
50f4.51b7    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
50f4.51b8    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
50f4.51b9    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
50f4.51ba    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
50f4.51bb    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
50f4.51bc    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
50f4.51bd    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
50f4.51be    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
50f4.51bf    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
50f4.51c0    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
50f4.51c1    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
50f4.51c2    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
50f4.51c3    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
50f4.51c4    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
50f4.51c5    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
50f4.51c6    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
50f4.51c7    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
50f4.51c8    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
50f4.51c9    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
50f4.51ca    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
50f4.51cb    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
50f4.51cc    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
50f4.51cd    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
50f4.51ce    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
50f4.51cf    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
50f4.51d0    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
50f4.51d1    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
50f4.51d2    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
50f4.51d3    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
50f4.51d4    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
50f4.51d5    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
50f4.51d6    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
50f4.51d7    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
50f4.51d8    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
50f4.51d9    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
50f4.51da    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
50f4.51db    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
50f4.51dc    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
50f4.51dd    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
50f4.51de    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
50f4.51df    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
50f4.51e0    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
50f4.51e1    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
50f4.51e2    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
50f4.51e3    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
50f4.51e4    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
50f4.51e5    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
50f4.51e6    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
50f4.51e7    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
50f4.51e8    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
50f4.51e9    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
50f4.51ea    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
50f4.51eb    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
50f4.51ec    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
50f4.51ed    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
50f4.51ee    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
50f4.51ef    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
50f4.51f0    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
50f4.51f1    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
50f4.51f2    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
50f4.51f3    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
50f4.51f4    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
50f4.51f5    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
50f4.51f6    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
50f4.51f7    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
50f4.51f8    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
50f4.51f9    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
50f4.51fa    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
50f4.51fb    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
50f4.51fc    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
50f4.51fd    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
50f4.51fe    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
50f4.51ff    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
50f4.5200    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
50f4.5201    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
50f4.5202    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
50f4.5203    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
50f4.5204    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
5206.5207    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
5206.5208    R..D    [f000:287e]   IO: outb 00ec <= 74
5206.5209    R..D    [f000:287e]   IO: outb 00ea <= 74
5206.520a    RH..    [f000:287e]   IO: outb 0cff <= 8b
5206.520b    R..D    [f000:287e]   IO: outb 00ed <= 8b
5206.520c    R..D    [f000:287e]   IO: outb 00eb <= 8b
520d.520e    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
520f.5210    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
520f.5211    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
520f.5212    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
520f.5213    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
520f.5214    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
520f.5215    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
520f.5216    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
520f.5217    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
520f.5218    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
520f.5219    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
520f.521a    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
520f.521b    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
520f.521c    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
520f.521d    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
520f.521e    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
520f.521f    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
520f.5220    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
520f.5221    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
520f.5222    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
520f.5223    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
520f.5224    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
520f.5225    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
520f.5226    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
520f.5227    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
520f.5228    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
520f.5229    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
520f.522a    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
520f.522b    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
520f.522c    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
520f.522d    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
520f.522e    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
520f.522f    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
520f.5230    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
520f.5231    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
520f.5232    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
520f.5233    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
520f.5234    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
520f.5235    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
520f.5236    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
520f.5237    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
520f.5238    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
520f.5239    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
520f.523a    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
520f.523b    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
520f.523c    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
520f.523d    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
520f.523e    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
520f.523f    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
520f.5240    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
520f.5241    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
520f.5242    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
520f.5243    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
520f.5244    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
520f.5245    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
520f.5246    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
520f.5247    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
520f.5248    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
520f.5249    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
520f.524a    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
520f.524b    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
520f.524c    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
520f.524d    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
520f.524e    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
520f.524f    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
520f.5250    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
520f.5251    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
520f.5252    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
520f.5253    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
520f.5254    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
520f.5255    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
520f.5256    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
520f.5257    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
520f.5258    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
520f.5259    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
520f.525a    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
520f.525b    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
520f.525c    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
520f.525d    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
520f.525e    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
520f.525f    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
520f.5260    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
520f.5261    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
520f.5262    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
520f.5263    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
520f.5264    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
520f.5265    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
520f.5266    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
520f.5267    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
520f.5268    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
520f.5269    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
520f.526a    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
520f.526b    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
520f.526c    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
520f.526d    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
520f.526e    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
520f.526f    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
520f.5270    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
520f.5271    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
520f.5272    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
520f.5273    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
520f.5274    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
520f.5275    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
520f.5276    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
520f.5277    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
520f.5278    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
520f.5279    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
520f.527a    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
520f.527b    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
520f.527c    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
520f.527d    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
520f.527e    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
520f.527f    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
520f.5280    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
520f.5281    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
520f.5282    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
520f.5283    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
520f.5284    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
520f.5285    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
520f.5286    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
520f.5287    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
520f.5288    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
520f.5289    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
520f.528a    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
520f.528b    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
520f.528c    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
520f.528d    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
520f.528e    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
520f.528f    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
520f.5290    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
520f.5291    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
520f.5292    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
520f.5293    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
520f.5294    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
520f.5295    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
520f.5296    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
520f.5297    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
520f.5298    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
520f.5299    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
520f.529a    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
520f.529b    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
520f.529c    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
520f.529d    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
520f.529e    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
520f.529f    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
520f.52a0    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
520f.52a1    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
520f.52a2    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
520f.52a3    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
520f.52a4    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
520f.52a5    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
520f.52a6    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
520f.52a7    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
520f.52a8    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
520f.52a9    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
520f.52aa    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
520f.52ab    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
520f.52ac    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
520f.52ad    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
520f.52ae    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
520f.52af    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
520f.52b0    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
520f.52b1    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
520f.52b2    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
520f.52b3    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
520f.52b4    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
520f.52b5    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
520f.52b6    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
520f.52b7    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
520f.52b8    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
520f.52b9    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
520f.52ba    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
520f.52bb    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
520f.52bc    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
520f.52bd    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
520f.52be    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
520f.52bf    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
520f.52c0    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
520f.52c1    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
520f.52c2    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
520f.52c3    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
520f.52c4    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
520f.52c5    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
520f.52c6    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
520f.52c7    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
520f.52c8    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
520f.52c9    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
520f.52ca    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
520f.52cb    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
520f.52cc    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
520f.52cd    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
520f.52ce    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
520f.52cf    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
520f.52d0    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
520f.52d1    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
520f.52d2    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
520f.52d3    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
520f.52d4    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
520f.52d5    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
520f.52d6    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
520f.52d7    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
520f.52d8    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
520f.52d9    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
520f.52da    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
520f.52db    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
520f.52dc    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
520f.52dd    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
520f.52de    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
520f.52df    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
520f.52e0    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
520f.52e1    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
520f.52e2    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
520f.52e3    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
520f.52e4    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
520f.52e5    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
520f.52e6    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
520f.52e7    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
520f.52e8    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
520f.52e9    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
520f.52ea    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
520f.52eb    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
520f.52ec    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
520f.52ed    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
520f.52ee    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
520f.52ef    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
520f.52f0    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
520f.52f1    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
520f.52f2    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
520f.52f3    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
520f.52f4    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
520f.52f5    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
520f.52f6    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
520f.52f7    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
520f.52f8    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
520f.52f9    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
520f.52fa    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
520f.52fb    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
520f.52fc    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
520f.52fd    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
520f.52fe    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
520f.52ff    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
520f.5300    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
520f.5301    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
520f.5302    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
520f.5303    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
520f.5304    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
520f.5305    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
520f.5306    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
520f.5307    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
520f.5308    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
520f.5309    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
520f.530a    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
520f.530b    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
520f.530c    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
520f.530d    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
520f.530e    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
520f.530f    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
5310.5311    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
5312.5313    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
5312.5314    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
5312.5315    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
5312.5316    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
5312.5317    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
5312.5318    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
5312.5319    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
5312.531a    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
5312.531b    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
5312.531c    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
5312.531d    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
5312.531e    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
5312.531f    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
5312.5320    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
5312.5321    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
5312.5322    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
5312.5323    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
5312.5324    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
5312.5325    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
5312.5326    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
5312.5327    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
5312.5328    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
5312.5329    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
5312.532a    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
5312.532b    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
5312.532c    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
5312.532d    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
5312.532e    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
5312.532f    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
5312.5330    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
5312.5331    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
5312.5332    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
5312.5333    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
5312.5334    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
5312.5335    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
5312.5336    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
5312.5337    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
5312.5338    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
5312.5339    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
5312.533a    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
5312.533b    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
5312.533c    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
5312.533d    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
5312.533e    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
5312.533f    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
5312.5340    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
5312.5341    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
5312.5342    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
5312.5343    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
5312.5344    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
5312.5345    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
5312.5346    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
5312.5347    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
5312.5348    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
5312.5349    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
5312.534a    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
5312.534b    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
5312.534c    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
5312.534d    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
5312.534e    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
5312.534f    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
5312.5350    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
5312.5351    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
5312.5352    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
5312.5353    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
5312.5354    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
5312.5355    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
5312.5356    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
5312.5357    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
5312.5358    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
5312.5359    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
5312.535a    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
5312.535b    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
5312.535c    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
5312.535d    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
5312.535e    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
5312.535f    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
5312.5360    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
5312.5361    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
5312.5362    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
5312.5363    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
5312.5364    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
5312.5365    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
5312.5366    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
5312.5367    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
5312.5368    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
5312.5369    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
5312.536a    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
5312.536b    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
5312.536c    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
5312.536d    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
5312.536e    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
5312.536f    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
5312.5370    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
5312.5371    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
5312.5372    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
5312.5373    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
5312.5374    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
5312.5375    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
5312.5376    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
5312.5377    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
5312.5378    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
5312.5379    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
5312.537a    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
5312.537b    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
5312.537c    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
5312.537d    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
5312.537e    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
5312.537f    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
5312.5380    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
5312.5381    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
5312.5382    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
5312.5383    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
5312.5384    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
5312.5385    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
5312.5386    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
5312.5387    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
5312.5388    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
5312.5389    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
5312.538a    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
5312.538b    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
5312.538c    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
5312.538d    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
5312.538e    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
5312.538f    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
5312.5390    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
5312.5391    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
5312.5392    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
5312.5393    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
5312.5394    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
5312.5395    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
5312.5396    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
5312.5397    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
5312.5398    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
5312.5399    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
5312.539a    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
5312.539b    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
5312.539c    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
5312.539d    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
5312.539e    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
5312.539f    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
5312.53a0    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
5312.53a1    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
5312.53a2    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
5312.53a3    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
5312.53a4    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
5312.53a5    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
5312.53a6    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
5312.53a7    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
5312.53a8    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
5312.53a9    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
5312.53aa    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
5312.53ab    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
5312.53ac    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
5312.53ad    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
5312.53ae    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
5312.53af    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
5312.53b0    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
5312.53b1    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
5312.53b2    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
5312.53b3    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
5312.53b4    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
5312.53b5    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
5312.53b6    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
5312.53b7    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
5312.53b8    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
5312.53b9    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
5312.53ba    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
5312.53bb    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
5312.53bc    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
5312.53bd    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
5312.53be    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
5312.53bf    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
5312.53c0    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
5312.53c1    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
5312.53c2    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
5312.53c3    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
5312.53c4    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
5312.53c5    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
5312.53c6    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
5312.53c7    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
5312.53c8    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
5312.53c9    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
5312.53ca    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
5312.53cb    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
5312.53cc    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
5312.53cd    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
5312.53ce    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
5312.53cf    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
5312.53d0    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
5312.53d1    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
5312.53d2    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
5312.53d3    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
5312.53d4    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
5312.53d5    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
5312.53d6    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
5312.53d7    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
5312.53d8    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
5312.53d9    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
5312.53da    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
5312.53db    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
5312.53dc    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
5312.53dd    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
5312.53de    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
5312.53df    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
5312.53e0    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
5312.53e1    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
5312.53e2    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
5312.53e3    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
5312.53e4    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
5312.53e5    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
5312.53e6    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
5312.53e7    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
5312.53e8    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
5312.53e9    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
5312.53ea    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
5312.53eb    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
5312.53ec    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
5312.53ed    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
5312.53ee    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
5312.53ef    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
5312.53f0    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
5312.53f1    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
5312.53f2    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
5312.53f3    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
5312.53f4    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
5312.53f5    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
5312.53f6    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
5312.53f7    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
5312.53f8    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
5312.53f9    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
5312.53fa    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
5312.53fb    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
5312.53fc    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
5312.53fd    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
5312.53fe    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
5312.53ff    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
5312.5400    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
5312.5401    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
5312.5402    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
5312.5403    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
5312.5404    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
5312.5405    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
5312.5406    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
5312.5407    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
5312.5408    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
5312.5409    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
5312.540a    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
5312.540b    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
5312.540c    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
5312.540d    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
5312.540e    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
5312.540f    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
5312.5410    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
5312.5411    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
5312.5412    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
5312.5413    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
5312.5414    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
5312.5415    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
5312.5416    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
5312.5417    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
5312.5418    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
5312.5419    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
5312.541a    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
5312.541b    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
5312.541c    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
5312.541d    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
5312.541e    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
5312.541f    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
5312.5420    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
5312.5421    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
5312.5422    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
5424.5425    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
5424.5426    R..D    [f000:287e]   IO: outb 00ec <= 74
5424.5427    R..D    [f000:287e]   IO: outb 00ea <= 74
5424.5428    RH..    [f000:287e]   IO: outb 0cff <= 8c
5424.5429    R..D    [f000:287e]   IO: outb 00ed <= 8c
5424.542a    R..D    [f000:287e]   IO: outb 00eb <= 8c
542b.542c    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
542d.542e    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
542d.542f    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
542d.5430    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
542d.5431    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
542d.5432    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
542d.5433    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
542d.5434    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
542d.5435    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
542d.5436    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
542d.5437    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
542d.5438    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
542d.5439    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
542d.543a    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
542d.543b    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
542d.543c    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
542d.543d    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
542d.543e    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
542d.543f    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
542d.5440    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
542d.5441    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
542d.5442    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
542d.5443    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
542d.5444    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
542d.5445    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
542d.5446    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
542d.5447    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
542d.5448    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
542d.5449    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
542d.544a    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
542d.544b    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
542d.544c    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
542d.544d    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
542d.544e    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
542d.544f    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
542d.5450    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
542d.5451    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
542d.5452    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
542d.5453    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
542d.5454    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
542d.5455    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
542d.5456    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
542d.5457    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
542d.5458    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
542d.5459    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
542d.545a    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
542d.545b    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
542d.545c    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
542d.545d    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
542d.545e    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
542d.545f    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
542d.5460    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
542d.5461    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
542d.5462    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
542d.5463    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
542d.5464    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
542d.5465    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
542d.5466    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
542d.5467    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
542d.5468    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
542d.5469    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
542d.546a    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
542d.546b    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
542d.546c    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
542d.546d    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
542d.546e    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
542d.546f    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
542d.5470    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
542d.5471    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
542d.5472    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
542d.5473    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
542d.5474    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
542d.5475    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
542d.5476    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
542d.5477    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
542d.5478    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
542d.5479    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
542d.547a    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
542d.547b    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
542d.547c    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
542d.547d    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
542d.547e    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
542d.547f    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
542d.5480    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
542d.5481    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
542d.5482    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
542d.5483    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
542d.5484    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
542d.5485    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
542d.5486    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
542d.5487    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
542d.5488    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
542d.5489    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
542d.548a    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
542d.548b    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
542d.548c    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
542d.548d    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
542d.548e    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
542d.548f    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
542d.5490    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
542d.5491    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
542d.5492    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
542d.5493    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
542d.5494    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
542d.5495    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
542d.5496    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
542d.5497    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
542d.5498    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
542d.5499    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
542d.549a    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
542d.549b    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
542d.549c    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
542d.549d    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
542d.549e    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
542d.549f    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
542d.54a0    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
542d.54a1    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
542d.54a2    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
542d.54a3    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
542d.54a4    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
542d.54a5    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
542d.54a6    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
542d.54a7    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
542d.54a8    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
542d.54a9    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
542d.54aa    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
542d.54ab    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
542d.54ac    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
542d.54ad    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
542d.54ae    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
542d.54af    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
542d.54b0    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
542d.54b1    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
542d.54b2    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
542d.54b3    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
542d.54b4    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
542d.54b5    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
542d.54b6    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
542d.54b7    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
542d.54b8    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
542d.54b9    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
542d.54ba    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
542d.54bb    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
542d.54bc    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
542d.54bd    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
542d.54be    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
542d.54bf    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
542d.54c0    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
542d.54c1    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
542d.54c2    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
542d.54c3    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
542d.54c4    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
542d.54c5    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
542d.54c6    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
542d.54c7    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
542d.54c8    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
542d.54c9    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
542d.54ca    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
542d.54cb    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
542d.54cc    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
542d.54cd    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
542d.54ce    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
542d.54cf    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
542d.54d0    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
542d.54d1    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
542d.54d2    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
542d.54d3    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
542d.54d4    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
542d.54d5    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
542d.54d6    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
542d.54d7    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
542d.54d8    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
542d.54d9    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
542d.54da    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
542d.54db    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
542d.54dc    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
542d.54dd    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
542d.54de    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
542d.54df    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
542d.54e0    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
542d.54e1    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
542d.54e2    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
542d.54e3    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
542d.54e4    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
542d.54e5    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
542d.54e6    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
542d.54e7    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
542d.54e8    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
542d.54e9    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
542d.54ea    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
542d.54eb    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
542d.54ec    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
542d.54ed    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
542d.54ee    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
542d.54ef    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
542d.54f0    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
542d.54f1    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
542d.54f2    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
542d.54f3    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
542d.54f4    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
542d.54f5    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
542d.54f6    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
542d.54f7    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
542d.54f8    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
542d.54f9    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
542d.54fa    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
542d.54fb    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
542d.54fc    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
542d.54fd    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
542d.54fe    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
542d.54ff    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
542d.5500    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
542d.5501    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
542d.5502    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
542d.5503    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
542d.5504    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
542d.5505    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
542d.5506    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
542d.5507    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
542d.5508    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
542d.5509    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
542d.550a    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
542d.550b    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
542d.550c    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
542d.550d    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
542d.550e    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
542d.550f    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
542d.5510    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
542d.5511    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
542d.5512    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
542d.5513    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
542d.5514    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
542d.5515    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
542d.5516    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
542d.5517    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
542d.5518    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
542d.5519    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
542d.551a    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
542d.551b    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
542d.551c    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
542d.551d    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
542d.551e    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
542d.551f    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
542d.5520    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
542d.5521    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
542d.5522    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
542d.5523    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
542d.5524    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
542d.5525    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
542d.5526    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
542d.5527    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
542d.5528    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
542d.5529    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
542d.552a    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
542d.552b    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
542d.552c    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
542d.552d    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
552e.552f    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
5530.5531    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
5530.5532    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
5530.5533    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
5530.5534    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
5530.5535    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
5530.5536    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
5530.5537    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
5530.5538    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
5530.5539    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
5530.553a    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
5530.553b    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
5530.553c    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
5530.553d    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
5530.553e    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
5530.553f    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
5530.5540    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
5530.5541    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
5530.5542    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
5530.5543    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
5530.5544    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
5530.5545    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
5530.5546    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
5530.5547    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
5530.5548    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
5530.5549    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
5530.554a    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
5530.554b    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
5530.554c    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
5530.554d    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
5530.554e    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
5530.554f    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
5530.5550    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
5530.5551    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
5530.5552    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
5530.5553    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
5530.5554    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
5530.5555    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
5530.5556    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
5530.5557    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
5530.5558    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
5530.5559    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
5530.555a    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
5530.555b    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
5530.555c    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
5530.555d    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
5530.555e    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
5530.555f    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
5530.5560    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
5530.5561    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
5530.5562    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
5530.5563    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
5530.5564    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
5530.5565    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
5530.5566    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
5530.5567    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
5530.5568    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
5530.5569    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
5530.556a    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
5530.556b    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
5530.556c    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
5530.556d    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
5530.556e    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
5530.556f    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
5530.5570    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
5530.5571    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
5530.5572    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
5530.5573    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
5530.5574    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
5530.5575    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
5530.5576    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
5530.5577    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
5530.5578    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
5530.5579    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
5530.557a    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
5530.557b    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
5530.557c    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
5530.557d    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
5530.557e    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
5530.557f    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
5530.5580    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
5530.5581    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
5530.5582    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
5530.5583    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
5530.5584    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
5530.5585    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
5530.5586    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
5530.5587    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
5530.5588    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
5530.5589    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
5530.558a    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
5530.558b    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
5530.558c    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
5530.558d    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
5530.558e    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
5530.558f    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
5530.5590    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
5530.5591    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
5530.5592    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
5530.5593    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
5530.5594    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
5530.5595    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
5530.5596    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
5530.5597    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
5530.5598    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
5530.5599    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
5530.559a    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
5530.559b    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
5530.559c    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
5530.559d    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
5530.559e    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
5530.559f    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
5530.55a0    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
5530.55a1    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
5530.55a2    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
5530.55a3    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
5530.55a4    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
5530.55a5    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
5530.55a6    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
5530.55a7    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
5530.55a8    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
5530.55a9    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
5530.55aa    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
5530.55ab    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
5530.55ac    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
5530.55ad    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
5530.55ae    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
5530.55af    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
5530.55b0    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
5530.55b1    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
5530.55b2    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
5530.55b3    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
5530.55b4    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
5530.55b5    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
5530.55b6    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
5530.55b7    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
5530.55b8    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
5530.55b9    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
5530.55ba    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
5530.55bb    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
5530.55bc    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
5530.55bd    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
5530.55be    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
5530.55bf    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
5530.55c0    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
5530.55c1    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
5530.55c2    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
5530.55c3    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
5530.55c4    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
5530.55c5    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
5530.55c6    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
5530.55c7    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
5530.55c8    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
5530.55c9    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
5530.55ca    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
5530.55cb    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
5530.55cc    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
5530.55cd    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
5530.55ce    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
5530.55cf    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
5530.55d0    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
5530.55d1    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
5530.55d2    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
5530.55d3    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
5530.55d4    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
5530.55d5    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
5530.55d6    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
5530.55d7    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
5530.55d8    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
5530.55d9    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
5530.55da    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
5530.55db    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
5530.55dc    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
5530.55dd    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
5530.55de    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
5530.55df    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
5530.55e0    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
5530.55e1    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
5530.55e2    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
5530.55e3    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
5530.55e4    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
5530.55e5    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
5530.55e6    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
5530.55e7    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
5530.55e8    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
5530.55e9    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
5530.55ea    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
5530.55eb    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
5530.55ec    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
5530.55ed    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
5530.55ee    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
5530.55ef    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
5530.55f0    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
5530.55f1    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
5530.55f2    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
5530.55f3    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
5530.55f4    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
5530.55f5    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
5530.55f6    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
5530.55f7    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
5530.55f8    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
5530.55f9    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
5530.55fa    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
5530.55fb    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
5530.55fc    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
5530.55fd    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
5530.55fe    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
5530.55ff    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
5530.5600    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
5530.5601    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
5530.5602    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
5530.5603    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
5530.5604    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
5530.5605    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
5530.5606    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
5530.5607    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
5530.5608    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
5530.5609    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
5530.560a    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
5530.560b    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
5530.560c    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
5530.560d    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
5530.560e    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
5530.560f    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
5530.5610    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
5530.5611    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
5530.5612    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
5530.5613    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
5530.5614    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
5530.5615    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
5530.5616    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
5530.5617    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
5530.5618    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
5530.5619    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
5530.561a    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
5530.561b    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
5530.561c    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
5530.561d    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
5530.561e    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
5530.561f    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
5530.5620    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
5530.5621    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
5530.5622    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
5530.5623    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
5530.5624    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
5530.5625    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
5530.5626    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
5530.5627    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
5530.5628    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
5530.5629    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
5530.562a    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
5530.562b    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
5530.562c    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
5530.562d    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
5530.562e    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
5530.562f    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
5530.5630    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
5530.5631    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
5530.5632    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
5530.5633    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
5530.5634    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
5530.5635    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
5530.5636    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
5530.5637    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
5530.5638    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
5530.5639    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
5530.563a    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
5530.563b    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
5530.563c    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
5530.563d    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
5530.563e    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
5530.563f    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
5530.5640    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
5642.5643    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
5642.5644    R..D    [f000:287e]   IO: outb 00ec <= 74
5642.5645    R..D    [f000:287e]   IO: outb 00ea <= 74
5642.5646    RH..    [f000:287e]   IO: outb 0cff <= 8d
5642.5647    R..D    [f000:287e]   IO: outb 00ed <= 8d
5642.5648    R..D    [f000:287e]   IO: outb 00eb <= 8d
5649.564a    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
564b.564c    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
564b.564d    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
564b.564e    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
564b.564f    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
564b.5650    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
564b.5651    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
564b.5652    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
564b.5653    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
564b.5654    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
564b.5655    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
564b.5656    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
564b.5657    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
564b.5658    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
564b.5659    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
564b.565a    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
564b.565b    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
564b.565c    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
564b.565d    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
564b.565e    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
564b.565f    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
564b.5660    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
564b.5661    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
564b.5662    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
564b.5663    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
564b.5664    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
564b.5665    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
564b.5666    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
564b.5667    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
564b.5668    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
564b.5669    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
564b.566a    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
564b.566b    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
564b.566c    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
564b.566d    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
564b.566e    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
564b.566f    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
564b.5670    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
564b.5671    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
564b.5672    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
564b.5673    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
564b.5674    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
564b.5675    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
564b.5676    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
564b.5677    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
564b.5678    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
564b.5679    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
564b.567a    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
564b.567b    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
564b.567c    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
564b.567d    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
564b.567e    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
564b.567f    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
564b.5680    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
564b.5681    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
564b.5682    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
564b.5683    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
564b.5684    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
564b.5685    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
564b.5686    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
564b.5687    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
564b.5688    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
564b.5689    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
564b.568a    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
564b.568b    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
564b.568c    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
564b.568d    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
564b.568e    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
564b.568f    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
564b.5690    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
564b.5691    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
564b.5692    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
564b.5693    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
564b.5694    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
564b.5695    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
564b.5696    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
564b.5697    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
564b.5698    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
564b.5699    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
564b.569a    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
564b.569b    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
564b.569c    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
564b.569d    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
564b.569e    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
564b.569f    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
564b.56a0    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
564b.56a1    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
564b.56a2    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
564b.56a3    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
564b.56a4    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
564b.56a5    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
564b.56a6    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
564b.56a7    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
564b.56a8    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
564b.56a9    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
564b.56aa    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
564b.56ab    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
564b.56ac    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
564b.56ad    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
564b.56ae    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
564b.56af    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
564b.56b0    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
564b.56b1    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
564b.56b2    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
564b.56b3    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
564b.56b4    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
564b.56b5    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
564b.56b6    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
564b.56b7    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
564b.56b8    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
564b.56b9    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
564b.56ba    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
564b.56bb    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
564b.56bc    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
564b.56bd    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
564b.56be    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
564b.56bf    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
564b.56c0    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
564b.56c1    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
564b.56c2    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
564b.56c3    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
564b.56c4    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
564b.56c5    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
564b.56c6    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
564b.56c7    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
564b.56c8    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
564b.56c9    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
564b.56ca    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
564b.56cb    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
564b.56cc    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
564b.56cd    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
564b.56ce    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
564b.56cf    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
564b.56d0    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
564b.56d1    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
564b.56d2    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
564b.56d3    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
564b.56d4    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
564b.56d5    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
564b.56d6    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
564b.56d7    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
564b.56d8    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
564b.56d9    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
564b.56da    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
564b.56db    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
564b.56dc    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
564b.56dd    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
564b.56de    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
564b.56df    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
564b.56e0    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
564b.56e1    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
564b.56e2    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
564b.56e3    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
564b.56e4    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
564b.56e5    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
564b.56e6    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
564b.56e7    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
564b.56e8    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
564b.56e9    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
564b.56ea    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
564b.56eb    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
564b.56ec    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
564b.56ed    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
564b.56ee    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
564b.56ef    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
564b.56f0    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
564b.56f1    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
564b.56f2    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
564b.56f3    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
564b.56f4    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
564b.56f5    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
564b.56f6    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
564b.56f7    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
564b.56f8    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
564b.56f9    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
564b.56fa    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
564b.56fb    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
564b.56fc    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
564b.56fd    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
564b.56fe    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
564b.56ff    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
564b.5700    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
564b.5701    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
564b.5702    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
564b.5703    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
564b.5704    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
564b.5705    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
564b.5706    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
564b.5707    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
564b.5708    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
564b.5709    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
564b.570a    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
564b.570b    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
564b.570c    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
564b.570d    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
564b.570e    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
564b.570f    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
564b.5710    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
564b.5711    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
564b.5712    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
564b.5713    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
564b.5714    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
564b.5715    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
564b.5716    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
564b.5717    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
564b.5718    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
564b.5719    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
564b.571a    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
564b.571b    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
564b.571c    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
564b.571d    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
564b.571e    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
564b.571f    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
564b.5720    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
564b.5721    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
564b.5722    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
564b.5723    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
564b.5724    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
564b.5725    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
564b.5726    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
564b.5727    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
564b.5728    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
564b.5729    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
564b.572a    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
564b.572b    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
564b.572c    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
564b.572d    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
564b.572e    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
564b.572f    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
564b.5730    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
564b.5731    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
564b.5732    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
564b.5733    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
564b.5734    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
564b.5735    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
564b.5736    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
564b.5737    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
564b.5738    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
564b.5739    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
564b.573a    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
564b.573b    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
564b.573c    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
564b.573d    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
564b.573e    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
564b.573f    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
564b.5740    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
564b.5741    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
564b.5742    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
564b.5743    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
564b.5744    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
564b.5745    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
564b.5746    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
564b.5747    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
564b.5748    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
564b.5749    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
564b.574a    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
564b.574b    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
574c.574d    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
574e.574f    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
574e.5750    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
574e.5751    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
574e.5752    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
574e.5753    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
574e.5754    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
574e.5755    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
574e.5756    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
574e.5757    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
574e.5758    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
574e.5759    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
574e.575a    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
574e.575b    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
574e.575c    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
574e.575d    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
574e.575e    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
574e.575f    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
574e.5760    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
574e.5761    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
574e.5762    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
574e.5763    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
574e.5764    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
574e.5765    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
574e.5766    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
574e.5767    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
574e.5768    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
574e.5769    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
574e.576a    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
574e.576b    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
574e.576c    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
574e.576d    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
574e.576e    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
574e.576f    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
574e.5770    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
574e.5771    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
574e.5772    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
574e.5773    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
574e.5774    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
574e.5775    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
574e.5776    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
574e.5777    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
574e.5778    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
574e.5779    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
574e.577a    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
574e.577b    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
574e.577c    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
574e.577d    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
574e.577e    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
574e.577f    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
574e.5780    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
574e.5781    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
574e.5782    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
574e.5783    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
574e.5784    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
574e.5785    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
574e.5786    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
574e.5787    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
574e.5788    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
574e.5789    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
574e.578a    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
574e.578b    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
574e.578c    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
574e.578d    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
574e.578e    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
574e.578f    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
574e.5790    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
574e.5791    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
574e.5792    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
574e.5793    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
574e.5794    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
574e.5795    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
574e.5796    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
574e.5797    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
574e.5798    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
574e.5799    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
574e.579a    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
574e.579b    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
574e.579c    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
574e.579d    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
574e.579e    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
574e.579f    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
574e.57a0    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
574e.57a1    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
574e.57a2    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
574e.57a3    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
574e.57a4    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
574e.57a5    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
574e.57a6    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
574e.57a7    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
574e.57a8    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
574e.57a9    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
574e.57aa    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
574e.57ab    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
574e.57ac    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
574e.57ad    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
574e.57ae    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
574e.57af    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
574e.57b0    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
574e.57b1    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
574e.57b2    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
574e.57b3    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
574e.57b4    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
574e.57b5    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
574e.57b6    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
574e.57b7    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
574e.57b8    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
574e.57b9    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
574e.57ba    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
574e.57bb    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
574e.57bc    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
574e.57bd    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
574e.57be    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
574e.57bf    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
574e.57c0    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
574e.57c1    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
574e.57c2    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
574e.57c3    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
574e.57c4    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
574e.57c5    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
574e.57c6    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
574e.57c7    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
574e.57c8    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
574e.57c9    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
574e.57ca    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
574e.57cb    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
574e.57cc    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
574e.57cd    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
574e.57ce    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
574e.57cf    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
574e.57d0    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
574e.57d1    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
574e.57d2    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
574e.57d3    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
574e.57d4    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
574e.57d5    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
574e.57d6    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
574e.57d7    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
574e.57d8    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
574e.57d9    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
574e.57da    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
574e.57db    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
574e.57dc    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
574e.57dd    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
574e.57de    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
574e.57df    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
574e.57e0    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
574e.57e1    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
574e.57e2    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
574e.57e3    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
574e.57e4    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
574e.57e5    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
574e.57e6    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
574e.57e7    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
574e.57e8    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
574e.57e9    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
574e.57ea    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
574e.57eb    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
574e.57ec    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
574e.57ed    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
574e.57ee    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
574e.57ef    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
574e.57f0    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
574e.57f1    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
574e.57f2    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
574e.57f3    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
574e.57f4    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
574e.57f5    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
574e.57f6    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
574e.57f7    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
574e.57f8    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
574e.57f9    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
574e.57fa    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
574e.57fb    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
574e.57fc    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
574e.57fd    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
574e.57fe    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
574e.57ff    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
574e.5800    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
574e.5801    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
574e.5802    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
574e.5803    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
574e.5804    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
574e.5805    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
574e.5806    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
574e.5807    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
574e.5808    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
574e.5809    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
574e.580a    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
574e.580b    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
574e.580c    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
574e.580d    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
574e.580e    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
574e.580f    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
574e.5810    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
574e.5811    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
574e.5812    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
574e.5813    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
574e.5814    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
574e.5815    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
574e.5816    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
574e.5817    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
574e.5818    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
574e.5819    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
574e.581a    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
574e.581b    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
574e.581c    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
574e.581d    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
574e.581e    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
574e.581f    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
574e.5820    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
574e.5821    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
574e.5822    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
574e.5823    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
574e.5824    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
574e.5825    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
574e.5826    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
574e.5827    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
574e.5828    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
574e.5829    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
574e.582a    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
574e.582b    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
574e.582c    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
574e.582d    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
574e.582e    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
574e.582f    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
574e.5830    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
574e.5831    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
574e.5832    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
574e.5833    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
574e.5834    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
574e.5835    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
574e.5836    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
574e.5837    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
574e.5838    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
574e.5839    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
574e.583a    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
574e.583b    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
574e.583c    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
574e.583d    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
574e.583e    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
574e.583f    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
574e.5840    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
574e.5841    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
574e.5842    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
574e.5843    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
574e.5844    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
574e.5845    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
574e.5846    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
574e.5847    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
574e.5848    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
574e.5849    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
574e.584a    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
574e.584b    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
574e.584c    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
574e.584d    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
574e.584e    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
574e.584f    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
574e.5850    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
574e.5851    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
574e.5852    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
574e.5853    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
574e.5854    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
574e.5855    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
574e.5856    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
574e.5857    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
574e.5858    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
574e.5859    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
574e.585a    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
574e.585b    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
574e.585c    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
574e.585d    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
574e.585e    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
5860.5861    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
5860.5862    R..D    [f000:287e]   IO: outb 00ec <= 74
5860.5863    R..D    [f000:287e]   IO: outb 00ea <= 74
5860.5864    RH..    [f000:287e]   IO: outb 0cff <= 8e
5860.5865    R..D    [f000:287e]   IO: outb 00ed <= 8e
5860.5866    R..D    [f000:287e]   IO: outb 00eb <= 8e
5867.5868    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
5869.586a    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
5869.586b    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
5869.586c    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
5869.586d    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
5869.586e    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
5869.586f    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
5869.5870    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
5869.5871    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
5869.5872    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
5869.5873    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
5869.5874    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
5869.5875    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
5869.5876    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
5869.5877    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
5869.5878    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
5869.5879    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
5869.587a    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
5869.587b    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
5869.587c    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
5869.587d    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
5869.587e    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
5869.587f    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
5869.5880    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
5869.5881    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
5869.5882    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
5869.5883    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
5869.5884    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
5869.5885    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
5869.5886    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
5869.5887    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
5869.5888    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
5869.5889    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
5869.588a    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
5869.588b    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
5869.588c    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
5869.588d    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
5869.588e    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
5869.588f    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
5869.5890    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
5869.5891    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
5869.5892    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
5869.5893    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
5869.5894    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
5869.5895    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
5869.5896    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
5869.5897    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
5869.5898    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
5869.5899    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
5869.589a    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
5869.589b    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
5869.589c    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
5869.589d    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
5869.589e    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
5869.589f    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
5869.58a0    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
5869.58a1    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
5869.58a2    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
5869.58a3    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
5869.58a4    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
5869.58a5    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
5869.58a6    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
5869.58a7    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
5869.58a8    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
5869.58a9    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
5869.58aa    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
5869.58ab    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
5869.58ac    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
5869.58ad    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
5869.58ae    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
5869.58af    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
5869.58b0    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
5869.58b1    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
5869.58b2    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
5869.58b3    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
5869.58b4    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
5869.58b5    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
5869.58b6    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
5869.58b7    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
5869.58b8    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
5869.58b9    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
5869.58ba    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
5869.58bb    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
5869.58bc    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
5869.58bd    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
5869.58be    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
5869.58bf    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
5869.58c0    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
5869.58c1    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
5869.58c2    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
5869.58c3    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
5869.58c4    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
5869.58c5    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
5869.58c6    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
5869.58c7    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
5869.58c8    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
5869.58c9    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
5869.58ca    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
5869.58cb    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
5869.58cc    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
5869.58cd    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
5869.58ce    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
5869.58cf    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
5869.58d0    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
5869.58d1    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
5869.58d2    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
5869.58d3    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
5869.58d4    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
5869.58d5    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
5869.58d6    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
5869.58d7    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
5869.58d8    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
5869.58d9    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
5869.58da    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
5869.58db    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
5869.58dc    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
5869.58dd    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
5869.58de    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
5869.58df    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
5869.58e0    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
5869.58e1    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
5869.58e2    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
5869.58e3    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
5869.58e4    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
5869.58e5    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
5869.58e6    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
5869.58e7    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
5869.58e8    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
5869.58e9    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
5869.58ea    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
5869.58eb    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
5869.58ec    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
5869.58ed    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
5869.58ee    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
5869.58ef    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
5869.58f0    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
5869.58f1    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
5869.58f2    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
5869.58f3    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
5869.58f4    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
5869.58f5    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
5869.58f6    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
5869.58f7    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
5869.58f8    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
5869.58f9    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
5869.58fa    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
5869.58fb    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
5869.58fc    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
5869.58fd    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
5869.58fe    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
5869.58ff    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
5869.5900    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
5869.5901    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
5869.5902    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
5869.5903    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
5869.5904    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
5869.5905    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
5869.5906    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
5869.5907    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
5869.5908    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
5869.5909    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
5869.590a    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
5869.590b    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
5869.590c    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
5869.590d    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
5869.590e    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
5869.590f    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
5869.5910    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
5869.5911    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
5869.5912    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
5869.5913    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
5869.5914    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
5869.5915    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
5869.5916    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
5869.5917    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
5869.5918    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
5869.5919    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
5869.591a    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
5869.591b    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
5869.591c    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
5869.591d    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
5869.591e    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
5869.591f    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
5869.5920    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
5869.5921    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
5869.5922    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
5869.5923    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
5869.5924    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
5869.5925    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
5869.5926    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
5869.5927    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
5869.5928    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
5869.5929    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
5869.592a    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
5869.592b    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
5869.592c    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
5869.592d    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
5869.592e    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
5869.592f    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
5869.5930    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
5869.5931    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
5869.5932    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
5869.5933    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
5869.5934    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
5869.5935    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
5869.5936    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
5869.5937    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
5869.5938    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
5869.5939    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
5869.593a    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
5869.593b    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
5869.593c    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
5869.593d    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
5869.593e    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
5869.593f    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
5869.5940    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
5869.5941    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
5869.5942    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
5869.5943    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
5869.5944    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
5869.5945    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
5869.5946    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
5869.5947    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
5869.5948    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
5869.5949    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
5869.594a    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
5869.594b    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
5869.594c    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
5869.594d    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
5869.594e    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
5869.594f    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
5869.5950    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
5869.5951    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
5869.5952    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
5869.5953    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
5869.5954    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
5869.5955    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
5869.5956    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
5869.5957    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
5869.5958    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
5869.5959    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
5869.595a    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
5869.595b    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
5869.595c    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
5869.595d    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
5869.595e    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
5869.595f    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
5869.5960    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
5869.5961    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
5869.5962    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
5869.5963    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
5869.5964    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
5869.5965    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
5869.5966    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
5869.5967    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
5869.5968    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
5869.5969    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
596a.596b    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
596c.596d    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
596c.596e    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
596c.596f    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
596c.5970    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
596c.5971    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
596c.5972    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
596c.5973    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
596c.5974    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
596c.5975    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
596c.5976    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
596c.5977    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
596c.5978    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
596c.5979    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
596c.597a    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
596c.597b    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
596c.597c    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
596c.597d    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
596c.597e    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
596c.597f    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
596c.5980    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
596c.5981    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
596c.5982    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
596c.5983    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
596c.5984    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
596c.5985    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
596c.5986    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
596c.5987    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
596c.5988    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
596c.5989    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
596c.598a    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
596c.598b    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
596c.598c    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
596c.598d    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
596c.598e    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
596c.598f    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
596c.5990    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
596c.5991    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
596c.5992    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
596c.5993    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
596c.5994    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
596c.5995    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
596c.5996    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
596c.5997    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
596c.5998    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
596c.5999    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
596c.599a    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
596c.599b    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
596c.599c    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
596c.599d    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
596c.599e    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
596c.599f    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
596c.59a0    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
596c.59a1    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
596c.59a2    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
596c.59a3    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
596c.59a4    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
596c.59a5    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
596c.59a6    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
596c.59a7    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
596c.59a8    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
596c.59a9    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
596c.59aa    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
596c.59ab    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
596c.59ac    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
596c.59ad    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
596c.59ae    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
596c.59af    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
596c.59b0    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
596c.59b1    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
596c.59b2    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
596c.59b3    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
596c.59b4    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
596c.59b5    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
596c.59b6    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
596c.59b7    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
596c.59b8    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
596c.59b9    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
596c.59ba    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
596c.59bb    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
596c.59bc    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
596c.59bd    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
596c.59be    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
596c.59bf    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
596c.59c0    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
596c.59c1    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
596c.59c2    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
596c.59c3    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
596c.59c4    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
596c.59c5    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
596c.59c6    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
596c.59c7    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
596c.59c8    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
596c.59c9    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
596c.59ca    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
596c.59cb    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
596c.59cc    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
596c.59cd    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
596c.59ce    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
596c.59cf    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
596c.59d0    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
596c.59d1    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
596c.59d2    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
596c.59d3    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
596c.59d4    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
596c.59d5    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
596c.59d6    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
596c.59d7    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
596c.59d8    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
596c.59d9    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
596c.59da    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
596c.59db    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
596c.59dc    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
596c.59dd    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
596c.59de    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
596c.59df    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
596c.59e0    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
596c.59e1    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
596c.59e2    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
596c.59e3    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
596c.59e4    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
596c.59e5    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
596c.59e6    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
596c.59e7    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
596c.59e8    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
596c.59e9    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
596c.59ea    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
596c.59eb    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
596c.59ec    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
596c.59ed    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
596c.59ee    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
596c.59ef    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
596c.59f0    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
596c.59f1    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
596c.59f2    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
596c.59f3    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
596c.59f4    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
596c.59f5    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
596c.59f6    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
596c.59f7    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
596c.59f8    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
596c.59f9    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
596c.59fa    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
596c.59fb    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
596c.59fc    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
596c.59fd    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
596c.59fe    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
596c.59ff    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
596c.5a00    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
596c.5a01    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
596c.5a02    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
596c.5a03    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
596c.5a04    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
596c.5a05    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
596c.5a06    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
596c.5a07    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
596c.5a08    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
596c.5a09    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
596c.5a0a    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
596c.5a0b    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
596c.5a0c    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
596c.5a0d    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
596c.5a0e    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
596c.5a0f    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
596c.5a10    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
596c.5a11    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
596c.5a12    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
596c.5a13    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
596c.5a14    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
596c.5a15    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
596c.5a16    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
596c.5a17    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
596c.5a18    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
596c.5a19    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
596c.5a1a    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
596c.5a1b    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
596c.5a1c    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
596c.5a1d    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
596c.5a1e    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
596c.5a1f    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
596c.5a20    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
596c.5a21    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
596c.5a22    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
596c.5a23    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
596c.5a24    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
596c.5a25    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
596c.5a26    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
596c.5a27    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
596c.5a28    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
596c.5a29    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
596c.5a2a    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
596c.5a2b    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
596c.5a2c    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
596c.5a2d    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
596c.5a2e    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
596c.5a2f    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
596c.5a30    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
596c.5a31    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
596c.5a32    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
596c.5a33    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
596c.5a34    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
596c.5a35    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
596c.5a36    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
596c.5a37    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
596c.5a38    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
596c.5a39    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
596c.5a3a    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
596c.5a3b    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
596c.5a3c    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
596c.5a3d    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
596c.5a3e    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
596c.5a3f    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
596c.5a40    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
596c.5a41    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
596c.5a42    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
596c.5a43    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
596c.5a44    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
596c.5a45    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
596c.5a46    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
596c.5a47    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
596c.5a48    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
596c.5a49    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
596c.5a4a    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
596c.5a4b    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
596c.5a4c    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
596c.5a4d    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
596c.5a4e    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
596c.5a4f    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
596c.5a50    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
596c.5a51    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
596c.5a52    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
596c.5a53    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
596c.5a54    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
596c.5a55    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
596c.5a56    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
596c.5a57    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
596c.5a58    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
596c.5a59    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
596c.5a5a    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
596c.5a5b    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
596c.5a5c    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
596c.5a5d    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
596c.5a5e    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
596c.5a5f    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
596c.5a60    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
596c.5a61    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
596c.5a62    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
596c.5a63    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
596c.5a64    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
596c.5a65    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
596c.5a66    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
596c.5a67    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
596c.5a68    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
596c.5a69    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
596c.5a6a    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
596c.5a6b    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
596c.5a6c    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
596c.5a6d    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
596c.5a6e    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
596c.5a6f    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
596c.5a70    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
596c.5a71    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
596c.5a72    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
596c.5a73    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
596c.5a74    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
596c.5a75    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
596c.5a76    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
596c.5a77    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
596c.5a78    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
596c.5a79    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
596c.5a7a    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
596c.5a7b    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
596c.5a7c    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
5a7e.5a7f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
5a7e.5a80    R..D    [f000:287e]   IO: outb 00ec <= 74
5a7e.5a81    R..D    [f000:287e]   IO: outb 00ea <= 74
5a7e.5a82    RH..    [f000:287e]   IO: outb 0cff <= 8f
5a7e.5a83    R..D    [f000:287e]   IO: outb 00ed <= 8f
5a7e.5a84    R..D    [f000:287e]   IO: outb 00eb <= 8f
5a85.5a86    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
5a87.5a88    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
5a87.5a89    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
5a87.5a8a    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
5a87.5a8b    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
5a87.5a8c    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
5a87.5a8d    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
5a87.5a8e    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
5a87.5a8f    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
5a87.5a90    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
5a87.5a91    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
5a87.5a92    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
5a87.5a93    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
5a87.5a94    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
5a87.5a95    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
5a87.5a96    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
5a87.5a97    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
5a87.5a98    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
5a87.5a99    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
5a87.5a9a    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
5a87.5a9b    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
5a87.5a9c    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
5a87.5a9d    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
5a87.5a9e    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
5a87.5a9f    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
5a87.5aa0    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
5a87.5aa1    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
5a87.5aa2    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
5a87.5aa3    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
5a87.5aa4    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
5a87.5aa5    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
5a87.5aa6    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
5a87.5aa7    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
5a87.5aa8    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
5a87.5aa9    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
5a87.5aaa    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
5a87.5aab    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
5a87.5aac    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
5a87.5aad    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
5a87.5aae    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
5a87.5aaf    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
5a87.5ab0    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
5a87.5ab1    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
5a87.5ab2    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
5a87.5ab3    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
5a87.5ab4    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
5a87.5ab5    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
5a87.5ab6    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
5a87.5ab7    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
5a87.5ab8    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
5a87.5ab9    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
5a87.5aba    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
5a87.5abb    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
5a87.5abc    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
5a87.5abd    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
5a87.5abe    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
5a87.5abf    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
5a87.5ac0    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
5a87.5ac1    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
5a87.5ac2    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
5a87.5ac3    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
5a87.5ac4    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
5a87.5ac5    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
5a87.5ac6    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
5a87.5ac7    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
5a87.5ac8    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
5a87.5ac9    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
5a87.5aca    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
5a87.5acb    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
5a87.5acc    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
5a87.5acd    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
5a87.5ace    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
5a87.5acf    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
5a87.5ad0    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
5a87.5ad1    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
5a87.5ad2    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
5a87.5ad3    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
5a87.5ad4    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
5a87.5ad5    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
5a87.5ad6    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
5a87.5ad7    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
5a87.5ad8    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
5a87.5ad9    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
5a87.5ada    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
5a87.5adb    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
5a87.5adc    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
5a87.5add    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
5a87.5ade    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
5a87.5adf    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
5a87.5ae0    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
5a87.5ae1    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
5a87.5ae2    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
5a87.5ae3    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
5a87.5ae4    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
5a87.5ae5    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
5a87.5ae6    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
5a87.5ae7    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
5a87.5ae8    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
5a87.5ae9    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
5a87.5aea    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
5a87.5aeb    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
5a87.5aec    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
5a87.5aed    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
5a87.5aee    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
5a87.5aef    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
5a87.5af0    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
5a87.5af1    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
5a87.5af2    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
5a87.5af3    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
5a87.5af4    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
5a87.5af5    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
5a87.5af6    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
5a87.5af7    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
5a87.5af8    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
5a87.5af9    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
5a87.5afa    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
5a87.5afb    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
5a87.5afc    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
5a87.5afd    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
5a87.5afe    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
5a87.5aff    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
5a87.5b00    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
5a87.5b01    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
5a87.5b02    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
5a87.5b03    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
5a87.5b04    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
5a87.5b05    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
5a87.5b06    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
5a87.5b07    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
5a87.5b08    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
5a87.5b09    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
5a87.5b0a    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
5a87.5b0b    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
5a87.5b0c    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
5a87.5b0d    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
5a87.5b0e    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
5a87.5b0f    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
5a87.5b10    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
5a87.5b11    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
5a87.5b12    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
5a87.5b13    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
5a87.5b14    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
5a87.5b15    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
5a87.5b16    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
5a87.5b17    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
5a87.5b18    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
5a87.5b19    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
5a87.5b1a    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
5a87.5b1b    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
5a87.5b1c    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
5a87.5b1d    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
5a87.5b1e    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
5a87.5b1f    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
5a87.5b20    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
5a87.5b21    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
5a87.5b22    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
5a87.5b23    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
5a87.5b24    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
5a87.5b25    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
5a87.5b26    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
5a87.5b27    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
5a87.5b28    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
5a87.5b29    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
5a87.5b2a    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
5a87.5b2b    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
5a87.5b2c    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
5a87.5b2d    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
5a87.5b2e    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
5a87.5b2f    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
5a87.5b30    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
5a87.5b31    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
5a87.5b32    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
5a87.5b33    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
5a87.5b34    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
5a87.5b35    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
5a87.5b36    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
5a87.5b37    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
5a87.5b38    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
5a87.5b39    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
5a87.5b3a    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
5a87.5b3b    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
5a87.5b3c    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
5a87.5b3d    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
5a87.5b3e    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
5a87.5b3f    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
5a87.5b40    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
5a87.5b41    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
5a87.5b42    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
5a87.5b43    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
5a87.5b44    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
5a87.5b45    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
5a87.5b46    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
5a87.5b47    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
5a87.5b48    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
5a87.5b49    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
5a87.5b4a    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
5a87.5b4b    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
5a87.5b4c    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
5a87.5b4d    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
5a87.5b4e    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
5a87.5b4f    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
5a87.5b50    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
5a87.5b51    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
5a87.5b52    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
5a87.5b53    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
5a87.5b54    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
5a87.5b55    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
5a87.5b56    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
5a87.5b57    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
5a87.5b58    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
5a87.5b59    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
5a87.5b5a    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
5a87.5b5b    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
5a87.5b5c    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
5a87.5b5d    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
5a87.5b5e    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
5a87.5b5f    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
5a87.5b60    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
5a87.5b61    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
5a87.5b62    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
5a87.5b63    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
5a87.5b64    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
5a87.5b65    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
5a87.5b66    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
5a87.5b67    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
5a87.5b68    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
5a87.5b69    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
5a87.5b6a    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
5a87.5b6b    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
5a87.5b6c    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
5a87.5b6d    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
5a87.5b6e    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
5a87.5b6f    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
5a87.5b70    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
5a87.5b71    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
5a87.5b72    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
5a87.5b73    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
5a87.5b74    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
5a87.5b75    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
5a87.5b76    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
5a87.5b77    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
5a87.5b78    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
5a87.5b79    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
5a87.5b7a    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
5a87.5b7b    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
5a87.5b7c    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
5a87.5b7d    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
5a87.5b7e    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
5a87.5b7f    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
5a87.5b80    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
5a87.5b81    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
5a87.5b82    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
5a87.5b83    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
5a87.5b84    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
5a87.5b85    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
5a87.5b86    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
5a87.5b87    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
5b88.5b89    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
5b8a.5b8b    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
5b8a.5b8c    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
5b8a.5b8d    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
5b8a.5b8e    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
5b8a.5b8f    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
5b8a.5b90    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
5b8a.5b91    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
5b8a.5b92    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
5b8a.5b93    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
5b8a.5b94    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
5b8a.5b95    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
5b8a.5b96    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
5b8a.5b97    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
5b8a.5b98    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
5b8a.5b99    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
5b8a.5b9a    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
5b8a.5b9b    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
5b8a.5b9c    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
5b8a.5b9d    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
5b8a.5b9e    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
5b8a.5b9f    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
5b8a.5ba0    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
5b8a.5ba1    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
5b8a.5ba2    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
5b8a.5ba3    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
5b8a.5ba4    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
5b8a.5ba5    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
5b8a.5ba6    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
5b8a.5ba7    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
5b8a.5ba8    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
5b8a.5ba9    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
5b8a.5baa    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
5b8a.5bab    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
5b8a.5bac    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
5b8a.5bad    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
5b8a.5bae    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
5b8a.5baf    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
5b8a.5bb0    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
5b8a.5bb1    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
5b8a.5bb2    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
5b8a.5bb3    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
5b8a.5bb4    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
5b8a.5bb5    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
5b8a.5bb6    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
5b8a.5bb7    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
5b8a.5bb8    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
5b8a.5bb9    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
5b8a.5bba    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
5b8a.5bbb    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
5b8a.5bbc    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
5b8a.5bbd    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
5b8a.5bbe    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
5b8a.5bbf    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
5b8a.5bc0    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
5b8a.5bc1    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
5b8a.5bc2    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
5b8a.5bc3    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
5b8a.5bc4    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
5b8a.5bc5    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
5b8a.5bc6    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
5b8a.5bc7    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
5b8a.5bc8    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
5b8a.5bc9    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
5b8a.5bca    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
5b8a.5bcb    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
5b8a.5bcc    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
5b8a.5bcd    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
5b8a.5bce    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
5b8a.5bcf    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
5b8a.5bd0    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
5b8a.5bd1    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
5b8a.5bd2    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
5b8a.5bd3    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
5b8a.5bd4    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
5b8a.5bd5    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
5b8a.5bd6    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
5b8a.5bd7    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
5b8a.5bd8    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
5b8a.5bd9    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
5b8a.5bda    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
5b8a.5bdb    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
5b8a.5bdc    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
5b8a.5bdd    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
5b8a.5bde    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
5b8a.5bdf    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
5b8a.5be0    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
5b8a.5be1    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
5b8a.5be2    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
5b8a.5be3    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
5b8a.5be4    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
5b8a.5be5    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
5b8a.5be6    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
5b8a.5be7    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
5b8a.5be8    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
5b8a.5be9    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
5b8a.5bea    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
5b8a.5beb    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
5b8a.5bec    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
5b8a.5bed    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
5b8a.5bee    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
5b8a.5bef    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
5b8a.5bf0    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
5b8a.5bf1    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
5b8a.5bf2    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
5b8a.5bf3    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
5b8a.5bf4    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
5b8a.5bf5    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
5b8a.5bf6    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
5b8a.5bf7    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
5b8a.5bf8    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
5b8a.5bf9    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
5b8a.5bfa    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
5b8a.5bfb    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
5b8a.5bfc    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
5b8a.5bfd    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
5b8a.5bfe    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
5b8a.5bff    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
5b8a.5c00    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
5b8a.5c01    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
5b8a.5c02    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
5b8a.5c03    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
5b8a.5c04    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
5b8a.5c05    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
5b8a.5c06    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
5b8a.5c07    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
5b8a.5c08    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
5b8a.5c09    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
5b8a.5c0a    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
5b8a.5c0b    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
5b8a.5c0c    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
5b8a.5c0d    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
5b8a.5c0e    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
5b8a.5c0f    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
5b8a.5c10    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
5b8a.5c11    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
5b8a.5c12    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
5b8a.5c13    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
5b8a.5c14    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
5b8a.5c15    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
5b8a.5c16    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
5b8a.5c17    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
5b8a.5c18    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
5b8a.5c19    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
5b8a.5c1a    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
5b8a.5c1b    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
5b8a.5c1c    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
5b8a.5c1d    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
5b8a.5c1e    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
5b8a.5c1f    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
5b8a.5c20    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
5b8a.5c21    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
5b8a.5c22    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
5b8a.5c23    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
5b8a.5c24    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
5b8a.5c25    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
5b8a.5c26    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
5b8a.5c27    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
5b8a.5c28    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
5b8a.5c29    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
5b8a.5c2a    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
5b8a.5c2b    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
5b8a.5c2c    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
5b8a.5c2d    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
5b8a.5c2e    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
5b8a.5c2f    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
5b8a.5c30    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
5b8a.5c31    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
5b8a.5c32    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
5b8a.5c33    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
5b8a.5c34    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
5b8a.5c35    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
5b8a.5c36    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
5b8a.5c37    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
5b8a.5c38    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
5b8a.5c39    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
5b8a.5c3a    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
5b8a.5c3b    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
5b8a.5c3c    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
5b8a.5c3d    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
5b8a.5c3e    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
5b8a.5c3f    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
5b8a.5c40    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
5b8a.5c41    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
5b8a.5c42    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
5b8a.5c43    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
5b8a.5c44    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
5b8a.5c45    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
5b8a.5c46    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
5b8a.5c47    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
5b8a.5c48    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
5b8a.5c49    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
5b8a.5c4a    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
5b8a.5c4b    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
5b8a.5c4c    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
5b8a.5c4d    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
5b8a.5c4e    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
5b8a.5c4f    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
5b8a.5c50    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
5b8a.5c51    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
5b8a.5c52    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
5b8a.5c53    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
5b8a.5c54    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
5b8a.5c55    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
5b8a.5c56    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
5b8a.5c57    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
5b8a.5c58    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
5b8a.5c59    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
5b8a.5c5a    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
5b8a.5c5b    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
5b8a.5c5c    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
5b8a.5c5d    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
5b8a.5c5e    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
5b8a.5c5f    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
5b8a.5c60    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
5b8a.5c61    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
5b8a.5c62    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
5b8a.5c63    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
5b8a.5c64    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
5b8a.5c65    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
5b8a.5c66    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
5b8a.5c67    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
5b8a.5c68    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
5b8a.5c69    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
5b8a.5c6a    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
5b8a.5c6b    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
5b8a.5c6c    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
5b8a.5c6d    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
5b8a.5c6e    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
5b8a.5c6f    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
5b8a.5c70    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
5b8a.5c71    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
5b8a.5c72    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
5b8a.5c73    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
5b8a.5c74    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
5b8a.5c75    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
5b8a.5c76    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
5b8a.5c77    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
5b8a.5c78    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
5b8a.5c79    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
5b8a.5c7a    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
5b8a.5c7b    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
5b8a.5c7c    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
5b8a.5c7d    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
5b8a.5c7e    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
5b8a.5c7f    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
5b8a.5c80    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
5b8a.5c81    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
5b8a.5c82    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
5b8a.5c83    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
5b8a.5c84    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
5b8a.5c85    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
5b8a.5c86    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
5b8a.5c87    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
5b8a.5c88    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
5b8a.5c89    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
5b8a.5c8a    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
5b8a.5c8b    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
5b8a.5c8c    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
5b8a.5c8d    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
5b8a.5c8e    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
5b8a.5c8f    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
5b8a.5c90    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
5b8a.5c91    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
5b8a.5c92    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
5b8a.5c93    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
5b8a.5c94    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
5b8a.5c95    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
5b8a.5c96    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
5b8a.5c97    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
5b8a.5c98    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
5b8a.5c99    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
5b8a.5c9a    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
5c9c.5c9d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
5c9c.5c9e    R..D    [f000:287e]   IO: outb 00ec <= 74
5c9c.5c9f    R..D    [f000:287e]   IO: outb 00ea <= 74
5c9c.5ca0    RH..    [f000:287e]   IO: outb 0cff <= 90
5c9c.5ca1    R..D    [f000:287e]   IO: outb 00ed <= 90
5c9c.5ca2    R..D    [f000:287e]   IO: outb 00eb <= 90
5ca3.5ca4    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
5ca5.5ca6    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
5ca5.5ca7    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
5ca5.5ca8    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
5ca5.5ca9    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
5ca5.5caa    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
5ca5.5cab    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
5ca5.5cac    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
5ca5.5cad    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
5ca5.5cae    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
5ca5.5caf    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
5ca5.5cb0    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
5ca5.5cb1    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
5ca5.5cb2    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
5ca5.5cb3    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
5ca5.5cb4    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
5ca5.5cb5    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
5ca5.5cb6    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
5ca5.5cb7    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
5ca5.5cb8    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
5ca5.5cb9    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
5ca5.5cba    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
5ca5.5cbb    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
5ca5.5cbc    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
5ca5.5cbd    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
5ca5.5cbe    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
5ca5.5cbf    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
5ca5.5cc0    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
5ca5.5cc1    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
5ca5.5cc2    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
5ca5.5cc3    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
5ca5.5cc4    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
5ca5.5cc5    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
5ca5.5cc6    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
5ca5.5cc7    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
5ca5.5cc8    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
5ca5.5cc9    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
5ca5.5cca    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
5ca5.5ccb    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
5ca5.5ccc    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
5ca5.5ccd    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
5ca5.5cce    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
5ca5.5ccf    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
5ca5.5cd0    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
5ca5.5cd1    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
5ca5.5cd2    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
5ca5.5cd3    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
5ca5.5cd4    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
5ca5.5cd5    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
5ca5.5cd6    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
5ca5.5cd7    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
5ca5.5cd8    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
5ca5.5cd9    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
5ca5.5cda    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
5ca5.5cdb    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
5ca5.5cdc    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
5ca5.5cdd    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
5ca5.5cde    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
5ca5.5cdf    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
5ca5.5ce0    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
5ca5.5ce1    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
5ca5.5ce2    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
5ca5.5ce3    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
5ca5.5ce4    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
5ca5.5ce5    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
5ca5.5ce6    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
5ca5.5ce7    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
5ca5.5ce8    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
5ca5.5ce9    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
5ca5.5cea    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
5ca5.5ceb    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
5ca5.5cec    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
5ca5.5ced    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
5ca5.5cee    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
5ca5.5cef    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
5ca5.5cf0    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
5ca5.5cf1    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
5ca5.5cf2    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
5ca5.5cf3    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
5ca5.5cf4    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
5ca5.5cf5    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
5ca5.5cf6    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
5ca5.5cf7    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
5ca5.5cf8    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
5ca5.5cf9    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
5ca5.5cfa    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
5ca5.5cfb    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
5ca5.5cfc    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
5ca5.5cfd    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
5ca5.5cfe    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
5ca5.5cff    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
5ca5.5d00    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
5ca5.5d01    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
5ca5.5d02    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
5ca5.5d03    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
5ca5.5d04    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
5ca5.5d05    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
5ca5.5d06    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
5ca5.5d07    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
5ca5.5d08    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
5ca5.5d09    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
5ca5.5d0a    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
5ca5.5d0b    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
5ca5.5d0c    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
5ca5.5d0d    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
5ca5.5d0e    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
5ca5.5d0f    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
5ca5.5d10    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
5ca5.5d11    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
5ca5.5d12    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
5ca5.5d13    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
5ca5.5d14    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
5ca5.5d15    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
5ca5.5d16    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
5ca5.5d17    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
5ca5.5d18    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
5ca5.5d19    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
5ca5.5d1a    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
5ca5.5d1b    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
5ca5.5d1c    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
5ca5.5d1d    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
5ca5.5d1e    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
5ca5.5d1f    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
5ca5.5d20    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
5ca5.5d21    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
5ca5.5d22    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
5ca5.5d23    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
5ca5.5d24    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
5ca5.5d25    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
5ca5.5d26    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
5ca5.5d27    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
5ca5.5d28    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
5ca5.5d29    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
5ca5.5d2a    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
5ca5.5d2b    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
5ca5.5d2c    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
5ca5.5d2d    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
5ca5.5d2e    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
5ca5.5d2f    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
5ca5.5d30    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
5ca5.5d31    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
5ca5.5d32    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
5ca5.5d33    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
5ca5.5d34    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
5ca5.5d35    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
5ca5.5d36    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
5ca5.5d37    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
5ca5.5d38    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
5ca5.5d39    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
5ca5.5d3a    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
5ca5.5d3b    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
5ca5.5d3c    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
5ca5.5d3d    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
5ca5.5d3e    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
5ca5.5d3f    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
5ca5.5d40    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
5ca5.5d41    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
5ca5.5d42    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
5ca5.5d43    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
5ca5.5d44    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
5ca5.5d45    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
5ca5.5d46    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
5ca5.5d47    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
5ca5.5d48    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
5ca5.5d49    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
5ca5.5d4a    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
5ca5.5d4b    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
5ca5.5d4c    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
5ca5.5d4d    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
5ca5.5d4e    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
5ca5.5d4f    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
5ca5.5d50    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
5ca5.5d51    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
5ca5.5d52    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
5ca5.5d53    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
5ca5.5d54    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
5ca5.5d55    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
5ca5.5d56    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
5ca5.5d57    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
5ca5.5d58    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
5ca5.5d59    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
5ca5.5d5a    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
5ca5.5d5b    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
5ca5.5d5c    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
5ca5.5d5d    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
5ca5.5d5e    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
5ca5.5d5f    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
5ca5.5d60    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
5ca5.5d61    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
5ca5.5d62    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
5ca5.5d63    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
5ca5.5d64    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
5ca5.5d65    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
5ca5.5d66    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
5ca5.5d67    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
5ca5.5d68    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
5ca5.5d69    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
5ca5.5d6a    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
5ca5.5d6b    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
5ca5.5d6c    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
5ca5.5d6d    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
5ca5.5d6e    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
5ca5.5d6f    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
5ca5.5d70    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
5ca5.5d71    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
5ca5.5d72    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
5ca5.5d73    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
5ca5.5d74    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
5ca5.5d75    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
5ca5.5d76    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
5ca5.5d77    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
5ca5.5d78    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
5ca5.5d79    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
5ca5.5d7a    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
5ca5.5d7b    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
5ca5.5d7c    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
5ca5.5d7d    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
5ca5.5d7e    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
5ca5.5d7f    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
5ca5.5d80    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
5ca5.5d81    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
5ca5.5d82    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
5ca5.5d83    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
5ca5.5d84    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
5ca5.5d85    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
5ca5.5d86    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
5ca5.5d87    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
5ca5.5d88    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
5ca5.5d89    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
5ca5.5d8a    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
5ca5.5d8b    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
5ca5.5d8c    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
5ca5.5d8d    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
5ca5.5d8e    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
5ca5.5d8f    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
5ca5.5d90    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
5ca5.5d91    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
5ca5.5d92    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
5ca5.5d93    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
5ca5.5d94    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
5ca5.5d95    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
5ca5.5d96    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
5ca5.5d97    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
5ca5.5d98    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
5ca5.5d99    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
5ca5.5d9a    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
5ca5.5d9b    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
5ca5.5d9c    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
5ca5.5d9d    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
5ca5.5d9e    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
5ca5.5d9f    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
5ca5.5da0    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
5ca5.5da1    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
5ca5.5da2    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
5ca5.5da3    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
5ca5.5da4    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
5ca5.5da5    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
5da6.5da7    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
5da8.5da9    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
5da8.5daa    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
5da8.5dab    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
5da8.5dac    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
5da8.5dad    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
5da8.5dae    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
5da8.5daf    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
5da8.5db0    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
5da8.5db1    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
5da8.5db2    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
5da8.5db3    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
5da8.5db4    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
5da8.5db5    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
5da8.5db6    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
5da8.5db7    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
5da8.5db8    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
5da8.5db9    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
5da8.5dba    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
5da8.5dbb    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
5da8.5dbc    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
5da8.5dbd    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
5da8.5dbe    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
5da8.5dbf    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
5da8.5dc0    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
5da8.5dc1    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
5da8.5dc2    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
5da8.5dc3    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
5da8.5dc4    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
5da8.5dc5    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
5da8.5dc6    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
5da8.5dc7    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
5da8.5dc8    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
5da8.5dc9    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
5da8.5dca    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
5da8.5dcb    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
5da8.5dcc    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
5da8.5dcd    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
5da8.5dce    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
5da8.5dcf    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
5da8.5dd0    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
5da8.5dd1    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
5da8.5dd2    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
5da8.5dd3    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
5da8.5dd4    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
5da8.5dd5    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
5da8.5dd6    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
5da8.5dd7    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
5da8.5dd8    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
5da8.5dd9    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
5da8.5dda    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
5da8.5ddb    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
5da8.5ddc    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
5da8.5ddd    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
5da8.5dde    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
5da8.5ddf    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
5da8.5de0    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
5da8.5de1    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
5da8.5de2    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
5da8.5de3    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
5da8.5de4    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
5da8.5de5    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
5da8.5de6    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
5da8.5de7    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
5da8.5de8    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
5da8.5de9    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
5da8.5dea    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
5da8.5deb    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
5da8.5dec    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
5da8.5ded    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
5da8.5dee    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
5da8.5def    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
5da8.5df0    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
5da8.5df1    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
5da8.5df2    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
5da8.5df3    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
5da8.5df4    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
5da8.5df5    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
5da8.5df6    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
5da8.5df7    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
5da8.5df8    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
5da8.5df9    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
5da8.5dfa    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
5da8.5dfb    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
5da8.5dfc    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
5da8.5dfd    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
5da8.5dfe    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
5da8.5dff    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
5da8.5e00    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
5da8.5e01    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
5da8.5e02    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
5da8.5e03    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
5da8.5e04    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
5da8.5e05    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
5da8.5e06    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
5da8.5e07    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
5da8.5e08    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
5da8.5e09    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
5da8.5e0a    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
5da8.5e0b    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
5da8.5e0c    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
5da8.5e0d    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
5da8.5e0e    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
5da8.5e0f    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
5da8.5e10    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
5da8.5e11    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
5da8.5e12    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
5da8.5e13    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
5da8.5e14    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
5da8.5e15    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
5da8.5e16    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
5da8.5e17    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
5da8.5e18    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
5da8.5e19    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
5da8.5e1a    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
5da8.5e1b    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
5da8.5e1c    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
5da8.5e1d    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
5da8.5e1e    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
5da8.5e1f    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
5da8.5e20    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
5da8.5e21    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
5da8.5e22    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
5da8.5e23    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
5da8.5e24    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
5da8.5e25    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
5da8.5e26    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
5da8.5e27    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
5da8.5e28    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
5da8.5e29    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
5da8.5e2a    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
5da8.5e2b    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
5da8.5e2c    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
5da8.5e2d    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
5da8.5e2e    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
5da8.5e2f    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
5da8.5e30    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
5da8.5e31    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
5da8.5e32    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
5da8.5e33    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
5da8.5e34    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
5da8.5e35    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
5da8.5e36    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
5da8.5e37    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
5da8.5e38    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
5da8.5e39    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
5da8.5e3a    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
5da8.5e3b    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
5da8.5e3c    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
5da8.5e3d    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
5da8.5e3e    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
5da8.5e3f    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
5da8.5e40    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
5da8.5e41    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
5da8.5e42    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
5da8.5e43    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
5da8.5e44    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
5da8.5e45    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
5da8.5e46    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
5da8.5e47    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
5da8.5e48    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
5da8.5e49    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
5da8.5e4a    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
5da8.5e4b    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
5da8.5e4c    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
5da8.5e4d    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
5da8.5e4e    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
5da8.5e4f    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
5da8.5e50    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
5da8.5e51    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
5da8.5e52    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
5da8.5e53    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
5da8.5e54    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
5da8.5e55    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
5da8.5e56    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
5da8.5e57    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
5da8.5e58    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
5da8.5e59    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
5da8.5e5a    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
5da8.5e5b    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
5da8.5e5c    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
5da8.5e5d    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
5da8.5e5e    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
5da8.5e5f    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
5da8.5e60    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
5da8.5e61    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
5da8.5e62    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
5da8.5e63    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
5da8.5e64    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
5da8.5e65    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
5da8.5e66    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
5da8.5e67    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
5da8.5e68    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
5da8.5e69    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
5da8.5e6a    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
5da8.5e6b    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
5da8.5e6c    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
5da8.5e6d    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
5da8.5e6e    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
5da8.5e6f    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
5da8.5e70    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
5da8.5e71    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
5da8.5e72    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
5da8.5e73    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
5da8.5e74    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
5da8.5e75    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
5da8.5e76    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
5da8.5e77    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
5da8.5e78    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
5da8.5e79    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
5da8.5e7a    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
5da8.5e7b    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
5da8.5e7c    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
5da8.5e7d    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
5da8.5e7e    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
5da8.5e7f    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
5da8.5e80    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
5da8.5e81    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
5da8.5e82    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
5da8.5e83    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
5da8.5e84    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
5da8.5e85    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
5da8.5e86    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
5da8.5e87    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
5da8.5e88    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
5da8.5e89    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
5da8.5e8a    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
5da8.5e8b    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
5da8.5e8c    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
5da8.5e8d    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
5da8.5e8e    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
5da8.5e8f    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
5da8.5e90    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
5da8.5e91    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
5da8.5e92    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
5da8.5e93    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
5da8.5e94    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
5da8.5e95    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
5da8.5e96    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
5da8.5e97    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
5da8.5e98    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
5da8.5e99    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
5da8.5e9a    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
5da8.5e9b    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
5da8.5e9c    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
5da8.5e9d    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
5da8.5e9e    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
5da8.5e9f    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
5da8.5ea0    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
5da8.5ea1    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
5da8.5ea2    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
5da8.5ea3    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
5da8.5ea4    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
5da8.5ea5    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
5da8.5ea6    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
5da8.5ea7    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
5da8.5ea8    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
5da8.5ea9    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
5da8.5eaa    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
5da8.5eab    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
5da8.5eac    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
5da8.5ead    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
5da8.5eae    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
5da8.5eaf    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
5da8.5eb0    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
5da8.5eb1    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
5da8.5eb2    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
5da8.5eb3    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
5da8.5eb4    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
5da8.5eb5    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
5da8.5eb6    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
5da8.5eb7    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
5da8.5eb8    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
5eba.5ebb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
5eba.5ebc    R..D    [f000:287e]   IO: outb 00ec <= 74
5eba.5ebd    R..D    [f000:287e]   IO: outb 00ea <= 74
5eba.5ebe    RH..    [f000:287e]   IO: outb 0cff <= 91
5eba.5ebf    R..D    [f000:287e]   IO: outb 00ed <= 91
5eba.5ec0    R..D    [f000:287e]   IO: outb 00eb <= 91
5ec1.5ec2    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
5ec3.5ec4    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
5ec3.5ec5    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
5ec3.5ec6    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
5ec3.5ec7    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
5ec3.5ec8    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
5ec3.5ec9    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
5ec3.5eca    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
5ec3.5ecb    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
5ec3.5ecc    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
5ec3.5ecd    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
5ec3.5ece    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
5ec3.5ecf    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
5ec3.5ed0    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
5ec3.5ed1    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
5ec3.5ed2    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
5ec3.5ed3    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
5ec3.5ed4    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
5ec3.5ed5    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
5ec3.5ed6    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
5ec3.5ed7    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
5ec3.5ed8    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
5ec3.5ed9    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
5ec3.5eda    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
5ec3.5edb    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
5ec3.5edc    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
5ec3.5edd    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
5ec3.5ede    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
5ec3.5edf    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
5ec3.5ee0    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
5ec3.5ee1    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
5ec3.5ee2    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
5ec3.5ee3    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
5ec3.5ee4    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
5ec3.5ee5    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
5ec3.5ee6    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
5ec3.5ee7    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
5ec3.5ee8    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
5ec3.5ee9    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
5ec3.5eea    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
5ec3.5eeb    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
5ec3.5eec    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
5ec3.5eed    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
5ec3.5eee    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
5ec3.5eef    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
5ec3.5ef0    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
5ec3.5ef1    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
5ec3.5ef2    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
5ec3.5ef3    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
5ec3.5ef4    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
5ec3.5ef5    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
5ec3.5ef6    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
5ec3.5ef7    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
5ec3.5ef8    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
5ec3.5ef9    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
5ec3.5efa    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
5ec3.5efb    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
5ec3.5efc    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
5ec3.5efd    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
5ec3.5efe    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
5ec3.5eff    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
5ec3.5f00    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
5ec3.5f01    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
5ec3.5f02    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
5ec3.5f03    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
5ec3.5f04    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
5ec3.5f05    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
5ec3.5f06    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
5ec3.5f07    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
5ec3.5f08    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
5ec3.5f09    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
5ec3.5f0a    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
5ec3.5f0b    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
5ec3.5f0c    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
5ec3.5f0d    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
5ec3.5f0e    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
5ec3.5f0f    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
5ec3.5f10    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
5ec3.5f11    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
5ec3.5f12    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
5ec3.5f13    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
5ec3.5f14    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
5ec3.5f15    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
5ec3.5f16    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
5ec3.5f17    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
5ec3.5f18    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
5ec3.5f19    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
5ec3.5f1a    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
5ec3.5f1b    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
5ec3.5f1c    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
5ec3.5f1d    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
5ec3.5f1e    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
5ec3.5f1f    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
5ec3.5f20    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
5ec3.5f21    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
5ec3.5f22    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
5ec3.5f23    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
5ec3.5f24    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
5ec3.5f25    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
5ec3.5f26    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
5ec3.5f27    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
5ec3.5f28    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
5ec3.5f29    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
5ec3.5f2a    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
5ec3.5f2b    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
5ec3.5f2c    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
5ec3.5f2d    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
5ec3.5f2e    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
5ec3.5f2f    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
5ec3.5f30    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
5ec3.5f31    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
5ec3.5f32    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
5ec3.5f33    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
5ec3.5f34    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
5ec3.5f35    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
5ec3.5f36    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
5ec3.5f37    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
5ec3.5f38    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
5ec3.5f39    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
5ec3.5f3a    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
5ec3.5f3b    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
5ec3.5f3c    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
5ec3.5f3d    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
5ec3.5f3e    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
5ec3.5f3f    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
5ec3.5f40    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
5ec3.5f41    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
5ec3.5f42    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
5ec3.5f43    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
5ec3.5f44    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
5ec3.5f45    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
5ec3.5f46    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
5ec3.5f47    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
5ec3.5f48    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
5ec3.5f49    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
5ec3.5f4a    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
5ec3.5f4b    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
5ec3.5f4c    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
5ec3.5f4d    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
5ec3.5f4e    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
5ec3.5f4f    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
5ec3.5f50    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
5ec3.5f51    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
5ec3.5f52    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
5ec3.5f53    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
5ec3.5f54    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
5ec3.5f55    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
5ec3.5f56    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
5ec3.5f57    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
5ec3.5f58    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
5ec3.5f59    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
5ec3.5f5a    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
5ec3.5f5b    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
5ec3.5f5c    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
5ec3.5f5d    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
5ec3.5f5e    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
5ec3.5f5f    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
5ec3.5f60    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
5ec3.5f61    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
5ec3.5f62    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
5ec3.5f63    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
5ec3.5f64    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
5ec3.5f65    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
5ec3.5f66    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
5ec3.5f67    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
5ec3.5f68    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
5ec3.5f69    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
5ec3.5f6a    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
5ec3.5f6b    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
5ec3.5f6c    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
5ec3.5f6d    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
5ec3.5f6e    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
5ec3.5f6f    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
5ec3.5f70    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
5ec3.5f71    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
5ec3.5f72    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
5ec3.5f73    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
5ec3.5f74    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
5ec3.5f75    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
5ec3.5f76    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
5ec3.5f77    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
5ec3.5f78    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
5ec3.5f79    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
5ec3.5f7a    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
5ec3.5f7b    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
5ec3.5f7c    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
5ec3.5f7d    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
5ec3.5f7e    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
5ec3.5f7f    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
5ec3.5f80    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
5ec3.5f81    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
5ec3.5f82    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
5ec3.5f83    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
5ec3.5f84    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
5ec3.5f85    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
5ec3.5f86    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
5ec3.5f87    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
5ec3.5f88    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
5ec3.5f89    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
5ec3.5f8a    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
5ec3.5f8b    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
5ec3.5f8c    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
5ec3.5f8d    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
5ec3.5f8e    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
5ec3.5f8f    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
5ec3.5f90    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
5ec3.5f91    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
5ec3.5f92    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
5ec3.5f93    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
5ec3.5f94    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
5ec3.5f95    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
5ec3.5f96    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
5ec3.5f97    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
5ec3.5f98    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
5ec3.5f99    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
5ec3.5f9a    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
5ec3.5f9b    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
5ec3.5f9c    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
5ec3.5f9d    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
5ec3.5f9e    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
5ec3.5f9f    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
5ec3.5fa0    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
5ec3.5fa1    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
5ec3.5fa2    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
5ec3.5fa3    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
5ec3.5fa4    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
5ec3.5fa5    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
5ec3.5fa6    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
5ec3.5fa7    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
5ec3.5fa8    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
5ec3.5fa9    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
5ec3.5faa    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
5ec3.5fab    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
5ec3.5fac    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
5ec3.5fad    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
5ec3.5fae    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
5ec3.5faf    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
5ec3.5fb0    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
5ec3.5fb1    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
5ec3.5fb2    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
5ec3.5fb3    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
5ec3.5fb4    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
5ec3.5fb5    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
5ec3.5fb6    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
5ec3.5fb7    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
5ec3.5fb8    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
5ec3.5fb9    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
5ec3.5fba    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
5ec3.5fbb    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
5ec3.5fbc    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
5ec3.5fbd    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
5ec3.5fbe    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
5ec3.5fbf    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
5ec3.5fc0    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
5ec3.5fc1    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
5ec3.5fc2    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
5ec3.5fc3    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
5fc4.5fc5    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
5fc6.5fc7    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
5fc6.5fc8    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
5fc6.5fc9    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
5fc6.5fca    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
5fc6.5fcb    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
5fc6.5fcc    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
5fc6.5fcd    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
5fc6.5fce    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
5fc6.5fcf    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
5fc6.5fd0    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
5fc6.5fd1    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
5fc6.5fd2    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
5fc6.5fd3    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
5fc6.5fd4    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
5fc6.5fd5    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
5fc6.5fd6    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
5fc6.5fd7    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
5fc6.5fd8    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
5fc6.5fd9    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
5fc6.5fda    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
5fc6.5fdb    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
5fc6.5fdc    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
5fc6.5fdd    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
5fc6.5fde    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
5fc6.5fdf    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
5fc6.5fe0    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
5fc6.5fe1    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
5fc6.5fe2    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
5fc6.5fe3    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
5fc6.5fe4    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
5fc6.5fe5    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
5fc6.5fe6    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
5fc6.5fe7    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
5fc6.5fe8    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
5fc6.5fe9    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
5fc6.5fea    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
5fc6.5feb    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
5fc6.5fec    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
5fc6.5fed    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
5fc6.5fee    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
5fc6.5fef    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
5fc6.5ff0    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
5fc6.5ff1    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
5fc6.5ff2    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
5fc6.5ff3    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
5fc6.5ff4    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
5fc6.5ff5    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
5fc6.5ff6    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
5fc6.5ff7    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
5fc6.5ff8    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
5fc6.5ff9    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
5fc6.5ffa    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
5fc6.5ffb    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
5fc6.5ffc    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
5fc6.5ffd    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
5fc6.5ffe    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
5fc6.5fff    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
5fc6.6000    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
5fc6.6001    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
5fc6.6002    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
5fc6.6003    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
5fc6.6004    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
5fc6.6005    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
5fc6.6006    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
5fc6.6007    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
5fc6.6008    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
5fc6.6009    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
5fc6.600a    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
5fc6.600b    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
5fc6.600c    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
5fc6.600d    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
5fc6.600e    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
5fc6.600f    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
5fc6.6010    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
5fc6.6011    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
5fc6.6012    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
5fc6.6013    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
5fc6.6014    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
5fc6.6015    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
5fc6.6016    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
5fc6.6017    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
5fc6.6018    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
5fc6.6019    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
5fc6.601a    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
5fc6.601b    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
5fc6.601c    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
5fc6.601d    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
5fc6.601e    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
5fc6.601f    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
5fc6.6020    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
5fc6.6021    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
5fc6.6022    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
5fc6.6023    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
5fc6.6024    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
5fc6.6025    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
5fc6.6026    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
5fc6.6027    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
5fc6.6028    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
5fc6.6029    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
5fc6.602a    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
5fc6.602b    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
5fc6.602c    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
5fc6.602d    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
5fc6.602e    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
5fc6.602f    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
5fc6.6030    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
5fc6.6031    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
5fc6.6032    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
5fc6.6033    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
5fc6.6034    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
5fc6.6035    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
5fc6.6036    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
5fc6.6037    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
5fc6.6038    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
5fc6.6039    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
5fc6.603a    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
5fc6.603b    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
5fc6.603c    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
5fc6.603d    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
5fc6.603e    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
5fc6.603f    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
5fc6.6040    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
5fc6.6041    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
5fc6.6042    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
5fc6.6043    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
5fc6.6044    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
5fc6.6045    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
5fc6.6046    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
5fc6.6047    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
5fc6.6048    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
5fc6.6049    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
5fc6.604a    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
5fc6.604b    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
5fc6.604c    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
5fc6.604d    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
5fc6.604e    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
5fc6.604f    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
5fc6.6050    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
5fc6.6051    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
5fc6.6052    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
5fc6.6053    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
5fc6.6054    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
5fc6.6055    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
5fc6.6056    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
5fc6.6057    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
5fc6.6058    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
5fc6.6059    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
5fc6.605a    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
5fc6.605b    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
5fc6.605c    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
5fc6.605d    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
5fc6.605e    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
5fc6.605f    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
5fc6.6060    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
5fc6.6061    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
5fc6.6062    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
5fc6.6063    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
5fc6.6064    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
5fc6.6065    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
5fc6.6066    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
5fc6.6067    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
5fc6.6068    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
5fc6.6069    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
5fc6.606a    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
5fc6.606b    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
5fc6.606c    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
5fc6.606d    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
5fc6.606e    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
5fc6.606f    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
5fc6.6070    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
5fc6.6071    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
5fc6.6072    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
5fc6.6073    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
5fc6.6074    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
5fc6.6075    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
5fc6.6076    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
5fc6.6077    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
5fc6.6078    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
5fc6.6079    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
5fc6.607a    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
5fc6.607b    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
5fc6.607c    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
5fc6.607d    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
5fc6.607e    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
5fc6.607f    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
5fc6.6080    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
5fc6.6081    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
5fc6.6082    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
5fc6.6083    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
5fc6.6084    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
5fc6.6085    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
5fc6.6086    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
5fc6.6087    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
5fc6.6088    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
5fc6.6089    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
5fc6.608a    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
5fc6.608b    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
5fc6.608c    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
5fc6.608d    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
5fc6.608e    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
5fc6.608f    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
5fc6.6090    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
5fc6.6091    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
5fc6.6092    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
5fc6.6093    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
5fc6.6094    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
5fc6.6095    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
5fc6.6096    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
5fc6.6097    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
5fc6.6098    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
5fc6.6099    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
5fc6.609a    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
5fc6.609b    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
5fc6.609c    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
5fc6.609d    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
5fc6.609e    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
5fc6.609f    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
5fc6.60a0    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
5fc6.60a1    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
5fc6.60a2    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
5fc6.60a3    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
5fc6.60a4    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
5fc6.60a5    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
5fc6.60a6    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
5fc6.60a7    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
5fc6.60a8    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
5fc6.60a9    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
5fc6.60aa    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
5fc6.60ab    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
5fc6.60ac    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
5fc6.60ad    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
5fc6.60ae    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
5fc6.60af    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
5fc6.60b0    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
5fc6.60b1    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
5fc6.60b2    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
5fc6.60b3    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
5fc6.60b4    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
5fc6.60b5    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
5fc6.60b6    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
5fc6.60b7    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
5fc6.60b8    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
5fc6.60b9    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
5fc6.60ba    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
5fc6.60bb    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
5fc6.60bc    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
5fc6.60bd    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
5fc6.60be    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
5fc6.60bf    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
5fc6.60c0    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
5fc6.60c1    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
5fc6.60c2    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
5fc6.60c3    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
5fc6.60c4    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
5fc6.60c5    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
5fc6.60c6    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
5fc6.60c7    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
5fc6.60c8    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
5fc6.60c9    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
5fc6.60ca    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
5fc6.60cb    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
5fc6.60cc    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
5fc6.60cd    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
5fc6.60ce    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
5fc6.60cf    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
5fc6.60d0    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
5fc6.60d1    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
5fc6.60d2    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
5fc6.60d3    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
5fc6.60d4    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
5fc6.60d5    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
5fc6.60d6    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
60d8.60d9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
60d8.60da    R..D    [f000:287e]   IO: outb 00ec <= 74
60d8.60db    R..D    [f000:287e]   IO: outb 00ea <= 74
60d8.60dc    RH..    [f000:287e]   IO: outb 0cff <= 92
60d8.60dd    R..D    [f000:287e]   IO: outb 00ed <= 92
60d8.60de    R..D    [f000:287e]   IO: outb 00eb <= 92
60df.60e0    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
60e1.60e2    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
60e1.60e3    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
60e1.60e4    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
60e1.60e5    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
60e1.60e6    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
60e1.60e7    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
60e1.60e8    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
60e1.60e9    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
60e1.60ea    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
60e1.60eb    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
60e1.60ec    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
60e1.60ed    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
60e1.60ee    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
60e1.60ef    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
60e1.60f0    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
60e1.60f1    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
60e1.60f2    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
60e1.60f3    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
60e1.60f4    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
60e1.60f5    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
60e1.60f6    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
60e1.60f7    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
60e1.60f8    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
60e1.60f9    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
60e1.60fa    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
60e1.60fb    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
60e1.60fc    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
60e1.60fd    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
60e1.60fe    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
60e1.60ff    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
60e1.6100    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
60e1.6101    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
60e1.6102    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
60e1.6103    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
60e1.6104    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
60e1.6105    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
60e1.6106    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
60e1.6107    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
60e1.6108    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
60e1.6109    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
60e1.610a    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
60e1.610b    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
60e1.610c    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
60e1.610d    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
60e1.610e    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
60e1.610f    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
60e1.6110    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
60e1.6111    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
60e1.6112    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
60e1.6113    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
60e1.6114    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
60e1.6115    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
60e1.6116    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
60e1.6117    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
60e1.6118    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
60e1.6119    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
60e1.611a    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
60e1.611b    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
60e1.611c    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
60e1.611d    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
60e1.611e    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
60e1.611f    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
60e1.6120    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
60e1.6121    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
60e1.6122    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
60e1.6123    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
60e1.6124    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
60e1.6125    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
60e1.6126    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
60e1.6127    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
60e1.6128    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
60e1.6129    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
60e1.612a    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
60e1.612b    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
60e1.612c    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
60e1.612d    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
60e1.612e    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
60e1.612f    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
60e1.6130    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
60e1.6131    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
60e1.6132    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
60e1.6133    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
60e1.6134    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
60e1.6135    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
60e1.6136    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
60e1.6137    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
60e1.6138    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
60e1.6139    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
60e1.613a    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
60e1.613b    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
60e1.613c    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
60e1.613d    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
60e1.613e    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
60e1.613f    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
60e1.6140    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
60e1.6141    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
60e1.6142    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
60e1.6143    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
60e1.6144    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
60e1.6145    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
60e1.6146    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
60e1.6147    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
60e1.6148    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
60e1.6149    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
60e1.614a    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
60e1.614b    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
60e1.614c    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
60e1.614d    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
60e1.614e    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
60e1.614f    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
60e1.6150    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
60e1.6151    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
60e1.6152    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
60e1.6153    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
60e1.6154    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
60e1.6155    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
60e1.6156    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
60e1.6157    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
60e1.6158    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
60e1.6159    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
60e1.615a    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
60e1.615b    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
60e1.615c    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
60e1.615d    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
60e1.615e    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
60e1.615f    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
60e1.6160    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
60e1.6161    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
60e1.6162    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
60e1.6163    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
60e1.6164    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
60e1.6165    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
60e1.6166    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
60e1.6167    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
60e1.6168    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
60e1.6169    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
60e1.616a    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
60e1.616b    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
60e1.616c    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
60e1.616d    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
60e1.616e    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
60e1.616f    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
60e1.6170    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
60e1.6171    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
60e1.6172    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
60e1.6173    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
60e1.6174    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
60e1.6175    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
60e1.6176    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
60e1.6177    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
60e1.6178    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
60e1.6179    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
60e1.617a    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
60e1.617b    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
60e1.617c    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
60e1.617d    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
60e1.617e    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
60e1.617f    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
60e1.6180    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
60e1.6181    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
60e1.6182    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
60e1.6183    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
60e1.6184    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
60e1.6185    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
60e1.6186    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
60e1.6187    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
60e1.6188    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
60e1.6189    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
60e1.618a    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
60e1.618b    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
60e1.618c    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
60e1.618d    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
60e1.618e    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
60e1.618f    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
60e1.6190    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
60e1.6191    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
60e1.6192    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
60e1.6193    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
60e1.6194    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
60e1.6195    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
60e1.6196    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
60e1.6197    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
60e1.6198    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
60e1.6199    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
60e1.619a    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
60e1.619b    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
60e1.619c    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
60e1.619d    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
60e1.619e    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
60e1.619f    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
60e1.61a0    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
60e1.61a1    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
60e1.61a2    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
60e1.61a3    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
60e1.61a4    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
60e1.61a5    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
60e1.61a6    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
60e1.61a7    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
60e1.61a8    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
60e1.61a9    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
60e1.61aa    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
60e1.61ab    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
60e1.61ac    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
60e1.61ad    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
60e1.61ae    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
60e1.61af    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
60e1.61b0    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
60e1.61b1    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
60e1.61b2    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
60e1.61b3    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
60e1.61b4    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
60e1.61b5    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
60e1.61b6    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
60e1.61b7    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
60e1.61b8    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
60e1.61b9    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
60e1.61ba    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
60e1.61bb    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
60e1.61bc    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
60e1.61bd    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
60e1.61be    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
60e1.61bf    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
60e1.61c0    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
60e1.61c1    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
60e1.61c2    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
60e1.61c3    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
60e1.61c4    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
60e1.61c5    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
60e1.61c6    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
60e1.61c7    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
60e1.61c8    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
60e1.61c9    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
60e1.61ca    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
60e1.61cb    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
60e1.61cc    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
60e1.61cd    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
60e1.61ce    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
60e1.61cf    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
60e1.61d0    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
60e1.61d1    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
60e1.61d2    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
60e1.61d3    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
60e1.61d4    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
60e1.61d5    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
60e1.61d6    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
60e1.61d7    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
60e1.61d8    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
60e1.61d9    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
60e1.61da    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
60e1.61db    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
60e1.61dc    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
60e1.61dd    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
60e1.61de    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
60e1.61df    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
60e1.61e0    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
60e1.61e1    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
61e2.61e3    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
61e4.61e5    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
61e4.61e6    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
61e4.61e7    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
61e4.61e8    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
61e4.61e9    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
61e4.61ea    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
61e4.61eb    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
61e4.61ec    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
61e4.61ed    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
61e4.61ee    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
61e4.61ef    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
61e4.61f0    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
61e4.61f1    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
61e4.61f2    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
61e4.61f3    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
61e4.61f4    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
61e4.61f5    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
61e4.61f6    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
61e4.61f7    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
61e4.61f8    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
61e4.61f9    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
61e4.61fa    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
61e4.61fb    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
61e4.61fc    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
61e4.61fd    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
61e4.61fe    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
61e4.61ff    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
61e4.6200    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
61e4.6201    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
61e4.6202    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
61e4.6203    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
61e4.6204    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
61e4.6205    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
61e4.6206    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
61e4.6207    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
61e4.6208    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
61e4.6209    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
61e4.620a    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
61e4.620b    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
61e4.620c    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
61e4.620d    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
61e4.620e    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
61e4.620f    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
61e4.6210    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
61e4.6211    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
61e4.6212    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
61e4.6213    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
61e4.6214    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
61e4.6215    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
61e4.6216    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
61e4.6217    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
61e4.6218    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
61e4.6219    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
61e4.621a    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
61e4.621b    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
61e4.621c    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
61e4.621d    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
61e4.621e    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
61e4.621f    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
61e4.6220    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
61e4.6221    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
61e4.6222    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
61e4.6223    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
61e4.6224    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
61e4.6225    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
61e4.6226    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
61e4.6227    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
61e4.6228    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
61e4.6229    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
61e4.622a    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
61e4.622b    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
61e4.622c    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
61e4.622d    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
61e4.622e    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
61e4.622f    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
61e4.6230    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
61e4.6231    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
61e4.6232    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
61e4.6233    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
61e4.6234    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
61e4.6235    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
61e4.6236    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
61e4.6237    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
61e4.6238    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
61e4.6239    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
61e4.623a    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
61e4.623b    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
61e4.623c    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
61e4.623d    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
61e4.623e    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
61e4.623f    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
61e4.6240    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
61e4.6241    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
61e4.6242    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
61e4.6243    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
61e4.6244    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
61e4.6245    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
61e4.6246    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
61e4.6247    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
61e4.6248    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
61e4.6249    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
61e4.624a    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
61e4.624b    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
61e4.624c    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
61e4.624d    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
61e4.624e    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
61e4.624f    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
61e4.6250    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
61e4.6251    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
61e4.6252    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
61e4.6253    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
61e4.6254    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
61e4.6255    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
61e4.6256    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
61e4.6257    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
61e4.6258    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
61e4.6259    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
61e4.625a    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
61e4.625b    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
61e4.625c    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
61e4.625d    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
61e4.625e    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
61e4.625f    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
61e4.6260    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
61e4.6261    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
61e4.6262    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
61e4.6263    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
61e4.6264    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
61e4.6265    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
61e4.6266    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
61e4.6267    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
61e4.6268    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
61e4.6269    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
61e4.626a    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
61e4.626b    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
61e4.626c    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
61e4.626d    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
61e4.626e    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
61e4.626f    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
61e4.6270    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
61e4.6271    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
61e4.6272    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
61e4.6273    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
61e4.6274    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
61e4.6275    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
61e4.6276    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
61e4.6277    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
61e4.6278    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
61e4.6279    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
61e4.627a    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
61e4.627b    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
61e4.627c    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
61e4.627d    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
61e4.627e    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
61e4.627f    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
61e4.6280    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
61e4.6281    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
61e4.6282    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
61e4.6283    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
61e4.6284    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
61e4.6285    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
61e4.6286    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
61e4.6287    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
61e4.6288    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
61e4.6289    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
61e4.628a    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
61e4.628b    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
61e4.628c    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
61e4.628d    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
61e4.628e    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
61e4.628f    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
61e4.6290    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
61e4.6291    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
61e4.6292    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
61e4.6293    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
61e4.6294    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
61e4.6295    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
61e4.6296    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
61e4.6297    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
61e4.6298    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
61e4.6299    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
61e4.629a    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
61e4.629b    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
61e4.629c    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
61e4.629d    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
61e4.629e    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
61e4.629f    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
61e4.62a0    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
61e4.62a1    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
61e4.62a2    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
61e4.62a3    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
61e4.62a4    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
61e4.62a5    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
61e4.62a6    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
61e4.62a7    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
61e4.62a8    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
61e4.62a9    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
61e4.62aa    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
61e4.62ab    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
61e4.62ac    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
61e4.62ad    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
61e4.62ae    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
61e4.62af    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
61e4.62b0    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
61e4.62b1    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
61e4.62b2    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
61e4.62b3    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
61e4.62b4    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
61e4.62b5    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
61e4.62b6    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
61e4.62b7    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
61e4.62b8    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
61e4.62b9    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
61e4.62ba    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
61e4.62bb    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
61e4.62bc    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
61e4.62bd    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
61e4.62be    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
61e4.62bf    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
61e4.62c0    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
61e4.62c1    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
61e4.62c2    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
61e4.62c3    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
61e4.62c4    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
61e4.62c5    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
61e4.62c6    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
61e4.62c7    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
61e4.62c8    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
61e4.62c9    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
61e4.62ca    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
61e4.62cb    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
61e4.62cc    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
61e4.62cd    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
61e4.62ce    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
61e4.62cf    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
61e4.62d0    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
61e4.62d1    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
61e4.62d2    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
61e4.62d3    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
61e4.62d4    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
61e4.62d5    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
61e4.62d6    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
61e4.62d7    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
61e4.62d8    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
61e4.62d9    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
61e4.62da    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
61e4.62db    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
61e4.62dc    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
61e4.62dd    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
61e4.62de    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
61e4.62df    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
61e4.62e0    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
61e4.62e1    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
61e4.62e2    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
61e4.62e3    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
61e4.62e4    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
61e4.62e5    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
61e4.62e6    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
61e4.62e7    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
61e4.62e8    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
61e4.62e9    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
61e4.62ea    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
61e4.62eb    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
61e4.62ec    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
61e4.62ed    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
61e4.62ee    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
61e4.62ef    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
61e4.62f0    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
61e4.62f1    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
61e4.62f2    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
61e4.62f3    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
61e4.62f4    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
62f6.62f7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
62f6.62f8    R..D    [f000:287e]   IO: outb 00ec <= 74
62f6.62f9    R..D    [f000:287e]   IO: outb 00ea <= 74
62f6.62fa    RH..    [f000:287e]   IO: outb 0cff <= 93
62f6.62fb    R..D    [f000:287e]   IO: outb 00ed <= 93
62f6.62fc    R..D    [f000:287e]   IO: outb 00eb <= 93
62fd.62fe    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
62ff.6300    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
62ff.6301    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
62ff.6302    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
62ff.6303    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
62ff.6304    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
62ff.6305    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
62ff.6306    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
62ff.6307    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
62ff.6308    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
62ff.6309    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
62ff.630a    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
62ff.630b    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
62ff.630c    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
62ff.630d    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
62ff.630e    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
62ff.630f    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
62ff.6310    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
62ff.6311    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
62ff.6312    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
62ff.6313    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
62ff.6314    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
62ff.6315    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
62ff.6316    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
62ff.6317    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
62ff.6318    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
62ff.6319    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
62ff.631a    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
62ff.631b    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
62ff.631c    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
62ff.631d    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
62ff.631e    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
62ff.631f    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
62ff.6320    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
62ff.6321    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
62ff.6322    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
62ff.6323    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
62ff.6324    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
62ff.6325    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
62ff.6326    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
62ff.6327    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
62ff.6328    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
62ff.6329    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
62ff.632a    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
62ff.632b    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
62ff.632c    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
62ff.632d    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
62ff.632e    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
62ff.632f    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
62ff.6330    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
62ff.6331    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
62ff.6332    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
62ff.6333    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
62ff.6334    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
62ff.6335    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
62ff.6336    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
62ff.6337    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
62ff.6338    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
62ff.6339    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
62ff.633a    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
62ff.633b    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
62ff.633c    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
62ff.633d    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
62ff.633e    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
62ff.633f    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
62ff.6340    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
62ff.6341    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
62ff.6342    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
62ff.6343    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
62ff.6344    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
62ff.6345    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
62ff.6346    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
62ff.6347    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
62ff.6348    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
62ff.6349    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
62ff.634a    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
62ff.634b    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
62ff.634c    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
62ff.634d    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
62ff.634e    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
62ff.634f    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
62ff.6350    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
62ff.6351    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
62ff.6352    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
62ff.6353    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
62ff.6354    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
62ff.6355    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
62ff.6356    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
62ff.6357    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
62ff.6358    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
62ff.6359    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
62ff.635a    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
62ff.635b    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
62ff.635c    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
62ff.635d    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
62ff.635e    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
62ff.635f    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
62ff.6360    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
62ff.6361    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
62ff.6362    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
62ff.6363    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
62ff.6364    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
62ff.6365    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
62ff.6366    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
62ff.6367    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
62ff.6368    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
62ff.6369    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
62ff.636a    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
62ff.636b    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
62ff.636c    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
62ff.636d    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
62ff.636e    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
62ff.636f    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
62ff.6370    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
62ff.6371    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
62ff.6372    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
62ff.6373    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
62ff.6374    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
62ff.6375    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
62ff.6376    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
62ff.6377    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
62ff.6378    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
62ff.6379    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
62ff.637a    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
62ff.637b    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
62ff.637c    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
62ff.637d    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
62ff.637e    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
62ff.637f    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
62ff.6380    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
62ff.6381    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
62ff.6382    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
62ff.6383    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
62ff.6384    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
62ff.6385    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
62ff.6386    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
62ff.6387    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
62ff.6388    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
62ff.6389    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
62ff.638a    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
62ff.638b    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
62ff.638c    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
62ff.638d    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
62ff.638e    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
62ff.638f    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
62ff.6390    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
62ff.6391    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
62ff.6392    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
62ff.6393    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
62ff.6394    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
62ff.6395    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
62ff.6396    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
62ff.6397    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
62ff.6398    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
62ff.6399    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
62ff.639a    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
62ff.639b    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
62ff.639c    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
62ff.639d    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
62ff.639e    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
62ff.639f    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
62ff.63a0    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
62ff.63a1    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
62ff.63a2    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
62ff.63a3    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
62ff.63a4    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
62ff.63a5    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
62ff.63a6    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
62ff.63a7    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
62ff.63a8    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
62ff.63a9    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
62ff.63aa    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
62ff.63ab    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
62ff.63ac    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
62ff.63ad    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
62ff.63ae    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
62ff.63af    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
62ff.63b0    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
62ff.63b1    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
62ff.63b2    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
62ff.63b3    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
62ff.63b4    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
62ff.63b5    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
62ff.63b6    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
62ff.63b7    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
62ff.63b8    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
62ff.63b9    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
62ff.63ba    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
62ff.63bb    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
62ff.63bc    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
62ff.63bd    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
62ff.63be    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
62ff.63bf    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
62ff.63c0    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
62ff.63c1    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
62ff.63c2    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
62ff.63c3    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
62ff.63c4    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
62ff.63c5    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
62ff.63c6    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
62ff.63c7    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
62ff.63c8    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
62ff.63c9    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
62ff.63ca    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
62ff.63cb    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
62ff.63cc    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
62ff.63cd    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
62ff.63ce    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
62ff.63cf    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
62ff.63d0    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
62ff.63d1    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
62ff.63d2    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
62ff.63d3    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
62ff.63d4    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
62ff.63d5    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
62ff.63d6    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
62ff.63d7    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
62ff.63d8    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
62ff.63d9    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
62ff.63da    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
62ff.63db    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
62ff.63dc    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
62ff.63dd    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
62ff.63de    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
62ff.63df    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
62ff.63e0    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
62ff.63e1    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
62ff.63e2    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
62ff.63e3    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
62ff.63e4    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
62ff.63e5    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
62ff.63e6    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
62ff.63e7    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
62ff.63e8    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
62ff.63e9    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
62ff.63ea    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
62ff.63eb    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
62ff.63ec    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
62ff.63ed    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
62ff.63ee    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
62ff.63ef    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
62ff.63f0    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
62ff.63f1    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
62ff.63f2    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
62ff.63f3    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
62ff.63f4    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
62ff.63f5    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
62ff.63f6    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
62ff.63f7    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
62ff.63f8    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
62ff.63f9    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
62ff.63fa    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
62ff.63fb    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
62ff.63fc    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
62ff.63fd    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
62ff.63fe    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
62ff.63ff    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
6400.6401    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
6402.6403    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
6402.6404    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
6402.6405    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
6402.6406    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
6402.6407    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
6402.6408    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
6402.6409    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
6402.640a    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
6402.640b    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
6402.640c    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
6402.640d    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
6402.640e    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
6402.640f    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
6402.6410    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
6402.6411    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
6402.6412    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
6402.6413    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
6402.6414    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
6402.6415    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
6402.6416    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
6402.6417    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
6402.6418    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
6402.6419    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
6402.641a    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
6402.641b    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
6402.641c    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
6402.641d    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
6402.641e    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
6402.641f    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
6402.6420    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
6402.6421    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
6402.6422    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
6402.6423    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
6402.6424    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
6402.6425    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
6402.6426    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
6402.6427    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
6402.6428    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
6402.6429    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
6402.642a    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
6402.642b    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
6402.642c    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
6402.642d    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
6402.642e    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
6402.642f    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
6402.6430    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
6402.6431    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
6402.6432    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
6402.6433    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
6402.6434    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
6402.6435    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
6402.6436    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
6402.6437    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
6402.6438    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
6402.6439    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
6402.643a    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
6402.643b    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
6402.643c    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
6402.643d    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
6402.643e    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
6402.643f    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
6402.6440    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
6402.6441    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
6402.6442    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
6402.6443    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
6402.6444    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
6402.6445    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
6402.6446    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
6402.6447    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
6402.6448    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
6402.6449    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
6402.644a    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
6402.644b    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
6402.644c    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
6402.644d    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
6402.644e    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
6402.644f    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
6402.6450    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
6402.6451    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
6402.6452    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
6402.6453    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
6402.6454    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
6402.6455    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
6402.6456    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
6402.6457    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
6402.6458    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
6402.6459    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
6402.645a    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
6402.645b    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
6402.645c    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
6402.645d    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
6402.645e    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
6402.645f    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
6402.6460    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
6402.6461    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
6402.6462    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
6402.6463    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
6402.6464    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
6402.6465    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
6402.6466    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
6402.6467    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
6402.6468    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
6402.6469    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
6402.646a    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
6402.646b    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
6402.646c    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
6402.646d    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
6402.646e    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
6402.646f    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
6402.6470    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
6402.6471    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
6402.6472    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
6402.6473    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
6402.6474    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
6402.6475    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
6402.6476    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
6402.6477    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
6402.6478    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
6402.6479    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
6402.647a    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
6402.647b    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
6402.647c    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
6402.647d    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
6402.647e    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
6402.647f    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
6402.6480    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
6402.6481    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
6402.6482    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
6402.6483    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
6402.6484    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
6402.6485    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
6402.6486    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
6402.6487    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
6402.6488    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
6402.6489    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
6402.648a    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
6402.648b    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
6402.648c    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
6402.648d    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
6402.648e    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
6402.648f    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
6402.6490    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
6402.6491    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
6402.6492    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
6402.6493    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
6402.6494    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
6402.6495    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
6402.6496    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
6402.6497    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
6402.6498    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
6402.6499    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
6402.649a    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
6402.649b    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
6402.649c    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
6402.649d    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
6402.649e    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
6402.649f    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
6402.64a0    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
6402.64a1    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
6402.64a2    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
6402.64a3    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
6402.64a4    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
6402.64a5    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
6402.64a6    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
6402.64a7    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
6402.64a8    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
6402.64a9    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
6402.64aa    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
6402.64ab    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
6402.64ac    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
6402.64ad    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
6402.64ae    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
6402.64af    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
6402.64b0    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
6402.64b1    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
6402.64b2    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
6402.64b3    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
6402.64b4    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
6402.64b5    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
6402.64b6    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
6402.64b7    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
6402.64b8    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
6402.64b9    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
6402.64ba    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
6402.64bb    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
6402.64bc    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
6402.64bd    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
6402.64be    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
6402.64bf    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
6402.64c0    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
6402.64c1    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
6402.64c2    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
6402.64c3    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
6402.64c4    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
6402.64c5    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
6402.64c6    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
6402.64c7    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
6402.64c8    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
6402.64c9    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
6402.64ca    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
6402.64cb    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
6402.64cc    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
6402.64cd    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
6402.64ce    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
6402.64cf    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
6402.64d0    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
6402.64d1    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
6402.64d2    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
6402.64d3    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
6402.64d4    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
6402.64d5    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
6402.64d6    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
6402.64d7    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
6402.64d8    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
6402.64d9    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
6402.64da    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
6402.64db    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
6402.64dc    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
6402.64dd    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
6402.64de    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
6402.64df    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
6402.64e0    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
6402.64e1    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
6402.64e2    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
6402.64e3    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
6402.64e4    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
6402.64e5    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
6402.64e6    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
6402.64e7    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
6402.64e8    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
6402.64e9    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
6402.64ea    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
6402.64eb    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
6402.64ec    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
6402.64ed    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
6402.64ee    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
6402.64ef    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
6402.64f0    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
6402.64f1    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
6402.64f2    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
6402.64f3    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
6402.64f4    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
6402.64f5    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
6402.64f6    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
6402.64f7    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
6402.64f8    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
6402.64f9    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
6402.64fa    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
6402.64fb    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
6402.64fc    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
6402.64fd    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
6402.64fe    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
6402.64ff    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
6402.6500    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
6402.6501    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
6402.6502    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
6402.6503    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
6402.6504    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
6402.6505    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
6402.6506    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
6402.6507    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
6402.6508    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
6402.6509    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
6402.650a    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
6402.650b    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
6402.650c    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
6402.650d    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
6402.650e    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
6402.650f    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
6402.6510    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
6402.6511    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
6402.6512    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
6514.6515    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
6514.6516    R..D    [f000:287e]   IO: outb 00ec <= 74
6514.6517    R..D    [f000:287e]   IO: outb 00ea <= 74
6514.6518    RH..    [f000:287e]   IO: outb 0cff <= 94
6514.6519    R..D    [f000:287e]   IO: outb 00ed <= 94
6514.651a    R..D    [f000:287e]   IO: outb 00eb <= 94
651b.651c    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
651d.651e    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
651d.651f    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
651d.6520    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
651d.6521    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
651d.6522    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
651d.6523    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
651d.6524    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
651d.6525    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
651d.6526    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
651d.6527    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
651d.6528    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
651d.6529    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
651d.652a    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
651d.652b    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
651d.652c    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
651d.652d    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
651d.652e    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
651d.652f    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
651d.6530    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
651d.6531    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
651d.6532    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
651d.6533    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
651d.6534    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
651d.6535    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
651d.6536    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
651d.6537    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
651d.6538    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
651d.6539    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
651d.653a    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
651d.653b    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
651d.653c    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
651d.653d    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
651d.653e    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
651d.653f    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
651d.6540    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
651d.6541    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
651d.6542    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
651d.6543    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
651d.6544    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
651d.6545    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
651d.6546    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
651d.6547    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
651d.6548    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
651d.6549    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
651d.654a    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
651d.654b    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
651d.654c    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
651d.654d    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
651d.654e    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
651d.654f    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
651d.6550    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
651d.6551    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
651d.6552    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
651d.6553    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
651d.6554    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
651d.6555    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
651d.6556    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
651d.6557    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
651d.6558    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
651d.6559    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
651d.655a    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
651d.655b    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
651d.655c    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
651d.655d    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
651d.655e    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
651d.655f    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
651d.6560    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
651d.6561    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
651d.6562    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
651d.6563    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
651d.6564    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
651d.6565    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
651d.6566    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
651d.6567    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
651d.6568    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
651d.6569    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
651d.656a    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
651d.656b    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
651d.656c    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
651d.656d    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
651d.656e    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
651d.656f    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
651d.6570    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
651d.6571    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
651d.6572    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
651d.6573    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
651d.6574    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
651d.6575    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
651d.6576    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
651d.6577    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
651d.6578    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
651d.6579    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
651d.657a    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
651d.657b    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
651d.657c    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
651d.657d    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
651d.657e    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
651d.657f    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
651d.6580    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
651d.6581    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
651d.6582    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
651d.6583    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
651d.6584    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
651d.6585    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
651d.6586    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
651d.6587    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
651d.6588    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
651d.6589    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
651d.658a    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
651d.658b    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
651d.658c    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
651d.658d    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
651d.658e    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
651d.658f    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
651d.6590    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
651d.6591    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
651d.6592    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
651d.6593    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
651d.6594    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
651d.6595    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
651d.6596    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
651d.6597    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
651d.6598    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
651d.6599    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
651d.659a    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
651d.659b    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
651d.659c    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
651d.659d    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
651d.659e    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
651d.659f    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
651d.65a0    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
651d.65a1    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
651d.65a2    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
651d.65a3    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
651d.65a4    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
651d.65a5    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
651d.65a6    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
651d.65a7    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
651d.65a8    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
651d.65a9    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
651d.65aa    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
651d.65ab    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
651d.65ac    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
651d.65ad    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
651d.65ae    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
651d.65af    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
651d.65b0    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
651d.65b1    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
651d.65b2    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
651d.65b3    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
651d.65b4    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
651d.65b5    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
651d.65b6    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
651d.65b7    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
651d.65b8    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
651d.65b9    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
651d.65ba    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
651d.65bb    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
651d.65bc    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
651d.65bd    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
651d.65be    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
651d.65bf    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
651d.65c0    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
651d.65c1    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
651d.65c2    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
651d.65c3    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
651d.65c4    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
651d.65c5    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
651d.65c6    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
651d.65c7    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
651d.65c8    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
651d.65c9    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
651d.65ca    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
651d.65cb    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
651d.65cc    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
651d.65cd    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
651d.65ce    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
651d.65cf    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
651d.65d0    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
651d.65d1    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
651d.65d2    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
651d.65d3    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
651d.65d4    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
651d.65d5    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
651d.65d6    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
651d.65d7    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
651d.65d8    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
651d.65d9    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
651d.65da    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
651d.65db    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
651d.65dc    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
651d.65dd    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
651d.65de    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
651d.65df    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
651d.65e0    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
651d.65e1    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
651d.65e2    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
651d.65e3    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
651d.65e4    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
651d.65e5    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
651d.65e6    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
651d.65e7    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
651d.65e8    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
651d.65e9    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
651d.65ea    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
651d.65eb    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
651d.65ec    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
651d.65ed    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
651d.65ee    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
651d.65ef    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
651d.65f0    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
651d.65f1    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
651d.65f2    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
651d.65f3    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
651d.65f4    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
651d.65f5    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
651d.65f6    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
651d.65f7    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
651d.65f8    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
651d.65f9    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
651d.65fa    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
651d.65fb    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
651d.65fc    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
651d.65fd    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
651d.65fe    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
651d.65ff    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
651d.6600    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
651d.6601    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
651d.6602    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
651d.6603    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
651d.6604    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
651d.6605    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
651d.6606    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
651d.6607    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
651d.6608    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
651d.6609    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
651d.660a    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
651d.660b    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
651d.660c    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
651d.660d    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
651d.660e    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
651d.660f    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
651d.6610    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
651d.6611    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
651d.6612    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
651d.6613    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
651d.6614    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
651d.6615    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
651d.6616    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
651d.6617    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
651d.6618    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
651d.6619    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
651d.661a    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
651d.661b    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
651d.661c    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
651d.661d    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
661e.661f    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
6620.6621    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
6620.6622    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
6620.6623    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
6620.6624    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
6620.6625    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
6620.6626    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
6620.6627    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
6620.6628    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
6620.6629    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
6620.662a    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
6620.662b    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
6620.662c    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
6620.662d    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
6620.662e    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
6620.662f    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
6620.6630    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
6620.6631    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
6620.6632    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
6620.6633    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
6620.6634    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
6620.6635    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
6620.6636    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
6620.6637    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
6620.6638    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
6620.6639    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
6620.663a    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
6620.663b    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
6620.663c    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
6620.663d    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
6620.663e    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
6620.663f    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
6620.6640    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
6620.6641    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
6620.6642    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
6620.6643    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
6620.6644    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
6620.6645    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
6620.6646    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
6620.6647    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
6620.6648    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
6620.6649    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
6620.664a    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
6620.664b    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
6620.664c    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
6620.664d    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
6620.664e    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
6620.664f    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
6620.6650    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
6620.6651    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
6620.6652    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
6620.6653    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
6620.6654    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
6620.6655    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
6620.6656    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
6620.6657    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
6620.6658    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
6620.6659    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
6620.665a    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
6620.665b    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
6620.665c    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
6620.665d    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
6620.665e    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
6620.665f    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
6620.6660    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
6620.6661    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
6620.6662    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
6620.6663    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
6620.6664    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
6620.6665    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
6620.6666    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
6620.6667    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
6620.6668    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
6620.6669    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
6620.666a    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
6620.666b    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
6620.666c    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
6620.666d    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
6620.666e    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
6620.666f    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
6620.6670    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
6620.6671    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
6620.6672    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
6620.6673    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
6620.6674    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
6620.6675    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
6620.6676    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
6620.6677    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
6620.6678    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
6620.6679    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
6620.667a    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
6620.667b    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
6620.667c    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
6620.667d    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
6620.667e    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
6620.667f    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
6620.6680    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
6620.6681    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
6620.6682    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
6620.6683    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
6620.6684    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
6620.6685    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
6620.6686    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
6620.6687    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
6620.6688    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
6620.6689    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
6620.668a    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
6620.668b    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
6620.668c    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
6620.668d    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
6620.668e    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
6620.668f    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
6620.6690    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
6620.6691    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
6620.6692    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
6620.6693    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
6620.6694    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
6620.6695    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
6620.6696    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
6620.6697    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
6620.6698    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
6620.6699    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
6620.669a    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
6620.669b    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
6620.669c    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
6620.669d    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
6620.669e    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
6620.669f    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
6620.66a0    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
6620.66a1    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
6620.66a2    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
6620.66a3    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
6620.66a4    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
6620.66a5    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
6620.66a6    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
6620.66a7    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
6620.66a8    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
6620.66a9    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
6620.66aa    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
6620.66ab    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
6620.66ac    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
6620.66ad    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
6620.66ae    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
6620.66af    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
6620.66b0    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
6620.66b1    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
6620.66b2    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
6620.66b3    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
6620.66b4    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
6620.66b5    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
6620.66b6    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
6620.66b7    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
6620.66b8    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
6620.66b9    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
6620.66ba    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
6620.66bb    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
6620.66bc    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
6620.66bd    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
6620.66be    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
6620.66bf    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
6620.66c0    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
6620.66c1    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
6620.66c2    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
6620.66c3    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
6620.66c4    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
6620.66c5    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
6620.66c6    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
6620.66c7    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
6620.66c8    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
6620.66c9    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
6620.66ca    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
6620.66cb    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
6620.66cc    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
6620.66cd    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
6620.66ce    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
6620.66cf    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
6620.66d0    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
6620.66d1    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
6620.66d2    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
6620.66d3    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
6620.66d4    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
6620.66d5    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
6620.66d6    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
6620.66d7    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
6620.66d8    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
6620.66d9    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
6620.66da    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
6620.66db    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
6620.66dc    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
6620.66dd    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
6620.66de    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
6620.66df    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
6620.66e0    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
6620.66e1    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
6620.66e2    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
6620.66e3    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
6620.66e4    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
6620.66e5    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
6620.66e6    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
6620.66e7    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
6620.66e8    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
6620.66e9    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
6620.66ea    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
6620.66eb    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
6620.66ec    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
6620.66ed    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
6620.66ee    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
6620.66ef    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
6620.66f0    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
6620.66f1    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
6620.66f2    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
6620.66f3    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
6620.66f4    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
6620.66f5    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
6620.66f6    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
6620.66f7    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
6620.66f8    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
6620.66f9    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
6620.66fa    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
6620.66fb    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
6620.66fc    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
6620.66fd    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
6620.66fe    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
6620.66ff    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
6620.6700    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
6620.6701    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
6620.6702    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
6620.6703    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
6620.6704    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
6620.6705    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
6620.6706    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
6620.6707    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
6620.6708    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
6620.6709    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
6620.670a    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
6620.670b    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
6620.670c    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
6620.670d    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
6620.670e    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
6620.670f    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
6620.6710    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
6620.6711    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
6620.6712    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
6620.6713    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
6620.6714    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
6620.6715    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
6620.6716    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
6620.6717    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
6620.6718    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
6620.6719    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
6620.671a    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
6620.671b    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
6620.671c    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
6620.671d    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
6620.671e    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
6620.671f    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
6620.6720    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
6620.6721    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
6620.6722    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
6620.6723    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
6620.6724    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
6620.6725    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
6620.6726    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
6620.6727    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
6620.6728    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
6620.6729    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
6620.672a    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
6620.672b    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
6620.672c    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
6620.672d    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
6620.672e    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
6620.672f    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
6620.6730    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
6732.6733    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
6732.6734    R..D    [f000:287e]   IO: outb 00ec <= 74
6732.6735    R..D    [f000:287e]   IO: outb 00ea <= 74
6732.6736    RH..    [f000:287e]   IO: outb 0cff <= 95
6732.6737    R..D    [f000:287e]   IO: outb 00ed <= 95
6732.6738    R..D    [f000:287e]   IO: outb 00eb <= 95
6739.673a    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
673b.673c    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
673b.673d    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
673b.673e    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
673b.673f    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
673b.6740    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
673b.6741    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
673b.6742    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
673b.6743    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
673b.6744    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
673b.6745    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
673b.6746    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
673b.6747    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
673b.6748    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
673b.6749    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
673b.674a    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
673b.674b    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
673b.674c    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
673b.674d    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
673b.674e    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
673b.674f    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
673b.6750    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
673b.6751    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
673b.6752    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
673b.6753    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
673b.6754    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
673b.6755    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
673b.6756    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
673b.6757    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
673b.6758    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
673b.6759    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
673b.675a    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
673b.675b    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
673b.675c    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
673b.675d    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
673b.675e    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
673b.675f    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
673b.6760    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
673b.6761    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
673b.6762    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
673b.6763    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
673b.6764    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
673b.6765    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
673b.6766    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
673b.6767    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
673b.6768    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
673b.6769    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
673b.676a    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
673b.676b    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
673b.676c    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
673b.676d    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
673b.676e    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
673b.676f    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
673b.6770    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
673b.6771    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
673b.6772    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
673b.6773    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
673b.6774    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
673b.6775    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
673b.6776    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
673b.6777    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
673b.6778    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
673b.6779    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
673b.677a    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
673b.677b    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
673b.677c    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
673b.677d    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
673b.677e    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
673b.677f    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
673b.6780    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
673b.6781    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
673b.6782    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
673b.6783    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
673b.6784    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
673b.6785    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
673b.6786    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
673b.6787    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
673b.6788    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
673b.6789    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
673b.678a    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
673b.678b    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
673b.678c    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
673b.678d    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
673b.678e    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
673b.678f    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
673b.6790    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
673b.6791    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
673b.6792    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
673b.6793    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
673b.6794    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
673b.6795    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
673b.6796    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
673b.6797    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
673b.6798    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
673b.6799    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
673b.679a    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
673b.679b    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
673b.679c    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
673b.679d    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
673b.679e    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
673b.679f    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
673b.67a0    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
673b.67a1    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
673b.67a2    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
673b.67a3    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
673b.67a4    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
673b.67a5    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
673b.67a6    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
673b.67a7    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
673b.67a8    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
673b.67a9    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
673b.67aa    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
673b.67ab    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
673b.67ac    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
673b.67ad    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
673b.67ae    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
673b.67af    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
673b.67b0    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
673b.67b1    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
673b.67b2    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
673b.67b3    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
673b.67b4    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
673b.67b5    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
673b.67b6    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
673b.67b7    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
673b.67b8    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
673b.67b9    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
673b.67ba    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
673b.67bb    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
673b.67bc    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
673b.67bd    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
673b.67be    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
673b.67bf    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
673b.67c0    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
673b.67c1    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
673b.67c2    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
673b.67c3    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
673b.67c4    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
673b.67c5    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
673b.67c6    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
673b.67c7    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
673b.67c8    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
673b.67c9    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
673b.67ca    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
673b.67cb    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
673b.67cc    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
673b.67cd    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
673b.67ce    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
673b.67cf    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
673b.67d0    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
673b.67d1    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
673b.67d2    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
673b.67d3    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
673b.67d4    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
673b.67d5    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
673b.67d6    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
673b.67d7    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
673b.67d8    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
673b.67d9    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
673b.67da    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
673b.67db    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
673b.67dc    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
673b.67dd    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
673b.67de    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
673b.67df    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
673b.67e0    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
673b.67e1    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
673b.67e2    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
673b.67e3    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
673b.67e4    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
673b.67e5    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
673b.67e6    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
673b.67e7    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
673b.67e8    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
673b.67e9    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
673b.67ea    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
673b.67eb    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
673b.67ec    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
673b.67ed    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
673b.67ee    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
673b.67ef    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
673b.67f0    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
673b.67f1    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
673b.67f2    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
673b.67f3    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
673b.67f4    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
673b.67f5    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
673b.67f6    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
673b.67f7    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
673b.67f8    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
673b.67f9    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
673b.67fa    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
673b.67fb    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
673b.67fc    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
673b.67fd    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
673b.67fe    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
673b.67ff    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
673b.6800    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
673b.6801    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
673b.6802    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
673b.6803    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
673b.6804    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
673b.6805    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
673b.6806    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
673b.6807    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
673b.6808    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
673b.6809    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
673b.680a    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
673b.680b    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
673b.680c    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
673b.680d    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
673b.680e    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
673b.680f    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
673b.6810    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
673b.6811    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
673b.6812    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
673b.6813    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
673b.6814    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
673b.6815    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
673b.6816    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
673b.6817    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
673b.6818    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
673b.6819    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
673b.681a    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
673b.681b    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
673b.681c    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
673b.681d    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
673b.681e    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
673b.681f    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
673b.6820    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
673b.6821    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
673b.6822    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
673b.6823    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
673b.6824    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
673b.6825    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
673b.6826    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
673b.6827    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
673b.6828    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
673b.6829    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
673b.682a    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
673b.682b    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
673b.682c    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
673b.682d    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
673b.682e    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
673b.682f    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
673b.6830    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
673b.6831    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
673b.6832    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
673b.6833    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
673b.6834    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
673b.6835    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
673b.6836    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
673b.6837    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
673b.6838    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
673b.6839    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
673b.683a    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
673b.683b    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
683c.683d    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
683e.683f    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
683e.6840    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
683e.6841    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
683e.6842    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
683e.6843    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
683e.6844    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
683e.6845    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
683e.6846    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
683e.6847    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
683e.6848    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
683e.6849    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
683e.684a    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
683e.684b    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
683e.684c    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
683e.684d    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
683e.684e    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
683e.684f    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
683e.6850    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
683e.6851    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
683e.6852    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
683e.6853    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
683e.6854    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
683e.6855    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
683e.6856    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
683e.6857    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
683e.6858    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
683e.6859    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
683e.685a    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
683e.685b    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
683e.685c    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
683e.685d    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
683e.685e    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
683e.685f    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
683e.6860    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
683e.6861    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
683e.6862    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
683e.6863    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
683e.6864    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
683e.6865    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
683e.6866    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
683e.6867    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
683e.6868    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
683e.6869    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
683e.686a    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
683e.686b    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
683e.686c    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
683e.686d    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
683e.686e    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
683e.686f    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
683e.6870    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
683e.6871    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
683e.6872    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
683e.6873    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
683e.6874    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
683e.6875    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
683e.6876    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
683e.6877    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
683e.6878    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
683e.6879    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
683e.687a    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
683e.687b    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
683e.687c    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
683e.687d    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
683e.687e    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
683e.687f    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
683e.6880    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
683e.6881    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
683e.6882    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
683e.6883    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
683e.6884    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
683e.6885    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
683e.6886    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
683e.6887    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
683e.6888    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
683e.6889    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
683e.688a    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
683e.688b    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
683e.688c    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
683e.688d    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
683e.688e    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
683e.688f    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
683e.6890    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
683e.6891    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
683e.6892    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
683e.6893    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
683e.6894    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
683e.6895    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
683e.6896    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
683e.6897    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
683e.6898    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
683e.6899    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
683e.689a    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
683e.689b    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
683e.689c    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
683e.689d    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
683e.689e    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
683e.689f    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
683e.68a0    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
683e.68a1    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
683e.68a2    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
683e.68a3    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
683e.68a4    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
683e.68a5    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
683e.68a6    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
683e.68a7    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
683e.68a8    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
683e.68a9    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
683e.68aa    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
683e.68ab    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
683e.68ac    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
683e.68ad    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
683e.68ae    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
683e.68af    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
683e.68b0    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
683e.68b1    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
683e.68b2    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
683e.68b3    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
683e.68b4    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
683e.68b5    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
683e.68b6    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
683e.68b7    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
683e.68b8    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
683e.68b9    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
683e.68ba    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
683e.68bb    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
683e.68bc    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
683e.68bd    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
683e.68be    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
683e.68bf    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
683e.68c0    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
683e.68c1    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
683e.68c2    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
683e.68c3    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
683e.68c4    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
683e.68c5    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
683e.68c6    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
683e.68c7    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
683e.68c8    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
683e.68c9    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
683e.68ca    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
683e.68cb    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
683e.68cc    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
683e.68cd    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
683e.68ce    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
683e.68cf    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
683e.68d0    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
683e.68d1    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
683e.68d2    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
683e.68d3    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
683e.68d4    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
683e.68d5    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
683e.68d6    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
683e.68d7    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
683e.68d8    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
683e.68d9    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
683e.68da    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
683e.68db    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
683e.68dc    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
683e.68dd    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
683e.68de    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
683e.68df    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
683e.68e0    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
683e.68e1    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
683e.68e2    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
683e.68e3    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
683e.68e4    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
683e.68e5    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
683e.68e6    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
683e.68e7    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
683e.68e8    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
683e.68e9    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
683e.68ea    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
683e.68eb    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
683e.68ec    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
683e.68ed    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
683e.68ee    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
683e.68ef    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
683e.68f0    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
683e.68f1    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
683e.68f2    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
683e.68f3    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
683e.68f4    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
683e.68f5    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
683e.68f6    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
683e.68f7    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
683e.68f8    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
683e.68f9    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
683e.68fa    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
683e.68fb    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
683e.68fc    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
683e.68fd    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
683e.68fe    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
683e.68ff    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
683e.6900    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
683e.6901    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
683e.6902    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
683e.6903    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
683e.6904    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
683e.6905    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
683e.6906    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
683e.6907    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
683e.6908    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
683e.6909    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
683e.690a    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
683e.690b    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
683e.690c    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
683e.690d    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
683e.690e    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
683e.690f    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
683e.6910    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
683e.6911    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
683e.6912    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
683e.6913    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
683e.6914    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
683e.6915    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
683e.6916    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
683e.6917    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
683e.6918    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
683e.6919    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
683e.691a    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
683e.691b    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
683e.691c    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
683e.691d    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
683e.691e    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
683e.691f    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
683e.6920    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
683e.6921    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
683e.6922    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
683e.6923    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
683e.6924    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
683e.6925    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
683e.6926    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
683e.6927    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
683e.6928    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
683e.6929    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
683e.692a    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
683e.692b    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
683e.692c    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
683e.692d    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
683e.692e    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
683e.692f    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
683e.6930    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
683e.6931    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
683e.6932    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
683e.6933    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
683e.6934    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
683e.6935    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
683e.6936    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
683e.6937    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
683e.6938    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
683e.6939    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
683e.693a    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
683e.693b    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
683e.693c    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
683e.693d    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
683e.693e    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
683e.693f    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
683e.6940    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
683e.6941    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
683e.6942    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
683e.6943    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
683e.6944    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
683e.6945    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
683e.6946    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
683e.6947    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
683e.6948    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
683e.6949    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
683e.694a    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
683e.694b    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
683e.694c    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
683e.694d    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
683e.694e    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
6950.6951    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
6950.6952    R..D    [f000:287e]   IO: outb 00ec <= 74
6950.6953    R..D    [f000:287e]   IO: outb 00ea <= 74
6950.6954    RH..    [f000:287e]   IO: outb 0cff <= 96
6950.6955    R..D    [f000:287e]   IO: outb 00ed <= 96
6950.6956    R..D    [f000:287e]   IO: outb 00eb <= 96
6957.6958    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
6959.695a    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
6959.695b    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
6959.695c    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
6959.695d    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
6959.695e    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
6959.695f    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
6959.6960    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
6959.6961    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
6959.6962    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
6959.6963    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
6959.6964    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
6959.6965    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
6959.6966    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
6959.6967    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
6959.6968    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
6959.6969    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
6959.696a    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
6959.696b    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
6959.696c    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
6959.696d    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
6959.696e    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
6959.696f    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
6959.6970    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
6959.6971    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
6959.6972    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
6959.6973    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
6959.6974    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
6959.6975    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
6959.6976    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
6959.6977    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
6959.6978    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
6959.6979    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
6959.697a    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
6959.697b    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
6959.697c    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
6959.697d    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
6959.697e    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
6959.697f    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
6959.6980    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
6959.6981    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
6959.6982    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
6959.6983    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
6959.6984    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
6959.6985    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
6959.6986    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
6959.6987    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
6959.6988    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
6959.6989    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
6959.698a    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
6959.698b    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
6959.698c    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
6959.698d    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
6959.698e    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
6959.698f    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
6959.6990    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
6959.6991    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
6959.6992    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
6959.6993    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
6959.6994    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
6959.6995    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
6959.6996    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
6959.6997    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
6959.6998    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
6959.6999    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
6959.699a    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
6959.699b    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
6959.699c    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
6959.699d    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
6959.699e    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
6959.699f    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
6959.69a0    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
6959.69a1    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
6959.69a2    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
6959.69a3    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
6959.69a4    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
6959.69a5    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
6959.69a6    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
6959.69a7    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
6959.69a8    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
6959.69a9    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
6959.69aa    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
6959.69ab    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
6959.69ac    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
6959.69ad    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
6959.69ae    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
6959.69af    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
6959.69b0    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
6959.69b1    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
6959.69b2    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
6959.69b3    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
6959.69b4    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
6959.69b5    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
6959.69b6    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
6959.69b7    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
6959.69b8    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
6959.69b9    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
6959.69ba    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
6959.69bb    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
6959.69bc    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
6959.69bd    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
6959.69be    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
6959.69bf    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
6959.69c0    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
6959.69c1    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
6959.69c2    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
6959.69c3    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
6959.69c4    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
6959.69c5    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
6959.69c6    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
6959.69c7    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
6959.69c8    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
6959.69c9    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
6959.69ca    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
6959.69cb    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
6959.69cc    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
6959.69cd    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
6959.69ce    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
6959.69cf    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
6959.69d0    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
6959.69d1    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
6959.69d2    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
6959.69d3    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
6959.69d4    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
6959.69d5    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
6959.69d6    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
6959.69d7    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
6959.69d8    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
6959.69d9    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
6959.69da    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
6959.69db    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
6959.69dc    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
6959.69dd    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
6959.69de    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
6959.69df    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
6959.69e0    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
6959.69e1    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
6959.69e2    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
6959.69e3    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
6959.69e4    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
6959.69e5    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
6959.69e6    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
6959.69e7    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
6959.69e8    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
6959.69e9    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
6959.69ea    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
6959.69eb    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
6959.69ec    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
6959.69ed    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
6959.69ee    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
6959.69ef    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
6959.69f0    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
6959.69f1    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
6959.69f2    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
6959.69f3    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
6959.69f4    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
6959.69f5    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
6959.69f6    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
6959.69f7    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
6959.69f8    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
6959.69f9    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
6959.69fa    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
6959.69fb    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
6959.69fc    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
6959.69fd    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
6959.69fe    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
6959.69ff    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
6959.6a00    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
6959.6a01    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
6959.6a02    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
6959.6a03    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
6959.6a04    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
6959.6a05    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
6959.6a06    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
6959.6a07    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
6959.6a08    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
6959.6a09    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
6959.6a0a    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
6959.6a0b    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
6959.6a0c    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
6959.6a0d    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
6959.6a0e    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
6959.6a0f    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
6959.6a10    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
6959.6a11    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
6959.6a12    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
6959.6a13    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
6959.6a14    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
6959.6a15    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
6959.6a16    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
6959.6a17    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
6959.6a18    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
6959.6a19    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
6959.6a1a    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
6959.6a1b    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
6959.6a1c    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
6959.6a1d    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
6959.6a1e    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
6959.6a1f    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
6959.6a20    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
6959.6a21    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
6959.6a22    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
6959.6a23    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
6959.6a24    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
6959.6a25    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
6959.6a26    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
6959.6a27    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
6959.6a28    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
6959.6a29    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
6959.6a2a    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
6959.6a2b    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
6959.6a2c    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
6959.6a2d    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
6959.6a2e    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
6959.6a2f    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
6959.6a30    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
6959.6a31    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
6959.6a32    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
6959.6a33    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
6959.6a34    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
6959.6a35    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
6959.6a36    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
6959.6a37    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
6959.6a38    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
6959.6a39    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
6959.6a3a    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
6959.6a3b    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
6959.6a3c    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
6959.6a3d    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
6959.6a3e    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
6959.6a3f    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
6959.6a40    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
6959.6a41    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
6959.6a42    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
6959.6a43    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
6959.6a44    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
6959.6a45    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
6959.6a46    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
6959.6a47    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
6959.6a48    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
6959.6a49    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
6959.6a4a    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
6959.6a4b    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
6959.6a4c    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
6959.6a4d    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
6959.6a4e    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
6959.6a4f    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
6959.6a50    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
6959.6a51    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
6959.6a52    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
6959.6a53    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
6959.6a54    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
6959.6a55    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
6959.6a56    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
6959.6a57    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
6959.6a58    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
6959.6a59    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
6a5a.6a5b    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
6a5c.6a5d    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
6a5c.6a5e    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
6a5c.6a5f    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
6a5c.6a60    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
6a5c.6a61    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
6a5c.6a62    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
6a5c.6a63    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
6a5c.6a64    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
6a5c.6a65    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
6a5c.6a66    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
6a5c.6a67    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
6a5c.6a68    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
6a5c.6a69    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
6a5c.6a6a    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
6a5c.6a6b    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
6a5c.6a6c    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
6a5c.6a6d    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
6a5c.6a6e    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
6a5c.6a6f    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
6a5c.6a70    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
6a5c.6a71    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
6a5c.6a72    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
6a5c.6a73    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
6a5c.6a74    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
6a5c.6a75    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
6a5c.6a76    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
6a5c.6a77    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
6a5c.6a78    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
6a5c.6a79    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
6a5c.6a7a    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
6a5c.6a7b    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
6a5c.6a7c    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
6a5c.6a7d    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
6a5c.6a7e    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
6a5c.6a7f    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
6a5c.6a80    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
6a5c.6a81    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
6a5c.6a82    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
6a5c.6a83    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
6a5c.6a84    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
6a5c.6a85    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
6a5c.6a86    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
6a5c.6a87    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
6a5c.6a88    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
6a5c.6a89    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
6a5c.6a8a    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
6a5c.6a8b    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
6a5c.6a8c    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
6a5c.6a8d    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
6a5c.6a8e    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
6a5c.6a8f    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
6a5c.6a90    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
6a5c.6a91    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
6a5c.6a92    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
6a5c.6a93    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
6a5c.6a94    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
6a5c.6a95    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
6a5c.6a96    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
6a5c.6a97    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
6a5c.6a98    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
6a5c.6a99    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
6a5c.6a9a    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
6a5c.6a9b    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
6a5c.6a9c    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
6a5c.6a9d    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
6a5c.6a9e    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
6a5c.6a9f    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
6a5c.6aa0    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
6a5c.6aa1    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
6a5c.6aa2    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
6a5c.6aa3    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
6a5c.6aa4    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
6a5c.6aa5    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
6a5c.6aa6    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
6a5c.6aa7    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
6a5c.6aa8    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
6a5c.6aa9    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
6a5c.6aaa    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
6a5c.6aab    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
6a5c.6aac    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
6a5c.6aad    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
6a5c.6aae    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
6a5c.6aaf    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
6a5c.6ab0    RH.U    [f000:60ed]   MEM:  readl 0000001c => 33ffbfff
6a5c.6ab1    R.Q.    [f000:6192]   MEM:  readw 000f6193 => 0340
6a5c.6ab2    R.Q.    [f000:6192]   MEM:  readw 000f61a1 => 61a6
6ab4.6ab5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
6ab4.6ab6    R..D    [f000:287e]   IO: outb 00ec <= 40
6ab4.6ab7    R..D    [f000:287e]   IO: outb 00ea <= 40
6ab4.6ab8    RH..    [f000:287e]   IO: outb 0cfc <= 00
6ab4.6ab9    R..D    [f000:287e]   IO: outb 00ed <= 00
6ab4.6aba    R..D    [f000:287e]   IO: outb 00eb <= 00
6ab4.6abb    R.Q.    [f000:61a8]   MEM:  readw 000f61c1 => 61c6
6abc.6abd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
6abc.6abe    R..D    [f000:2860]   IO: outb 00ea <= 54
6abc.6abf    R..D    [f000:2860]   IO: outb 00ee <= 54
6abc.6ac0    RH..    [f000:2860]   IO:  inb 0cfc => 80
6abc.6ac1    R..D    [f000:2860]   IO: outb 00eb <= 80
6abc.6ac2    R..D    [f000:2860]   IO: outb 00ef <= 80
6ac3.6ac4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
6ac3.6ac5    R..D    [f000:287e]   IO: outb 00ec <= 54
6ac3.6ac6    R..D    [f000:287e]   IO: outb 00ea <= 54
6ac3.6ac7    RH..    [f000:287e]   IO: outb 0cfc <= 00
6ac3.6ac8    R..D    [f000:287e]   IO: outb 00ed <= 00
6ac3.6ac9    R..D    [f000:287e]   IO: outb 00eb <= 00
6ac3.6aca    R.Q.    [f000:61c8]   MEM:  readl 000f61d3 => efff0000
6ac3.6acb    R.Q.    [f000:5f26]   MEM:  readl 000f5f32 => 00100000
6acc.6acd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
6acc.6ace    R..D    [f000:2860]   IO: outb 00ea <= 54
6acc.6acf    R..D    [f000:2860]   IO: outb 00ee <= 54
6acc.6ad0    RH..    [f000:2860]   IO:  inb 0cfc => 00
6acc.6ad1    R..D    [f000:2860]   IO: outb 00eb <= 00
6acc.6ad2    R..D    [f000:2860]   IO: outb 00ef <= 00
6ad3.6ad4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
6ad3.6ad5    R..D    [f000:287e]   IO: outb 00ec <= 54
6ad3.6ad6    R..D    [f000:287e]   IO: outb 00ea <= 54
6ad3.6ad7    RH..    [f000:287e]   IO: outb 0cfc <= 08
6ad3.6ad8    R..D    [f000:287e]   IO: outb 00ed <= 08
6ad3.6ad9    R..D    [f000:287e]   IO: outb 00eb <= 08
6ada.6adb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
6ada.6adc    R..D    [f000:287e]   IO: outb 00ec <= 40
6ada.6add    R..D    [f000:287e]   IO: outb 00ea <= 40
6ada.6ade    RH..    [f000:287e]   IO: outb 0cfc <= 04
6ada.6adf    R..D    [f000:287e]   IO: outb 00ed <= 04
6ada.6ae0    R..D    [f000:287e]   IO: outb 00eb <= 04
6ae1.6ae2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
6ae1.6ae3    R..D    [f000:287e]   IO: outb 00ec <= 74
6ae1.6ae4    R..D    [f000:287e]   IO: outb 00ea <= 74
6ae1.6ae5    RH..    [f000:287e]   IO: outb 0cff <= 80
6ae1.6ae6    R..D    [f000:287e]   IO: outb 00ed <= 80
6ae1.6ae7    R..D    [f000:287e]   IO: outb 00eb <= 80
6ae8.6ae9    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
6aea.6aeb    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
6aea.6aec    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
6aea.6aed    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
6aea.6aee    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
6aea.6aef    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
6aea.6af0    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
6aea.6af1    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
6aea.6af2    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
6aea.6af3    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
6aea.6af4    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
6aea.6af5    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
6aea.6af6    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
6aea.6af7    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
6aea.6af8    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
6aea.6af9    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
6aea.6afa    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
6aea.6afb    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
6aea.6afc    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
6aea.6afd    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
6aea.6afe    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
6aea.6aff    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
6aea.6b00    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
6aea.6b01    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
6aea.6b02    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
6aea.6b03    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
6aea.6b04    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
6aea.6b05    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
6aea.6b06    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
6aea.6b07    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
6aea.6b08    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
6aea.6b09    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
6aea.6b0a    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
6aea.6b0b    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
6aea.6b0c    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
6aea.6b0d    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
6aea.6b0e    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
6aea.6b0f    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
6aea.6b10    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
6aea.6b11    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
6aea.6b12    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
6aea.6b13    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
6aea.6b14    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
6aea.6b15    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
6aea.6b16    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
6aea.6b17    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
6aea.6b18    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
6aea.6b19    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
6aea.6b1a    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
6aea.6b1b    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
6aea.6b1c    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
6aea.6b1d    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
6aea.6b1e    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
6aea.6b1f    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
6aea.6b20    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
6aea.6b21    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
6aea.6b22    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
6aea.6b23    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
6aea.6b24    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
6aea.6b25    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
6aea.6b26    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
6aea.6b27    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
6aea.6b28    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
6aea.6b29    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
6aea.6b2a    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
6aea.6b2b    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
6aea.6b2c    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
6aea.6b2d    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
6aea.6b2e    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
6aea.6b2f    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
6aea.6b30    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
6aea.6b31    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
6aea.6b32    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
6aea.6b33    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
6aea.6b34    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
6aea.6b35    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
6aea.6b36    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
6aea.6b37    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
6aea.6b38    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
6aea.6b39    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
6aea.6b3a    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
6aea.6b3b    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
6aea.6b3c    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
6aea.6b3d    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
6aea.6b3e    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
6aea.6b3f    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
6aea.6b40    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
6aea.6b41    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
6aea.6b42    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
6aea.6b43    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
6aea.6b44    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
6aea.6b45    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
6aea.6b46    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
6aea.6b47    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
6aea.6b48    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
6aea.6b49    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
6aea.6b4a    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
6aea.6b4b    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
6aea.6b4c    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
6aea.6b4d    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
6aea.6b4e    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
6aea.6b4f    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
6aea.6b50    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
6aea.6b51    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
6aea.6b52    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
6aea.6b53    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
6aea.6b54    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
6aea.6b55    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
6aea.6b56    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
6aea.6b57    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
6aea.6b58    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
6aea.6b59    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
6aea.6b5a    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
6aea.6b5b    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
6aea.6b5c    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
6aea.6b5d    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
6aea.6b5e    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
6aea.6b5f    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
6aea.6b60    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
6aea.6b61    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
6aea.6b62    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
6aea.6b63    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
6aea.6b64    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
6aea.6b65    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
6aea.6b66    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
6aea.6b67    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
6aea.6b68    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
6aea.6b69    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
6aea.6b6a    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
6aea.6b6b    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
6aea.6b6c    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
6aea.6b6d    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
6aea.6b6e    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
6aea.6b6f    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
6aea.6b70    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
6aea.6b71    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
6aea.6b72    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
6aea.6b73    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
6aea.6b74    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
6aea.6b75    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
6aea.6b76    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
6aea.6b77    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
6aea.6b78    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
6aea.6b79    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
6aea.6b7a    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
6aea.6b7b    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
6aea.6b7c    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
6aea.6b7d    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
6aea.6b7e    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
6aea.6b7f    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
6aea.6b80    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
6aea.6b81    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
6aea.6b82    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
6aea.6b83    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
6aea.6b84    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
6aea.6b85    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
6aea.6b86    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
6aea.6b87    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
6aea.6b88    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
6aea.6b89    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
6aea.6b8a    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
6aea.6b8b    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
6aea.6b8c    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
6aea.6b8d    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
6aea.6b8e    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
6aea.6b8f    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
6aea.6b90    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
6aea.6b91    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
6aea.6b92    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
6aea.6b93    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
6aea.6b94    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
6aea.6b95    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
6aea.6b96    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
6aea.6b97    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
6aea.6b98    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
6aea.6b99    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
6aea.6b9a    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
6aea.6b9b    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
6aea.6b9c    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
6aea.6b9d    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
6aea.6b9e    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
6aea.6b9f    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
6aea.6ba0    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
6aea.6ba1    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
6aea.6ba2    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
6aea.6ba3    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
6aea.6ba4    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
6aea.6ba5    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
6aea.6ba6    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
6aea.6ba7    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
6aea.6ba8    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
6aea.6ba9    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
6aea.6baa    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
6aea.6bab    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
6aea.6bac    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
6aea.6bad    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
6aea.6bae    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
6aea.6baf    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
6aea.6bb0    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
6aea.6bb1    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
6aea.6bb2    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
6aea.6bb3    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
6aea.6bb4    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
6aea.6bb5    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
6aea.6bb6    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
6aea.6bb7    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
6aea.6bb8    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
6aea.6bb9    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
6aea.6bba    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
6aea.6bbb    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
6aea.6bbc    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
6aea.6bbd    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
6aea.6bbe    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
6aea.6bbf    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
6aea.6bc0    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
6aea.6bc1    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
6aea.6bc2    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
6aea.6bc3    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
6aea.6bc4    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
6aea.6bc5    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
6aea.6bc6    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
6aea.6bc7    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
6aea.6bc8    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
6aea.6bc9    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
6aea.6bca    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
6aea.6bcb    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
6aea.6bcc    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
6aea.6bcd    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
6aea.6bce    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
6aea.6bcf    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
6aea.6bd0    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
6aea.6bd1    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
6aea.6bd2    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
6aea.6bd3    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
6aea.6bd4    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
6aea.6bd5    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
6aea.6bd6    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
6aea.6bd7    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
6aea.6bd8    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
6aea.6bd9    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
6aea.6bda    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
6aea.6bdb    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
6aea.6bdc    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
6aea.6bdd    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
6aea.6bde    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
6aea.6bdf    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
6aea.6be0    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
6aea.6be1    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
6aea.6be2    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
6aea.6be3    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
6aea.6be4    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
6aea.6be5    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
6aea.6be6    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
6aea.6be7    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
6aea.6be8    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
6aea.6be9    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
6aea.6bea    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
6beb.6bec    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
6bed.6bee    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
6bed.6bef    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
6bed.6bf0    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
6bed.6bf1    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
6bed.6bf2    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
6bed.6bf3    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
6bed.6bf4    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
6bed.6bf5    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
6bed.6bf6    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
6bed.6bf7    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
6bed.6bf8    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
6bed.6bf9    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
6bed.6bfa    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
6bed.6bfb    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
6bed.6bfc    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
6bed.6bfd    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
6bed.6bfe    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
6bed.6bff    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
6bed.6c00    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
6bed.6c01    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
6bed.6c02    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
6bed.6c03    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
6bed.6c04    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
6bed.6c05    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
6bed.6c06    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
6bed.6c07    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
6bed.6c08    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
6bed.6c09    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
6bed.6c0a    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
6bed.6c0b    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
6bed.6c0c    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
6bed.6c0d    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
6bed.6c0e    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
6bed.6c0f    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
6bed.6c10    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
6bed.6c11    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
6bed.6c12    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
6bed.6c13    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
6bed.6c14    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
6bed.6c15    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
6bed.6c16    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
6bed.6c17    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
6bed.6c18    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
6bed.6c19    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
6bed.6c1a    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
6bed.6c1b    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
6bed.6c1c    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
6bed.6c1d    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
6bed.6c1e    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
6bed.6c1f    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
6bed.6c20    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
6bed.6c21    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
6bed.6c22    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
6bed.6c23    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
6bed.6c24    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
6bed.6c25    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
6bed.6c26    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
6bed.6c27    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
6bed.6c28    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
6bed.6c29    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
6bed.6c2a    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
6bed.6c2b    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
6bed.6c2c    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
6bed.6c2d    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
6bed.6c2e    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
6bed.6c2f    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
6bed.6c30    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
6bed.6c31    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
6bed.6c32    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
6bed.6c33    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
6bed.6c34    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
6bed.6c35    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
6bed.6c36    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
6bed.6c37    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
6bed.6c38    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
6bed.6c39    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
6bed.6c3a    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
6bed.6c3b    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
6bed.6c3c    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
6bed.6c3d    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
6bed.6c3e    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
6bed.6c3f    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
6bed.6c40    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
6bed.6c41    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
6bed.6c42    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
6bed.6c43    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
6bed.6c44    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
6bed.6c45    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
6bed.6c46    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
6bed.6c47    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
6bed.6c48    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
6bed.6c49    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
6bed.6c4a    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
6bed.6c4b    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
6bed.6c4c    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
6bed.6c4d    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
6bed.6c4e    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
6bed.6c4f    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
6bed.6c50    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
6bed.6c51    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
6bed.6c52    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
6bed.6c53    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
6bed.6c54    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
6bed.6c55    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
6bed.6c56    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
6bed.6c57    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
6bed.6c58    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
6bed.6c59    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
6bed.6c5a    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
6bed.6c5b    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
6bed.6c5c    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
6bed.6c5d    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
6bed.6c5e    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
6bed.6c5f    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
6bed.6c60    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
6bed.6c61    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
6bed.6c62    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
6bed.6c63    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
6bed.6c64    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
6bed.6c65    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
6bed.6c66    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
6bed.6c67    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
6bed.6c68    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
6bed.6c69    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
6bed.6c6a    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
6bed.6c6b    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
6bed.6c6c    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
6bed.6c6d    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
6bed.6c6e    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
6bed.6c6f    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
6bed.6c70    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
6bed.6c71    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
6bed.6c72    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
6bed.6c73    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
6bed.6c74    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
6bed.6c75    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
6bed.6c76    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
6bed.6c77    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
6bed.6c78    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
6bed.6c79    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
6bed.6c7a    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
6bed.6c7b    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
6bed.6c7c    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
6bed.6c7d    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
6bed.6c7e    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
6bed.6c7f    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
6bed.6c80    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
6bed.6c81    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
6bed.6c82    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
6bed.6c83    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
6bed.6c84    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
6bed.6c85    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
6bed.6c86    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
6bed.6c87    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
6bed.6c88    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
6bed.6c89    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
6bed.6c8a    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
6bed.6c8b    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
6bed.6c8c    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
6bed.6c8d    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
6bed.6c8e    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
6bed.6c8f    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
6bed.6c90    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
6bed.6c91    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
6bed.6c92    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
6bed.6c93    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
6bed.6c94    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
6bed.6c95    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
6bed.6c96    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
6bed.6c97    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
6bed.6c98    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
6bed.6c99    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
6bed.6c9a    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
6bed.6c9b    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
6bed.6c9c    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
6bed.6c9d    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
6bed.6c9e    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
6bed.6c9f    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
6bed.6ca0    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
6bed.6ca1    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
6bed.6ca2    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
6bed.6ca3    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
6bed.6ca4    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
6bed.6ca5    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
6bed.6ca6    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
6bed.6ca7    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
6bed.6ca8    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
6bed.6ca9    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
6bed.6caa    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
6bed.6cab    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
6bed.6cac    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
6bed.6cad    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
6bed.6cae    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
6bed.6caf    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
6bed.6cb0    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
6bed.6cb1    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
6bed.6cb2    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
6bed.6cb3    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
6bed.6cb4    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
6bed.6cb5    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
6bed.6cb6    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
6bed.6cb7    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
6bed.6cb8    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
6bed.6cb9    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
6bed.6cba    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
6bed.6cbb    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
6bed.6cbc    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
6bed.6cbd    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
6bed.6cbe    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
6bed.6cbf    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
6bed.6cc0    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
6bed.6cc1    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
6bed.6cc2    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
6bed.6cc3    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
6bed.6cc4    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
6bed.6cc5    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
6bed.6cc6    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
6bed.6cc7    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
6bed.6cc8    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
6bed.6cc9    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
6bed.6cca    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
6bed.6ccb    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
6bed.6ccc    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
6bed.6ccd    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
6bed.6cce    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
6bed.6ccf    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
6bed.6cd0    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
6bed.6cd1    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
6bed.6cd2    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
6bed.6cd3    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
6bed.6cd4    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
6bed.6cd5    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
6bed.6cd6    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
6bed.6cd7    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
6bed.6cd8    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
6bed.6cd9    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
6bed.6cda    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
6bed.6cdb    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
6bed.6cdc    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
6bed.6cdd    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
6bed.6cde    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
6bed.6cdf    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
6bed.6ce0    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
6bed.6ce1    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
6bed.6ce2    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
6bed.6ce3    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
6bed.6ce4    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
6bed.6ce5    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
6bed.6ce6    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
6bed.6ce7    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
6bed.6ce8    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
6bed.6ce9    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
6bed.6cea    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
6bed.6ceb    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
6bed.6cec    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
6bed.6ced    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
6bed.6cee    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
6bed.6cef    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
6bed.6cf0    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
6bed.6cf1    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
6bed.6cf2    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
6bed.6cf3    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
6bed.6cf4    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
6bed.6cf5    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
6bed.6cf6    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
6bed.6cf7    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
6bed.6cf8    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
6bed.6cf9    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
6bed.6cfa    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
6bed.6cfb    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
6bed.6cfc    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
6bed.6cfd    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
6cff.6d00    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
6cff.6d01    R..D    [f000:287e]   IO: outb 00ec <= 74
6cff.6d02    R..D    [f000:287e]   IO: outb 00ea <= 74
6cff.6d03    RH..    [f000:287e]   IO: outb 0cff <= 84
6cff.6d04    R..D    [f000:287e]   IO: outb 00ed <= 84
6cff.6d05    R..D    [f000:287e]   IO: outb 00eb <= 84
6d06.6d07    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
6d08.6d09    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
6d08.6d0a    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
6d08.6d0b    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
6d08.6d0c    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
6d08.6d0d    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
6d08.6d0e    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
6d08.6d0f    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
6d08.6d10    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
6d08.6d11    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
6d08.6d12    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
6d08.6d13    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
6d08.6d14    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
6d08.6d15    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
6d08.6d16    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
6d08.6d17    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
6d08.6d18    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
6d08.6d19    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
6d08.6d1a    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
6d08.6d1b    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
6d08.6d1c    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
6d08.6d1d    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
6d08.6d1e    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
6d08.6d1f    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
6d08.6d20    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
6d08.6d21    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
6d08.6d22    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
6d08.6d23    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
6d08.6d24    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
6d08.6d25    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
6d08.6d26    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
6d08.6d27    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
6d08.6d28    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
6d08.6d29    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
6d08.6d2a    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
6d08.6d2b    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
6d08.6d2c    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
6d08.6d2d    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
6d08.6d2e    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
6d08.6d2f    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
6d08.6d30    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
6d08.6d31    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
6d08.6d32    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
6d08.6d33    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
6d08.6d34    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
6d08.6d35    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
6d08.6d36    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
6d08.6d37    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
6d08.6d38    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
6d08.6d39    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
6d08.6d3a    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
6d08.6d3b    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
6d08.6d3c    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
6d08.6d3d    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
6d08.6d3e    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
6d08.6d3f    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
6d08.6d40    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
6d08.6d41    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
6d08.6d42    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
6d08.6d43    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
6d08.6d44    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
6d08.6d45    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
6d08.6d46    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
6d08.6d47    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
6d08.6d48    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
6d08.6d49    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
6d08.6d4a    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
6d08.6d4b    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
6d08.6d4c    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
6d08.6d4d    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
6d08.6d4e    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
6d08.6d4f    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
6d08.6d50    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
6d08.6d51    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
6d08.6d52    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
6d08.6d53    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
6d08.6d54    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
6d08.6d55    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
6d08.6d56    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
6d08.6d57    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
6d08.6d58    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
6d08.6d59    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
6d08.6d5a    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
6d08.6d5b    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
6d08.6d5c    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
6d08.6d5d    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
6d08.6d5e    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
6d08.6d5f    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
6d08.6d60    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
6d08.6d61    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
6d08.6d62    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
6d08.6d63    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
6d08.6d64    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
6d08.6d65    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
6d08.6d66    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
6d08.6d67    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
6d08.6d68    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
6d08.6d69    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
6d08.6d6a    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
6d08.6d6b    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
6d08.6d6c    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
6d08.6d6d    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
6d08.6d6e    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
6d08.6d6f    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
6d08.6d70    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
6d08.6d71    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
6d08.6d72    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
6d08.6d73    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
6d08.6d74    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
6d08.6d75    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
6d08.6d76    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
6d08.6d77    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
6d08.6d78    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
6d08.6d79    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
6d08.6d7a    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
6d08.6d7b    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
6d08.6d7c    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
6d08.6d7d    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
6d08.6d7e    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
6d08.6d7f    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
6d08.6d80    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
6d08.6d81    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
6d08.6d82    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
6d08.6d83    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
6d08.6d84    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
6d08.6d85    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
6d08.6d86    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
6d08.6d87    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
6d08.6d88    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
6d08.6d89    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
6d08.6d8a    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
6d08.6d8b    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
6d08.6d8c    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
6d08.6d8d    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
6d08.6d8e    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
6d08.6d8f    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
6d08.6d90    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
6d08.6d91    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
6d08.6d92    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
6d08.6d93    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
6d08.6d94    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
6d08.6d95    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
6d08.6d96    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
6d08.6d97    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
6d08.6d98    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
6d08.6d99    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
6d08.6d9a    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
6d08.6d9b    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
6d08.6d9c    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
6d08.6d9d    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
6d08.6d9e    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
6d08.6d9f    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
6d08.6da0    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
6d08.6da1    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
6d08.6da2    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
6d08.6da3    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
6d08.6da4    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
6d08.6da5    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
6d08.6da6    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
6d08.6da7    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
6d08.6da8    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
6d08.6da9    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
6d08.6daa    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
6d08.6dab    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
6d08.6dac    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
6d08.6dad    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
6d08.6dae    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
6d08.6daf    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
6d08.6db0    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
6d08.6db1    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
6d08.6db2    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
6d08.6db3    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
6d08.6db4    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
6d08.6db5    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
6d08.6db6    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
6d08.6db7    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
6d08.6db8    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
6d08.6db9    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
6d08.6dba    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
6d08.6dbb    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
6d08.6dbc    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
6d08.6dbd    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
6d08.6dbe    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
6d08.6dbf    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
6d08.6dc0    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
6d08.6dc1    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
6d08.6dc2    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
6d08.6dc3    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
6d08.6dc4    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
6d08.6dc5    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
6d08.6dc6    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
6d08.6dc7    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
6d08.6dc8    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
6d08.6dc9    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
6d08.6dca    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
6d08.6dcb    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
6d08.6dcc    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
6d08.6dcd    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
6d08.6dce    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
6d08.6dcf    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
6d08.6dd0    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
6d08.6dd1    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
6d08.6dd2    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
6d08.6dd3    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
6d08.6dd4    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
6d08.6dd5    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
6d08.6dd6    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
6d08.6dd7    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
6d08.6dd8    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
6d08.6dd9    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
6d08.6dda    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
6d08.6ddb    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
6d08.6ddc    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
6d08.6ddd    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
6d08.6dde    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
6d08.6ddf    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
6d08.6de0    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
6d08.6de1    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
6d08.6de2    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
6d08.6de3    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
6d08.6de4    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
6d08.6de5    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
6d08.6de6    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
6d08.6de7    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
6d08.6de8    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
6d08.6de9    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
6d08.6dea    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
6d08.6deb    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
6d08.6dec    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
6d08.6ded    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
6d08.6dee    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
6d08.6def    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
6d08.6df0    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
6d08.6df1    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
6d08.6df2    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
6d08.6df3    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
6d08.6df4    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
6d08.6df5    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
6d08.6df6    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
6d08.6df7    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
6d08.6df8    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
6d08.6df9    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
6d08.6dfa    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
6d08.6dfb    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
6d08.6dfc    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
6d08.6dfd    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
6d08.6dfe    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
6d08.6dff    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
6d08.6e00    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
6d08.6e01    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
6d08.6e02    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
6d08.6e03    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
6d08.6e04    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
6d08.6e05    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
6d08.6e06    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
6d08.6e07    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
6d08.6e08    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
6e09.6e0a    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
6e0b.6e0c    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
6e0b.6e0d    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
6e0b.6e0e    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
6e0b.6e0f    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
6e0b.6e10    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
6e0b.6e11    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
6e0b.6e12    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
6e0b.6e13    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
6e0b.6e14    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
6e0b.6e15    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
6e0b.6e16    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
6e0b.6e17    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
6e0b.6e18    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
6e0b.6e19    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
6e0b.6e1a    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
6e0b.6e1b    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
6e0b.6e1c    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
6e0b.6e1d    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
6e0b.6e1e    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
6e0b.6e1f    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
6e0b.6e20    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
6e0b.6e21    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
6e0b.6e22    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
6e0b.6e23    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
6e0b.6e24    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
6e0b.6e25    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
6e0b.6e26    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
6e0b.6e27    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
6e0b.6e28    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
6e0b.6e29    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
6e0b.6e2a    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
6e0b.6e2b    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
6e0b.6e2c    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
6e0b.6e2d    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
6e0b.6e2e    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
6e0b.6e2f    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
6e0b.6e30    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
6e0b.6e31    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
6e0b.6e32    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
6e0b.6e33    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
6e0b.6e34    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
6e0b.6e35    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
6e0b.6e36    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
6e0b.6e37    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
6e0b.6e38    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
6e0b.6e39    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
6e0b.6e3a    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
6e0b.6e3b    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
6e0b.6e3c    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
6e0b.6e3d    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
6e0b.6e3e    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
6e0b.6e3f    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
6e0b.6e40    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
6e0b.6e41    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
6e0b.6e42    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
6e0b.6e43    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
6e0b.6e44    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
6e0b.6e45    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
6e0b.6e46    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
6e0b.6e47    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
6e0b.6e48    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
6e0b.6e49    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
6e0b.6e4a    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
6e0b.6e4b    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
6e0b.6e4c    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
6e0b.6e4d    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
6e0b.6e4e    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
6e0b.6e4f    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
6e0b.6e50    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
6e0b.6e51    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
6e0b.6e52    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
6e0b.6e53    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
6e0b.6e54    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
6e0b.6e55    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
6e0b.6e56    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
6e0b.6e57    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
6e0b.6e58    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
6e0b.6e59    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
6e0b.6e5a    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
6e0b.6e5b    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
6e0b.6e5c    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
6e0b.6e5d    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
6e0b.6e5e    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
6e0b.6e5f    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
6e0b.6e60    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
6e0b.6e61    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
6e0b.6e62    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
6e0b.6e63    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
6e0b.6e64    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
6e0b.6e65    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
6e0b.6e66    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
6e0b.6e67    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
6e0b.6e68    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
6e0b.6e69    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
6e0b.6e6a    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
6e0b.6e6b    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
6e0b.6e6c    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
6e0b.6e6d    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
6e0b.6e6e    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
6e0b.6e6f    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
6e0b.6e70    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
6e0b.6e71    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
6e0b.6e72    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
6e0b.6e73    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
6e0b.6e74    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
6e0b.6e75    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
6e0b.6e76    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
6e0b.6e77    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
6e0b.6e78    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
6e0b.6e79    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
6e0b.6e7a    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
6e0b.6e7b    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
6e0b.6e7c    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
6e0b.6e7d    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
6e0b.6e7e    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
6e0b.6e7f    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
6e0b.6e80    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
6e0b.6e81    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
6e0b.6e82    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
6e0b.6e83    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
6e0b.6e84    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
6e0b.6e85    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
6e0b.6e86    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
6e0b.6e87    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
6e0b.6e88    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
6e0b.6e89    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
6e0b.6e8a    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
6e0b.6e8b    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
6e0b.6e8c    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
6e0b.6e8d    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
6e0b.6e8e    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
6e0b.6e8f    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
6e0b.6e90    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
6e0b.6e91    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
6e0b.6e92    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
6e0b.6e93    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
6e0b.6e94    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
6e0b.6e95    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
6e0b.6e96    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
6e0b.6e97    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
6e0b.6e98    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
6e0b.6e99    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
6e0b.6e9a    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
6e0b.6e9b    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
6e0b.6e9c    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
6e0b.6e9d    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
6e0b.6e9e    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
6e0b.6e9f    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
6e0b.6ea0    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
6e0b.6ea1    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
6e0b.6ea2    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
6e0b.6ea3    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
6e0b.6ea4    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
6e0b.6ea5    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
6e0b.6ea6    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
6e0b.6ea7    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
6e0b.6ea8    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
6e0b.6ea9    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
6e0b.6eaa    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
6e0b.6eab    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
6e0b.6eac    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
6e0b.6ead    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
6e0b.6eae    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
6e0b.6eaf    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
6e0b.6eb0    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
6e0b.6eb1    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
6e0b.6eb2    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
6e0b.6eb3    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
6e0b.6eb4    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
6e0b.6eb5    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
6e0b.6eb6    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
6e0b.6eb7    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
6e0b.6eb8    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
6e0b.6eb9    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
6e0b.6eba    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
6e0b.6ebb    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
6e0b.6ebc    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
6e0b.6ebd    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
6e0b.6ebe    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
6e0b.6ebf    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
6e0b.6ec0    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
6e0b.6ec1    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
6e0b.6ec2    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
6e0b.6ec3    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
6e0b.6ec4    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
6e0b.6ec5    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
6e0b.6ec6    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
6e0b.6ec7    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
6e0b.6ec8    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
6e0b.6ec9    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
6e0b.6eca    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
6e0b.6ecb    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
6e0b.6ecc    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
6e0b.6ecd    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
6e0b.6ece    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
6e0b.6ecf    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
6e0b.6ed0    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
6e0b.6ed1    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
6e0b.6ed2    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
6e0b.6ed3    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
6e0b.6ed4    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
6e0b.6ed5    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
6e0b.6ed6    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
6e0b.6ed7    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
6e0b.6ed8    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
6e0b.6ed9    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
6e0b.6eda    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
6e0b.6edb    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
6e0b.6edc    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
6e0b.6edd    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
6e0b.6ede    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
6e0b.6edf    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
6e0b.6ee0    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
6e0b.6ee1    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
6e0b.6ee2    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
6e0b.6ee3    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
6e0b.6ee4    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
6e0b.6ee5    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
6e0b.6ee6    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
6e0b.6ee7    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
6e0b.6ee8    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
6e0b.6ee9    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
6e0b.6eea    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
6e0b.6eeb    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
6e0b.6eec    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
6e0b.6eed    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
6e0b.6eee    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
6e0b.6eef    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
6e0b.6ef0    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
6e0b.6ef1    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
6e0b.6ef2    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
6e0b.6ef3    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
6e0b.6ef4    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
6e0b.6ef5    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
6e0b.6ef6    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
6e0b.6ef7    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
6e0b.6ef8    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
6e0b.6ef9    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
6e0b.6efa    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
6e0b.6efb    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
6e0b.6efc    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
6e0b.6efd    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
6e0b.6efe    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
6e0b.6eff    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
6e0b.6f00    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
6e0b.6f01    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
6e0b.6f02    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
6e0b.6f03    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
6e0b.6f04    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
6e0b.6f05    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
6e0b.6f06    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
6e0b.6f07    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
6e0b.6f08    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
6e0b.6f09    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
6e0b.6f0a    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
6e0b.6f0b    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
6e0b.6f0c    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
6e0b.6f0d    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
6e0b.6f0e    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
6e0b.6f0f    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
6e0b.6f10    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
6e0b.6f11    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
6e0b.6f12    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
6e0b.6f13    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
6e0b.6f14    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
6e0b.6f15    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
6e0b.6f16    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
6e0b.6f17    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
6e0b.6f18    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
6e0b.6f19    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
6e0b.6f1a    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
6e0b.6f1b    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
6f1d.6f1e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
6f1d.6f1f    R..D    [f000:287e]   IO: outb 00ec <= 74
6f1d.6f20    R..D    [f000:287e]   IO: outb 00ea <= 74
6f1d.6f21    RH..    [f000:287e]   IO: outb 0cff <= 85
6f1d.6f22    R..D    [f000:287e]   IO: outb 00ed <= 85
6f1d.6f23    R..D    [f000:287e]   IO: outb 00eb <= 85
6f24.6f25    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
6f26.6f27    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
6f26.6f28    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
6f26.6f29    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
6f26.6f2a    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
6f26.6f2b    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
6f26.6f2c    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
6f26.6f2d    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
6f26.6f2e    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
6f26.6f2f    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
6f26.6f30    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
6f26.6f31    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
6f26.6f32    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
6f26.6f33    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
6f26.6f34    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
6f26.6f35    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
6f26.6f36    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
6f26.6f37    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
6f26.6f38    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
6f26.6f39    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
6f26.6f3a    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
6f26.6f3b    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
6f26.6f3c    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
6f26.6f3d    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
6f26.6f3e    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
6f26.6f3f    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
6f26.6f40    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
6f26.6f41    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
6f26.6f42    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
6f26.6f43    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
6f26.6f44    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
6f26.6f45    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
6f26.6f46    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
6f26.6f47    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
6f26.6f48    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
6f26.6f49    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
6f26.6f4a    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
6f26.6f4b    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
6f26.6f4c    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
6f26.6f4d    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
6f26.6f4e    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
6f26.6f4f    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
6f26.6f50    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
6f26.6f51    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
6f26.6f52    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
6f26.6f53    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
6f26.6f54    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
6f26.6f55    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
6f26.6f56    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
6f26.6f57    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
6f26.6f58    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
6f26.6f59    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
6f26.6f5a    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
6f26.6f5b    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
6f26.6f5c    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
6f26.6f5d    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
6f26.6f5e    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
6f26.6f5f    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
6f26.6f60    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
6f26.6f61    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
6f26.6f62    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
6f26.6f63    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
6f26.6f64    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
6f26.6f65    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
6f26.6f66    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
6f26.6f67    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
6f26.6f68    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
6f26.6f69    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
6f26.6f6a    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
6f26.6f6b    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
6f26.6f6c    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
6f26.6f6d    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
6f26.6f6e    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
6f26.6f6f    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
6f26.6f70    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
6f26.6f71    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
6f26.6f72    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
6f26.6f73    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
6f26.6f74    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
6f26.6f75    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
6f26.6f76    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
6f26.6f77    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
6f26.6f78    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
6f26.6f79    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
6f26.6f7a    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
6f26.6f7b    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
6f26.6f7c    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
6f26.6f7d    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
6f26.6f7e    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
6f26.6f7f    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
6f26.6f80    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
6f26.6f81    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
6f26.6f82    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
6f26.6f83    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
6f26.6f84    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
6f26.6f85    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
6f26.6f86    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
6f26.6f87    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
6f26.6f88    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
6f26.6f89    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
6f26.6f8a    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
6f26.6f8b    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
6f26.6f8c    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
6f26.6f8d    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
6f26.6f8e    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
6f26.6f8f    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
6f26.6f90    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
6f26.6f91    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
6f26.6f92    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
6f26.6f93    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
6f26.6f94    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
6f26.6f95    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
6f26.6f96    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
6f26.6f97    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
6f26.6f98    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
6f26.6f99    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
6f26.6f9a    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
6f26.6f9b    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
6f26.6f9c    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
6f26.6f9d    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
6f26.6f9e    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
6f26.6f9f    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
6f26.6fa0    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
6f26.6fa1    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
6f26.6fa2    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
6f26.6fa3    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
6f26.6fa4    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
6f26.6fa5    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
6f26.6fa6    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
6f26.6fa7    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
6f26.6fa8    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
6f26.6fa9    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
6f26.6faa    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
6f26.6fab    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
6f26.6fac    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
6f26.6fad    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
6f26.6fae    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
6f26.6faf    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
6f26.6fb0    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
6f26.6fb1    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
6f26.6fb2    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
6f26.6fb3    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
6f26.6fb4    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
6f26.6fb5    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
6f26.6fb6    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
6f26.6fb7    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
6f26.6fb8    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
6f26.6fb9    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
6f26.6fba    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
6f26.6fbb    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
6f26.6fbc    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
6f26.6fbd    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
6f26.6fbe    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
6f26.6fbf    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
6f26.6fc0    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
6f26.6fc1    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
6f26.6fc2    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
6f26.6fc3    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
6f26.6fc4    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
6f26.6fc5    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
6f26.6fc6    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
6f26.6fc7    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
6f26.6fc8    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
6f26.6fc9    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
6f26.6fca    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
6f26.6fcb    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
6f26.6fcc    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
6f26.6fcd    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
6f26.6fce    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
6f26.6fcf    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
6f26.6fd0    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
6f26.6fd1    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
6f26.6fd2    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
6f26.6fd3    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
6f26.6fd4    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
6f26.6fd5    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
6f26.6fd6    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
6f26.6fd7    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
6f26.6fd8    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
6f26.6fd9    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
6f26.6fda    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
6f26.6fdb    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
6f26.6fdc    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
6f26.6fdd    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
6f26.6fde    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
6f26.6fdf    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
6f26.6fe0    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
6f26.6fe1    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
6f26.6fe2    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
6f26.6fe3    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
6f26.6fe4    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
6f26.6fe5    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
6f26.6fe6    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
6f26.6fe7    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
6f26.6fe8    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
6f26.6fe9    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
6f26.6fea    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
6f26.6feb    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
6f26.6fec    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
6f26.6fed    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
6f26.6fee    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
6f26.6fef    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
6f26.6ff0    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
6f26.6ff1    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
6f26.6ff2    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
6f26.6ff3    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
6f26.6ff4    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
6f26.6ff5    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
6f26.6ff6    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
6f26.6ff7    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
6f26.6ff8    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
6f26.6ff9    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
6f26.6ffa    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
6f26.6ffb    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
6f26.6ffc    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
6f26.6ffd    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
6f26.6ffe    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
6f26.6fff    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
6f26.7000    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
6f26.7001    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
6f26.7002    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
6f26.7003    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
6f26.7004    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
6f26.7005    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
6f26.7006    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
6f26.7007    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
6f26.7008    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
6f26.7009    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
6f26.700a    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
6f26.700b    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
6f26.700c    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
6f26.700d    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
6f26.700e    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
6f26.700f    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
6f26.7010    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
6f26.7011    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
6f26.7012    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
6f26.7013    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
6f26.7014    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
6f26.7015    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
6f26.7016    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
6f26.7017    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
6f26.7018    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
6f26.7019    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
6f26.701a    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
6f26.701b    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
6f26.701c    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
6f26.701d    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
6f26.701e    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
6f26.701f    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
6f26.7020    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
6f26.7021    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
6f26.7022    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
6f26.7023    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
6f26.7024    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
6f26.7025    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
6f26.7026    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
7027.7028    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
7029.702a    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
7029.702b    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
7029.702c    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
7029.702d    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
7029.702e    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
7029.702f    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
7029.7030    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
7029.7031    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
7029.7032    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
7029.7033    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
7029.7034    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
7029.7035    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
7029.7036    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
7029.7037    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
7029.7038    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
7029.7039    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
7029.703a    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
7029.703b    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
7029.703c    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
7029.703d    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
7029.703e    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
7029.703f    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
7029.7040    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
7029.7041    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
7029.7042    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
7029.7043    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
7029.7044    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
7029.7045    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
7029.7046    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
7029.7047    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
7029.7048    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
7029.7049    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
7029.704a    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
7029.704b    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
7029.704c    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
7029.704d    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
7029.704e    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
7029.704f    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
7029.7050    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
7029.7051    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
7029.7052    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
7029.7053    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
7029.7054    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
7029.7055    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
7029.7056    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
7029.7057    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
7029.7058    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
7029.7059    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
7029.705a    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
7029.705b    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
7029.705c    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
7029.705d    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
7029.705e    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
7029.705f    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
7029.7060    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
7029.7061    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
7029.7062    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
7029.7063    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
7029.7064    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
7029.7065    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
7029.7066    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
7029.7067    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
7029.7068    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
7029.7069    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
7029.706a    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
7029.706b    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
7029.706c    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
7029.706d    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
7029.706e    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
7029.706f    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
7029.7070    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
7029.7071    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
7029.7072    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
7029.7073    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
7029.7074    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
7029.7075    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
7029.7076    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
7029.7077    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
7029.7078    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
7029.7079    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
7029.707a    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
7029.707b    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
7029.707c    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
7029.707d    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
7029.707e    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
7029.707f    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
7029.7080    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
7029.7081    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
7029.7082    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
7029.7083    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
7029.7084    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
7029.7085    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
7029.7086    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
7029.7087    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
7029.7088    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
7029.7089    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
7029.708a    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
7029.708b    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
7029.708c    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
7029.708d    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
7029.708e    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
7029.708f    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
7029.7090    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
7029.7091    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
7029.7092    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
7029.7093    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
7029.7094    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
7029.7095    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
7029.7096    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
7029.7097    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
7029.7098    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
7029.7099    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
7029.709a    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
7029.709b    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
7029.709c    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
7029.709d    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
7029.709e    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
7029.709f    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
7029.70a0    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
7029.70a1    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
7029.70a2    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
7029.70a3    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
7029.70a4    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
7029.70a5    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
7029.70a6    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
7029.70a7    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
7029.70a8    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
7029.70a9    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
7029.70aa    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
7029.70ab    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
7029.70ac    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
7029.70ad    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
7029.70ae    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
7029.70af    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
7029.70b0    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
7029.70b1    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
7029.70b2    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
7029.70b3    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
7029.70b4    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
7029.70b5    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
7029.70b6    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
7029.70b7    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
7029.70b8    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
7029.70b9    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
7029.70ba    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
7029.70bb    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
7029.70bc    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
7029.70bd    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
7029.70be    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
7029.70bf    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
7029.70c0    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
7029.70c1    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
7029.70c2    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
7029.70c3    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
7029.70c4    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
7029.70c5    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
7029.70c6    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
7029.70c7    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
7029.70c8    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
7029.70c9    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
7029.70ca    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
7029.70cb    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
7029.70cc    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
7029.70cd    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
7029.70ce    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
7029.70cf    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
7029.70d0    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
7029.70d1    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
7029.70d2    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
7029.70d3    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
7029.70d4    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
7029.70d5    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
7029.70d6    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
7029.70d7    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
7029.70d8    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
7029.70d9    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
7029.70da    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
7029.70db    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
7029.70dc    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
7029.70dd    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
7029.70de    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
7029.70df    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
7029.70e0    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
7029.70e1    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
7029.70e2    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
7029.70e3    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
7029.70e4    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
7029.70e5    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
7029.70e6    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
7029.70e7    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
7029.70e8    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
7029.70e9    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
7029.70ea    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
7029.70eb    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
7029.70ec    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
7029.70ed    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
7029.70ee    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
7029.70ef    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
7029.70f0    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
7029.70f1    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
7029.70f2    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
7029.70f3    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
7029.70f4    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
7029.70f5    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
7029.70f6    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
7029.70f7    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
7029.70f8    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
7029.70f9    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
7029.70fa    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
7029.70fb    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
7029.70fc    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
7029.70fd    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
7029.70fe    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
7029.70ff    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
7029.7100    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
7029.7101    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
7029.7102    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
7029.7103    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
7029.7104    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
7029.7105    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
7029.7106    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
7029.7107    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
7029.7108    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
7029.7109    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
7029.710a    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
7029.710b    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
7029.710c    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
7029.710d    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
7029.710e    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
7029.710f    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
7029.7110    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
7029.7111    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
7029.7112    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
7029.7113    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
7029.7114    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
7029.7115    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
7029.7116    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
7029.7117    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
7029.7118    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
7029.7119    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
7029.711a    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
7029.711b    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
7029.711c    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
7029.711d    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
7029.711e    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
7029.711f    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
7029.7120    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
7029.7121    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
7029.7122    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
7029.7123    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
7029.7124    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
7029.7125    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
7029.7126    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
7029.7127    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
7029.7128    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
7029.7129    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
7029.712a    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
7029.712b    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
7029.712c    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
7029.712d    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
7029.712e    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
7029.712f    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
7029.7130    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
7029.7131    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
7029.7132    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
7029.7133    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
7029.7134    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
7029.7135    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
7029.7136    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
7029.7137    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
7029.7138    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
7029.7139    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
713b.713c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
713b.713d    R..D    [f000:287e]   IO: outb 00ec <= 74
713b.713e    R..D    [f000:287e]   IO: outb 00ea <= 74
713b.713f    RH..    [f000:287e]   IO: outb 0cff <= 86
713b.7140    R..D    [f000:287e]   IO: outb 00ed <= 86
713b.7141    R..D    [f000:287e]   IO: outb 00eb <= 86
7142.7143    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
7144.7145    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
7144.7146    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
7144.7147    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
7144.7148    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
7144.7149    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
7144.714a    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
7144.714b    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
7144.714c    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
7144.714d    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
7144.714e    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
7144.714f    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
7144.7150    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
7144.7151    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
7144.7152    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
7144.7153    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
7144.7154    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
7144.7155    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
7144.7156    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
7144.7157    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
7144.7158    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
7144.7159    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
7144.715a    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
7144.715b    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
7144.715c    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
7144.715d    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
7144.715e    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
7144.715f    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
7144.7160    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
7144.7161    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
7144.7162    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
7144.7163    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
7144.7164    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
7144.7165    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
7144.7166    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
7144.7167    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
7144.7168    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
7144.7169    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
7144.716a    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
7144.716b    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
7144.716c    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
7144.716d    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
7144.716e    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
7144.716f    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
7144.7170    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
7144.7171    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
7144.7172    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
7144.7173    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
7144.7174    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
7144.7175    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
7144.7176    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
7144.7177    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
7144.7178    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
7144.7179    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
7144.717a    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
7144.717b    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
7144.717c    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
7144.717d    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
7144.717e    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
7144.717f    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
7144.7180    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
7144.7181    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
7144.7182    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
7144.7183    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
7144.7184    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
7144.7185    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
7144.7186    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
7144.7187    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
7144.7188    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
7144.7189    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
7144.718a    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
7144.718b    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
7144.718c    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
7144.718d    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
7144.718e    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
7144.718f    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
7144.7190    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
7144.7191    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
7144.7192    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
7144.7193    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
7144.7194    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
7144.7195    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
7144.7196    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
7144.7197    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
7144.7198    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
7144.7199    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
7144.719a    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
7144.719b    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
7144.719c    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
7144.719d    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
7144.719e    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
7144.719f    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
7144.71a0    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
7144.71a1    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
7144.71a2    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
7144.71a3    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
7144.71a4    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
7144.71a5    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
7144.71a6    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
7144.71a7    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
7144.71a8    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
7144.71a9    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
7144.71aa    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
7144.71ab    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
7144.71ac    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
7144.71ad    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
7144.71ae    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
7144.71af    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
7144.71b0    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
7144.71b1    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
7144.71b2    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
7144.71b3    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
7144.71b4    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
7144.71b5    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
7144.71b6    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
7144.71b7    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
7144.71b8    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
7144.71b9    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
7144.71ba    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
7144.71bb    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
7144.71bc    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
7144.71bd    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
7144.71be    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
7144.71bf    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
7144.71c0    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
7144.71c1    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
7144.71c2    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
7144.71c3    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
7144.71c4    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
7144.71c5    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
7144.71c6    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
7144.71c7    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
7144.71c8    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
7144.71c9    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
7144.71ca    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
7144.71cb    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
7144.71cc    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
7144.71cd    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
7144.71ce    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
7144.71cf    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
7144.71d0    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
7144.71d1    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
7144.71d2    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
7144.71d3    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
7144.71d4    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
7144.71d5    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
7144.71d6    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
7144.71d7    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
7144.71d8    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
7144.71d9    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
7144.71da    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
7144.71db    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
7144.71dc    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
7144.71dd    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
7144.71de    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
7144.71df    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
7144.71e0    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
7144.71e1    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
7144.71e2    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
7144.71e3    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
7144.71e4    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
7144.71e5    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
7144.71e6    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
7144.71e7    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
7144.71e8    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
7144.71e9    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
7144.71ea    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
7144.71eb    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
7144.71ec    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
7144.71ed    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
7144.71ee    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
7144.71ef    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
7144.71f0    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
7144.71f1    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
7144.71f2    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
7144.71f3    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
7144.71f4    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
7144.71f5    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
7144.71f6    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
7144.71f7    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
7144.71f8    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
7144.71f9    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
7144.71fa    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
7144.71fb    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
7144.71fc    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
7144.71fd    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
7144.71fe    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
7144.71ff    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
7144.7200    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
7144.7201    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
7144.7202    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
7144.7203    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
7144.7204    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
7144.7205    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
7144.7206    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
7144.7207    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
7144.7208    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
7144.7209    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
7144.720a    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
7144.720b    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
7144.720c    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
7144.720d    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
7144.720e    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
7144.720f    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
7144.7210    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
7144.7211    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
7144.7212    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
7144.7213    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
7144.7214    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
7144.7215    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
7144.7216    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
7144.7217    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
7144.7218    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
7144.7219    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
7144.721a    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
7144.721b    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
7144.721c    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
7144.721d    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
7144.721e    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
7144.721f    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
7144.7220    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
7144.7221    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
7144.7222    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
7144.7223    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
7144.7224    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
7144.7225    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
7144.7226    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
7144.7227    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
7144.7228    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
7144.7229    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
7144.722a    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
7144.722b    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
7144.722c    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
7144.722d    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
7144.722e    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
7144.722f    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
7144.7230    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
7144.7231    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
7144.7232    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
7144.7233    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
7144.7234    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
7144.7235    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
7144.7236    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
7144.7237    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
7144.7238    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
7144.7239    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
7144.723a    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
7144.723b    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
7144.723c    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
7144.723d    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
7144.723e    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
7144.723f    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
7144.7240    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
7144.7241    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
7144.7242    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
7144.7243    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
7144.7244    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
7245.7246    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
7247.7248    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
7247.7249    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
7247.724a    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
7247.724b    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
7247.724c    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
7247.724d    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
7247.724e    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
7247.724f    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
7247.7250    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
7247.7251    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
7247.7252    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
7247.7253    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
7247.7254    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
7247.7255    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
7247.7256    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
7247.7257    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
7247.7258    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
7247.7259    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
7247.725a    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
7247.725b    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
7247.725c    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
7247.725d    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
7247.725e    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
7247.725f    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
7247.7260    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
7247.7261    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
7247.7262    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
7247.7263    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
7247.7264    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
7247.7265    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
7247.7266    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
7247.7267    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
7247.7268    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
7247.7269    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
7247.726a    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
7247.726b    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
7247.726c    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
7247.726d    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
7247.726e    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
7247.726f    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
7247.7270    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
7247.7271    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
7247.7272    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
7247.7273    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
7247.7274    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
7247.7275    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
7247.7276    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
7247.7277    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
7247.7278    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
7247.7279    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
7247.727a    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
7247.727b    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
7247.727c    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
7247.727d    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
7247.727e    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
7247.727f    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
7247.7280    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
7247.7281    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
7247.7282    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
7247.7283    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
7247.7284    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
7247.7285    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
7247.7286    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
7247.7287    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
7247.7288    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
7247.7289    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
7247.728a    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
7247.728b    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
7247.728c    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
7247.728d    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
7247.728e    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
7247.728f    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
7247.7290    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
7247.7291    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
7247.7292    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
7247.7293    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
7247.7294    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
7247.7295    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
7247.7296    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
7247.7297    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
7247.7298    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
7247.7299    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
7247.729a    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
7247.729b    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
7247.729c    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
7247.729d    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
7247.729e    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
7247.729f    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
7247.72a0    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
7247.72a1    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
7247.72a2    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
7247.72a3    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
7247.72a4    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
7247.72a5    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
7247.72a6    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
7247.72a7    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
7247.72a8    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
7247.72a9    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
7247.72aa    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
7247.72ab    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
7247.72ac    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
7247.72ad    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
7247.72ae    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
7247.72af    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
7247.72b0    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
7247.72b1    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
7247.72b2    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
7247.72b3    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
7247.72b4    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
7247.72b5    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
7247.72b6    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
7247.72b7    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
7247.72b8    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
7247.72b9    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
7247.72ba    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
7247.72bb    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
7247.72bc    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
7247.72bd    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
7247.72be    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
7247.72bf    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
7247.72c0    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
7247.72c1    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
7247.72c2    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
7247.72c3    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
7247.72c4    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
7247.72c5    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
7247.72c6    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
7247.72c7    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
7247.72c8    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
7247.72c9    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
7247.72ca    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
7247.72cb    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
7247.72cc    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
7247.72cd    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
7247.72ce    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
7247.72cf    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
7247.72d0    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
7247.72d1    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
7247.72d2    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
7247.72d3    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
7247.72d4    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
7247.72d5    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
7247.72d6    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
7247.72d7    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
7247.72d8    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
7247.72d9    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
7247.72da    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
7247.72db    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
7247.72dc    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
7247.72dd    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
7247.72de    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
7247.72df    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
7247.72e0    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
7247.72e1    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
7247.72e2    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
7247.72e3    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
7247.72e4    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
7247.72e5    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
7247.72e6    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
7247.72e7    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
7247.72e8    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
7247.72e9    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
7247.72ea    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
7247.72eb    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
7247.72ec    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
7247.72ed    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
7247.72ee    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
7247.72ef    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
7247.72f0    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
7247.72f1    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
7247.72f2    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
7247.72f3    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
7247.72f4    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
7247.72f5    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
7247.72f6    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
7247.72f7    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
7247.72f8    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
7247.72f9    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
7247.72fa    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
7247.72fb    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
7247.72fc    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
7247.72fd    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
7247.72fe    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
7247.72ff    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
7247.7300    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
7247.7301    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
7247.7302    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
7247.7303    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
7247.7304    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
7247.7305    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
7247.7306    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
7247.7307    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
7247.7308    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
7247.7309    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
7247.730a    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
7247.730b    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
7247.730c    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
7247.730d    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
7247.730e    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
7247.730f    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
7247.7310    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
7247.7311    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
7247.7312    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
7247.7313    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
7247.7314    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
7247.7315    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
7247.7316    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
7247.7317    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
7247.7318    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
7247.7319    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
7247.731a    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
7247.731b    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
7247.731c    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
7247.731d    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
7247.731e    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
7247.731f    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
7247.7320    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
7247.7321    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
7247.7322    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
7247.7323    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
7247.7324    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
7247.7325    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
7247.7326    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
7247.7327    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
7247.7328    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
7247.7329    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
7247.732a    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
7247.732b    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
7247.732c    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
7247.732d    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
7247.732e    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
7247.732f    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
7247.7330    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
7247.7331    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
7247.7332    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
7247.7333    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
7247.7334    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
7247.7335    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
7247.7336    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
7247.7337    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
7247.7338    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
7247.7339    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
7247.733a    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
7247.733b    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
7247.733c    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
7247.733d    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
7247.733e    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
7247.733f    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
7247.7340    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
7247.7341    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
7247.7342    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
7247.7343    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
7247.7344    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
7247.7345    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
7247.7346    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
7247.7347    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
7247.7348    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
7247.7349    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
7247.734a    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
7247.734b    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
7247.734c    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
7247.734d    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
7247.734e    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
7247.734f    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
7247.7350    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
7247.7351    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
7247.7352    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
7247.7353    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
7247.7354    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
7247.7355    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
7247.7356    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
7247.7357    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
7359.735a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
7359.735b    R..D    [f000:287e]   IO: outb 00ec <= 74
7359.735c    R..D    [f000:287e]   IO: outb 00ea <= 74
7359.735d    RH..    [f000:287e]   IO: outb 0cff <= 87
7359.735e    R..D    [f000:287e]   IO: outb 00ed <= 87
7359.735f    R..D    [f000:287e]   IO: outb 00eb <= 87
7360.7361    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
7362.7363    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
7362.7364    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
7362.7365    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
7362.7366    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
7362.7367    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
7362.7368    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
7362.7369    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
7362.736a    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
7362.736b    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
7362.736c    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
7362.736d    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
7362.736e    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
7362.736f    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
7362.7370    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
7362.7371    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
7362.7372    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
7362.7373    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
7362.7374    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
7362.7375    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
7362.7376    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
7362.7377    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
7362.7378    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
7362.7379    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
7362.737a    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
7362.737b    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
7362.737c    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
7362.737d    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
7362.737e    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
7362.737f    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
7362.7380    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
7362.7381    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
7362.7382    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
7362.7383    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
7362.7384    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
7362.7385    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
7362.7386    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
7362.7387    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
7362.7388    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
7362.7389    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
7362.738a    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
7362.738b    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
7362.738c    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
7362.738d    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
7362.738e    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
7362.738f    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
7362.7390    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
7362.7391    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
7362.7392    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
7362.7393    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
7362.7394    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
7362.7395    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
7362.7396    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
7362.7397    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
7362.7398    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
7362.7399    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
7362.739a    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
7362.739b    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
7362.739c    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
7362.739d    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
7362.739e    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
7362.739f    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
7362.73a0    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
7362.73a1    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
7362.73a2    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
7362.73a3    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
7362.73a4    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
7362.73a5    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
7362.73a6    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
7362.73a7    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
7362.73a8    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
7362.73a9    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
7362.73aa    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
7362.73ab    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
7362.73ac    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
7362.73ad    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
7362.73ae    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
7362.73af    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
7362.73b0    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
7362.73b1    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
7362.73b2    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
7362.73b3    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
7362.73b4    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
7362.73b5    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
7362.73b6    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
7362.73b7    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
7362.73b8    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
7362.73b9    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
7362.73ba    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
7362.73bb    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
7362.73bc    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
7362.73bd    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
7362.73be    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
7362.73bf    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
7362.73c0    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
7362.73c1    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
7362.73c2    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
7362.73c3    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
7362.73c4    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
7362.73c5    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
7362.73c6    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
7362.73c7    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
7362.73c8    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
7362.73c9    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
7362.73ca    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
7362.73cb    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
7362.73cc    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
7362.73cd    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
7362.73ce    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
7362.73cf    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
7362.73d0    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
7362.73d1    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
7362.73d2    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
7362.73d3    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
7362.73d4    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
7362.73d5    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
7362.73d6    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
7362.73d7    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
7362.73d8    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
7362.73d9    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
7362.73da    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
7362.73db    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
7362.73dc    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
7362.73dd    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
7362.73de    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
7362.73df    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
7362.73e0    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
7362.73e1    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
7362.73e2    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
7362.73e3    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
7362.73e4    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
7362.73e5    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
7362.73e6    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
7362.73e7    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
7362.73e8    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
7362.73e9    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
7362.73ea    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
7362.73eb    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
7362.73ec    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
7362.73ed    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
7362.73ee    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
7362.73ef    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
7362.73f0    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
7362.73f1    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
7362.73f2    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
7362.73f3    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
7362.73f4    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
7362.73f5    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
7362.73f6    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
7362.73f7    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
7362.73f8    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
7362.73f9    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
7362.73fa    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
7362.73fb    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
7362.73fc    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
7362.73fd    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
7362.73fe    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
7362.73ff    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
7362.7400    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
7362.7401    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
7362.7402    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
7362.7403    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
7362.7404    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
7362.7405    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
7362.7406    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
7362.7407    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
7362.7408    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
7362.7409    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
7362.740a    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
7362.740b    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
7362.740c    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
7362.740d    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
7362.740e    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
7362.740f    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
7362.7410    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
7362.7411    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
7362.7412    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
7362.7413    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
7362.7414    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
7362.7415    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
7362.7416    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
7362.7417    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
7362.7418    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
7362.7419    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
7362.741a    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
7362.741b    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
7362.741c    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
7362.741d    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
7362.741e    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
7362.741f    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
7362.7420    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
7362.7421    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
7362.7422    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
7362.7423    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
7362.7424    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
7362.7425    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
7362.7426    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
7362.7427    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
7362.7428    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
7362.7429    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
7362.742a    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
7362.742b    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
7362.742c    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
7362.742d    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
7362.742e    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
7362.742f    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
7362.7430    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
7362.7431    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
7362.7432    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
7362.7433    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
7362.7434    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
7362.7435    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
7362.7436    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
7362.7437    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
7362.7438    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
7362.7439    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
7362.743a    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
7362.743b    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
7362.743c    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
7362.743d    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
7362.743e    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
7362.743f    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
7362.7440    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
7362.7441    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
7362.7442    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
7362.7443    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
7362.7444    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
7362.7445    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
7362.7446    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
7362.7447    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
7362.7448    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
7362.7449    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
7362.744a    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
7362.744b    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
7362.744c    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
7362.744d    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
7362.744e    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
7362.744f    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
7362.7450    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
7362.7451    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
7362.7452    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
7362.7453    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
7362.7454    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
7362.7455    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
7362.7456    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
7362.7457    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
7362.7458    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
7362.7459    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
7362.745a    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
7362.745b    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
7362.745c    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
7362.745d    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
7362.745e    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
7362.745f    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
7362.7460    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
7362.7461    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
7362.7462    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
7463.7464    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
7465.7466    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
7465.7467    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
7465.7468    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
7465.7469    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
7465.746a    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
7465.746b    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
7465.746c    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
7465.746d    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
7465.746e    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
7465.746f    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
7465.7470    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
7465.7471    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
7465.7472    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
7465.7473    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
7465.7474    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
7465.7475    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
7465.7476    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
7465.7477    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
7465.7478    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
7465.7479    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
7465.747a    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
7465.747b    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
7465.747c    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
7465.747d    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
7465.747e    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
7465.747f    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
7465.7480    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
7465.7481    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
7465.7482    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
7465.7483    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
7465.7484    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
7465.7485    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
7465.7486    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
7465.7487    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
7465.7488    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
7465.7489    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
7465.748a    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
7465.748b    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
7465.748c    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
7465.748d    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
7465.748e    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
7465.748f    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
7465.7490    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
7465.7491    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
7465.7492    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
7465.7493    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
7465.7494    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
7465.7495    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
7465.7496    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
7465.7497    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
7465.7498    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
7465.7499    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
7465.749a    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
7465.749b    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
7465.749c    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
7465.749d    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
7465.749e    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
7465.749f    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
7465.74a0    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
7465.74a1    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
7465.74a2    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
7465.74a3    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
7465.74a4    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
7465.74a5    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
7465.74a6    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
7465.74a7    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
7465.74a8    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
7465.74a9    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
7465.74aa    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
7465.74ab    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
7465.74ac    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
7465.74ad    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
7465.74ae    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
7465.74af    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
7465.74b0    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
7465.74b1    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
7465.74b2    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
7465.74b3    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
7465.74b4    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
7465.74b5    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
7465.74b6    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
7465.74b7    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
7465.74b8    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
7465.74b9    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
7465.74ba    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
7465.74bb    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
7465.74bc    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
7465.74bd    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
7465.74be    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
7465.74bf    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
7465.74c0    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
7465.74c1    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
7465.74c2    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
7465.74c3    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
7465.74c4    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
7465.74c5    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
7465.74c6    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
7465.74c7    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
7465.74c8    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
7465.74c9    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
7465.74ca    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
7465.74cb    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
7465.74cc    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
7465.74cd    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
7465.74ce    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
7465.74cf    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
7465.74d0    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
7465.74d1    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
7465.74d2    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
7465.74d3    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
7465.74d4    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
7465.74d5    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
7465.74d6    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
7465.74d7    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
7465.74d8    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
7465.74d9    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
7465.74da    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
7465.74db    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
7465.74dc    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
7465.74dd    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
7465.74de    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
7465.74df    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
7465.74e0    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
7465.74e1    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
7465.74e2    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
7465.74e3    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
7465.74e4    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
7465.74e5    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
7465.74e6    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
7465.74e7    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
7465.74e8    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
7465.74e9    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
7465.74ea    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
7465.74eb    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
7465.74ec    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
7465.74ed    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
7465.74ee    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
7465.74ef    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
7465.74f0    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
7465.74f1    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
7465.74f2    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
7465.74f3    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
7465.74f4    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
7465.74f5    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
7465.74f6    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
7465.74f7    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
7465.74f8    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
7465.74f9    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
7465.74fa    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
7465.74fb    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
7465.74fc    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
7465.74fd    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
7465.74fe    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
7465.74ff    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
7465.7500    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
7465.7501    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
7465.7502    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
7465.7503    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
7465.7504    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
7465.7505    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
7465.7506    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
7465.7507    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
7465.7508    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
7465.7509    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
7465.750a    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
7465.750b    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
7465.750c    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
7465.750d    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
7465.750e    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
7465.750f    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
7465.7510    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
7465.7511    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
7465.7512    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
7465.7513    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
7465.7514    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
7465.7515    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
7465.7516    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
7465.7517    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
7465.7518    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
7465.7519    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
7465.751a    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
7465.751b    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
7465.751c    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
7465.751d    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
7465.751e    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
7465.751f    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
7465.7520    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
7465.7521    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
7465.7522    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
7465.7523    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
7465.7524    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
7465.7525    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
7465.7526    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
7465.7527    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
7465.7528    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
7465.7529    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
7465.752a    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
7465.752b    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
7465.752c    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
7465.752d    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
7465.752e    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
7465.752f    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
7465.7530    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
7465.7531    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
7465.7532    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
7465.7533    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
7465.7534    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
7465.7535    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
7465.7536    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
7465.7537    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
7465.7538    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
7465.7539    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
7465.753a    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
7465.753b    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
7465.753c    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
7465.753d    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
7465.753e    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
7465.753f    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
7465.7540    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
7465.7541    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
7465.7542    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
7465.7543    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
7465.7544    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
7465.7545    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
7465.7546    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
7465.7547    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
7465.7548    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
7465.7549    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
7465.754a    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
7465.754b    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
7465.754c    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
7465.754d    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
7465.754e    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
7465.754f    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
7465.7550    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
7465.7551    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
7465.7552    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
7465.7553    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
7465.7554    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
7465.7555    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
7465.7556    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
7465.7557    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
7465.7558    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
7465.7559    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
7465.755a    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
7465.755b    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
7465.755c    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
7465.755d    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
7465.755e    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
7465.755f    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
7465.7560    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
7465.7561    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
7465.7562    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
7465.7563    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
7465.7564    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
7465.7565    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
7465.7566    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
7465.7567    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
7465.7568    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
7465.7569    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
7465.756a    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
7465.756b    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
7465.756c    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
7465.756d    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
7465.756e    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
7465.756f    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
7465.7570    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
7465.7571    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
7465.7572    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
7465.7573    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
7465.7574    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
7465.7575    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
7577.7578    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
7577.7579    R..D    [f000:287e]   IO: outb 00ec <= 74
7577.757a    R..D    [f000:287e]   IO: outb 00ea <= 74
7577.757b    RH..    [f000:287e]   IO: outb 0cff <= 88
7577.757c    R..D    [f000:287e]   IO: outb 00ed <= 88
7577.757d    R..D    [f000:287e]   IO: outb 00eb <= 88
757e.757f    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
7580.7581    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
7580.7582    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
7580.7583    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
7580.7584    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
7580.7585    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
7580.7586    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
7580.7587    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
7580.7588    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
7580.7589    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
7580.758a    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
7580.758b    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
7580.758c    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
7580.758d    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
7580.758e    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
7580.758f    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
7580.7590    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
7580.7591    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
7580.7592    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
7580.7593    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
7580.7594    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
7580.7595    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
7580.7596    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
7580.7597    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
7580.7598    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
7580.7599    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
7580.759a    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
7580.759b    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
7580.759c    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
7580.759d    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
7580.759e    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
7580.759f    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
7580.75a0    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
7580.75a1    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
7580.75a2    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
7580.75a3    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
7580.75a4    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
7580.75a5    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
7580.75a6    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
7580.75a7    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
7580.75a8    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
7580.75a9    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
7580.75aa    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
7580.75ab    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
7580.75ac    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
7580.75ad    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
7580.75ae    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
7580.75af    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
7580.75b0    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
7580.75b1    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
7580.75b2    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
7580.75b3    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
7580.75b4    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
7580.75b5    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
7580.75b6    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
7580.75b7    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
7580.75b8    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
7580.75b9    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
7580.75ba    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
7580.75bb    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
7580.75bc    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
7580.75bd    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
7580.75be    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
7580.75bf    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
7580.75c0    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
7580.75c1    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
7580.75c2    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
7580.75c3    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
7580.75c4    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
7580.75c5    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
7580.75c6    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
7580.75c7    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
7580.75c8    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
7580.75c9    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
7580.75ca    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
7580.75cb    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
7580.75cc    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
7580.75cd    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
7580.75ce    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
7580.75cf    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
7580.75d0    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
7580.75d1    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
7580.75d2    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
7580.75d3    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
7580.75d4    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
7580.75d5    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
7580.75d6    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
7580.75d7    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
7580.75d8    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
7580.75d9    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
7580.75da    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
7580.75db    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
7580.75dc    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
7580.75dd    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
7580.75de    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
7580.75df    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
7580.75e0    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
7580.75e1    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
7580.75e2    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
7580.75e3    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
7580.75e4    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
7580.75e5    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
7580.75e6    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
7580.75e7    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
7580.75e8    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
7580.75e9    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
7580.75ea    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
7580.75eb    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
7580.75ec    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
7580.75ed    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
7580.75ee    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
7580.75ef    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
7580.75f0    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
7580.75f1    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
7580.75f2    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
7580.75f3    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
7580.75f4    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
7580.75f5    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
7580.75f6    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
7580.75f7    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
7580.75f8    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
7580.75f9    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
7580.75fa    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
7580.75fb    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
7580.75fc    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
7580.75fd    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
7580.75fe    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
7580.75ff    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
7580.7600    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
7580.7601    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
7580.7602    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
7580.7603    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
7580.7604    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
7580.7605    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
7580.7606    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
7580.7607    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
7580.7608    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
7580.7609    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
7580.760a    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
7580.760b    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
7580.760c    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
7580.760d    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
7580.760e    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
7580.760f    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
7580.7610    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
7580.7611    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
7580.7612    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
7580.7613    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
7580.7614    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
7580.7615    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
7580.7616    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
7580.7617    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
7580.7618    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
7580.7619    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
7580.761a    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
7580.761b    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
7580.761c    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
7580.761d    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
7580.761e    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
7580.761f    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
7580.7620    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
7580.7621    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
7580.7622    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
7580.7623    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
7580.7624    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
7580.7625    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
7580.7626    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
7580.7627    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
7580.7628    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
7580.7629    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
7580.762a    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
7580.762b    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
7580.762c    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
7580.762d    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
7580.762e    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
7580.762f    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
7580.7630    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
7580.7631    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
7580.7632    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
7580.7633    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
7580.7634    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
7580.7635    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
7580.7636    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
7580.7637    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
7580.7638    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
7580.7639    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
7580.763a    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
7580.763b    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
7580.763c    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
7580.763d    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
7580.763e    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
7580.763f    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
7580.7640    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
7580.7641    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
7580.7642    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
7580.7643    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
7580.7644    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
7580.7645    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
7580.7646    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
7580.7647    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
7580.7648    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
7580.7649    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
7580.764a    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
7580.764b    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
7580.764c    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
7580.764d    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
7580.764e    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
7580.764f    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
7580.7650    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
7580.7651    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
7580.7652    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
7580.7653    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
7580.7654    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
7580.7655    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
7580.7656    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
7580.7657    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
7580.7658    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
7580.7659    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
7580.765a    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
7580.765b    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
7580.765c    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
7580.765d    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
7580.765e    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
7580.765f    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
7580.7660    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
7580.7661    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
7580.7662    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
7580.7663    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
7580.7664    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
7580.7665    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
7580.7666    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
7580.7667    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
7580.7668    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
7580.7669    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
7580.766a    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
7580.766b    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
7580.766c    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
7580.766d    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
7580.766e    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
7580.766f    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
7580.7670    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
7580.7671    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
7580.7672    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
7580.7673    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
7580.7674    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
7580.7675    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
7580.7676    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
7580.7677    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
7580.7678    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
7580.7679    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
7580.767a    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
7580.767b    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
7580.767c    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
7580.767d    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
7580.767e    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
7580.767f    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
7580.7680    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
7681.7682    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
7683.7684    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
7683.7685    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
7683.7686    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
7683.7687    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
7683.7688    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
7683.7689    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
7683.768a    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
7683.768b    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
7683.768c    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
7683.768d    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
7683.768e    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
7683.768f    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
7683.7690    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
7683.7691    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
7683.7692    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
7683.7693    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
7683.7694    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
7683.7695    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
7683.7696    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
7683.7697    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
7683.7698    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
7683.7699    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
7683.769a    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
7683.769b    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
7683.769c    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
7683.769d    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
7683.769e    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
7683.769f    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
7683.76a0    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
7683.76a1    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
7683.76a2    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
7683.76a3    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
7683.76a4    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
7683.76a5    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
7683.76a6    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
7683.76a7    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
7683.76a8    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
7683.76a9    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
7683.76aa    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
7683.76ab    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
7683.76ac    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
7683.76ad    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
7683.76ae    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
7683.76af    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
7683.76b0    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
7683.76b1    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
7683.76b2    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
7683.76b3    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
7683.76b4    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
7683.76b5    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
7683.76b6    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
7683.76b7    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
7683.76b8    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
7683.76b9    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
7683.76ba    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
7683.76bb    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
7683.76bc    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
7683.76bd    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
7683.76be    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
7683.76bf    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
7683.76c0    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
7683.76c1    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
7683.76c2    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
7683.76c3    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
7683.76c4    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
7683.76c5    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
7683.76c6    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
7683.76c7    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
7683.76c8    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
7683.76c9    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
7683.76ca    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
7683.76cb    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
7683.76cc    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
7683.76cd    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
7683.76ce    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
7683.76cf    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
7683.76d0    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
7683.76d1    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
7683.76d2    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
7683.76d3    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
7683.76d4    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
7683.76d5    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
7683.76d6    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
7683.76d7    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
7683.76d8    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
7683.76d9    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
7683.76da    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
7683.76db    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
7683.76dc    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
7683.76dd    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
7683.76de    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
7683.76df    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
7683.76e0    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
7683.76e1    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
7683.76e2    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
7683.76e3    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
7683.76e4    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
7683.76e5    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
7683.76e6    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
7683.76e7    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
7683.76e8    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
7683.76e9    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
7683.76ea    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
7683.76eb    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
7683.76ec    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
7683.76ed    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
7683.76ee    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
7683.76ef    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
7683.76f0    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
7683.76f1    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
7683.76f2    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
7683.76f3    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
7683.76f4    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
7683.76f5    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
7683.76f6    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
7683.76f7    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
7683.76f8    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
7683.76f9    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
7683.76fa    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
7683.76fb    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
7683.76fc    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
7683.76fd    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
7683.76fe    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
7683.76ff    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
7683.7700    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
7683.7701    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
7683.7702    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
7683.7703    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
7683.7704    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
7683.7705    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
7683.7706    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
7683.7707    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
7683.7708    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
7683.7709    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
7683.770a    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
7683.770b    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
7683.770c    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
7683.770d    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
7683.770e    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
7683.770f    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
7683.7710    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
7683.7711    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
7683.7712    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
7683.7713    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
7683.7714    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
7683.7715    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
7683.7716    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
7683.7717    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
7683.7718    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
7683.7719    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
7683.771a    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
7683.771b    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
7683.771c    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
7683.771d    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
7683.771e    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
7683.771f    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
7683.7720    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
7683.7721    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
7683.7722    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
7683.7723    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
7683.7724    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
7683.7725    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
7683.7726    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
7683.7727    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
7683.7728    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
7683.7729    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
7683.772a    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
7683.772b    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
7683.772c    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
7683.772d    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
7683.772e    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
7683.772f    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
7683.7730    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
7683.7731    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
7683.7732    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
7683.7733    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
7683.7734    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
7683.7735    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
7683.7736    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
7683.7737    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
7683.7738    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
7683.7739    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
7683.773a    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
7683.773b    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
7683.773c    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
7683.773d    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
7683.773e    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
7683.773f    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
7683.7740    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
7683.7741    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
7683.7742    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
7683.7743    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
7683.7744    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
7683.7745    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
7683.7746    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
7683.7747    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
7683.7748    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
7683.7749    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
7683.774a    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
7683.774b    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
7683.774c    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
7683.774d    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
7683.774e    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
7683.774f    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
7683.7750    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
7683.7751    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
7683.7752    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
7683.7753    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
7683.7754    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
7683.7755    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
7683.7756    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
7683.7757    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
7683.7758    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
7683.7759    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
7683.775a    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
7683.775b    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
7683.775c    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
7683.775d    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
7683.775e    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
7683.775f    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
7683.7760    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
7683.7761    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
7683.7762    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
7683.7763    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
7683.7764    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
7683.7765    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
7683.7766    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
7683.7767    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
7683.7768    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
7683.7769    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
7683.776a    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
7683.776b    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
7683.776c    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
7683.776d    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
7683.776e    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
7683.776f    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
7683.7770    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
7683.7771    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
7683.7772    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
7683.7773    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
7683.7774    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
7683.7775    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
7683.7776    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
7683.7777    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
7683.7778    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
7683.7779    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
7683.777a    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
7683.777b    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
7683.777c    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
7683.777d    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
7683.777e    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
7683.777f    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
7683.7780    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
7683.7781    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
7683.7782    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
7683.7783    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
7683.7784    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
7683.7785    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
7683.7786    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
7683.7787    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
7683.7788    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
7683.7789    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
7683.778a    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
7683.778b    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
7683.778c    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
7683.778d    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
7683.778e    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
7683.778f    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
7683.7790    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
7683.7791    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
7683.7792    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
7683.7793    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
7795.7796    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
7795.7797    R..D    [f000:287e]   IO: outb 00ec <= 74
7795.7798    R..D    [f000:287e]   IO: outb 00ea <= 74
7795.7799    RH..    [f000:287e]   IO: outb 0cff <= 89
7795.779a    R..D    [f000:287e]   IO: outb 00ed <= 89
7795.779b    R..D    [f000:287e]   IO: outb 00eb <= 89
779c.779d    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
779e.779f    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
779e.77a0    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
779e.77a1    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
779e.77a2    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
779e.77a3    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
779e.77a4    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
779e.77a5    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
779e.77a6    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
779e.77a7    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
779e.77a8    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
779e.77a9    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
779e.77aa    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
779e.77ab    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
779e.77ac    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
779e.77ad    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
779e.77ae    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
779e.77af    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
779e.77b0    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
779e.77b1    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
779e.77b2    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
779e.77b3    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
779e.77b4    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
779e.77b5    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
779e.77b6    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
779e.77b7    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
779e.77b8    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
779e.77b9    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
779e.77ba    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
779e.77bb    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
779e.77bc    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
779e.77bd    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
779e.77be    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
779e.77bf    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
779e.77c0    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
779e.77c1    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
779e.77c2    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
779e.77c3    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
779e.77c4    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
779e.77c5    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
779e.77c6    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
779e.77c7    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
779e.77c8    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
779e.77c9    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
779e.77ca    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
779e.77cb    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
779e.77cc    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
779e.77cd    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
779e.77ce    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
779e.77cf    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
779e.77d0    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
779e.77d1    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
779e.77d2    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
779e.77d3    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
779e.77d4    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
779e.77d5    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
779e.77d6    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
779e.77d7    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
779e.77d8    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
779e.77d9    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
779e.77da    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
779e.77db    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
779e.77dc    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
779e.77dd    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
779e.77de    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
779e.77df    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
779e.77e0    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
779e.77e1    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
779e.77e2    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
779e.77e3    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
779e.77e4    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
779e.77e5    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
779e.77e6    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
779e.77e7    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
779e.77e8    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
779e.77e9    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
779e.77ea    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
779e.77eb    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
779e.77ec    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
779e.77ed    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
779e.77ee    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
779e.77ef    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
779e.77f0    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
779e.77f1    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
779e.77f2    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
779e.77f3    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
779e.77f4    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
779e.77f5    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
779e.77f6    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
779e.77f7    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
779e.77f8    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
779e.77f9    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
779e.77fa    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
779e.77fb    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
779e.77fc    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
779e.77fd    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
779e.77fe    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
779e.77ff    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
779e.7800    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
779e.7801    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
779e.7802    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
779e.7803    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
779e.7804    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
779e.7805    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
779e.7806    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
779e.7807    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
779e.7808    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
779e.7809    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
779e.780a    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
779e.780b    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
779e.780c    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
779e.780d    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
779e.780e    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
779e.780f    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
779e.7810    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
779e.7811    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
779e.7812    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
779e.7813    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
779e.7814    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
779e.7815    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
779e.7816    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
779e.7817    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
779e.7818    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
779e.7819    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
779e.781a    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
779e.781b    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
779e.781c    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
779e.781d    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
779e.781e    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
779e.781f    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
779e.7820    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
779e.7821    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
779e.7822    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
779e.7823    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
779e.7824    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
779e.7825    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
779e.7826    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
779e.7827    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
779e.7828    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
779e.7829    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
779e.782a    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
779e.782b    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
779e.782c    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
779e.782d    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
779e.782e    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
779e.782f    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
779e.7830    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
779e.7831    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
779e.7832    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
779e.7833    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
779e.7834    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
779e.7835    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
779e.7836    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
779e.7837    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
779e.7838    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
779e.7839    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
779e.783a    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
779e.783b    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
779e.783c    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
779e.783d    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
779e.783e    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
779e.783f    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
779e.7840    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
779e.7841    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
779e.7842    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
779e.7843    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
779e.7844    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
779e.7845    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
779e.7846    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
779e.7847    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
779e.7848    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
779e.7849    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
779e.784a    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
779e.784b    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
779e.784c    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
779e.784d    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
779e.784e    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
779e.784f    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
779e.7850    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
779e.7851    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
779e.7852    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
779e.7853    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
779e.7854    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
779e.7855    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
779e.7856    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
779e.7857    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
779e.7858    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
779e.7859    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
779e.785a    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
779e.785b    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
779e.785c    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
779e.785d    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
779e.785e    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
779e.785f    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
779e.7860    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
779e.7861    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
779e.7862    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
779e.7863    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
779e.7864    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
779e.7865    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
779e.7866    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
779e.7867    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
779e.7868    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
779e.7869    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
779e.786a    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
779e.786b    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
779e.786c    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
779e.786d    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
779e.786e    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
779e.786f    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
779e.7870    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
779e.7871    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
779e.7872    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
779e.7873    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
779e.7874    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
779e.7875    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
779e.7876    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
779e.7877    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
779e.7878    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
779e.7879    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
779e.787a    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
779e.787b    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
779e.787c    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
779e.787d    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
779e.787e    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
779e.787f    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
779e.7880    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
779e.7881    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
779e.7882    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
779e.7883    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
779e.7884    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
779e.7885    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
779e.7886    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
779e.7887    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
779e.7888    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
779e.7889    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
779e.788a    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
779e.788b    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
779e.788c    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
779e.788d    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
779e.788e    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
779e.788f    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
779e.7890    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
779e.7891    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
779e.7892    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
779e.7893    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
779e.7894    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
779e.7895    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
779e.7896    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
779e.7897    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
779e.7898    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
779e.7899    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
779e.789a    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
779e.789b    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
779e.789c    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
779e.789d    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
779e.789e    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
789f.78a0    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
78a1.78a2    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
78a1.78a3    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
78a1.78a4    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
78a1.78a5    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
78a1.78a6    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
78a1.78a7    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
78a1.78a8    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
78a1.78a9    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
78a1.78aa    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
78a1.78ab    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
78a1.78ac    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
78a1.78ad    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
78a1.78ae    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
78a1.78af    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
78a1.78b0    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
78a1.78b1    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
78a1.78b2    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
78a1.78b3    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
78a1.78b4    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
78a1.78b5    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
78a1.78b6    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
78a1.78b7    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
78a1.78b8    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
78a1.78b9    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
78a1.78ba    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
78a1.78bb    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
78a1.78bc    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
78a1.78bd    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
78a1.78be    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
78a1.78bf    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
78a1.78c0    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
78a1.78c1    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
78a1.78c2    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
78a1.78c3    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
78a1.78c4    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
78a1.78c5    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
78a1.78c6    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
78a1.78c7    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
78a1.78c8    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
78a1.78c9    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
78a1.78ca    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
78a1.78cb    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
78a1.78cc    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
78a1.78cd    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
78a1.78ce    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
78a1.78cf    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
78a1.78d0    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
78a1.78d1    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
78a1.78d2    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
78a1.78d3    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
78a1.78d4    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
78a1.78d5    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
78a1.78d6    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
78a1.78d7    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
78a1.78d8    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
78a1.78d9    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
78a1.78da    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
78a1.78db    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
78a1.78dc    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
78a1.78dd    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
78a1.78de    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
78a1.78df    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
78a1.78e0    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
78a1.78e1    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
78a1.78e2    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
78a1.78e3    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
78a1.78e4    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
78a1.78e5    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
78a1.78e6    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
78a1.78e7    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
78a1.78e8    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
78a1.78e9    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
78a1.78ea    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
78a1.78eb    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
78a1.78ec    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
78a1.78ed    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
78a1.78ee    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
78a1.78ef    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
78a1.78f0    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
78a1.78f1    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
78a1.78f2    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
78a1.78f3    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
78a1.78f4    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
78a1.78f5    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
78a1.78f6    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
78a1.78f7    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
78a1.78f8    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
78a1.78f9    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
78a1.78fa    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
78a1.78fb    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
78a1.78fc    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
78a1.78fd    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
78a1.78fe    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
78a1.78ff    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
78a1.7900    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
78a1.7901    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
78a1.7902    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
78a1.7903    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
78a1.7904    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
78a1.7905    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
78a1.7906    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
78a1.7907    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
78a1.7908    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
78a1.7909    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
78a1.790a    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
78a1.790b    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
78a1.790c    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
78a1.790d    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
78a1.790e    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
78a1.790f    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
78a1.7910    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
78a1.7911    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
78a1.7912    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
78a1.7913    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
78a1.7914    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
78a1.7915    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
78a1.7916    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
78a1.7917    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
78a1.7918    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
78a1.7919    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
78a1.791a    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
78a1.791b    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
78a1.791c    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
78a1.791d    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
78a1.791e    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
78a1.791f    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
78a1.7920    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
78a1.7921    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
78a1.7922    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
78a1.7923    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
78a1.7924    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
78a1.7925    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
78a1.7926    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
78a1.7927    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
78a1.7928    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
78a1.7929    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
78a1.792a    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
78a1.792b    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
78a1.792c    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
78a1.792d    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
78a1.792e    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
78a1.792f    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
78a1.7930    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
78a1.7931    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
78a1.7932    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
78a1.7933    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
78a1.7934    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
78a1.7935    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
78a1.7936    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
78a1.7937    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
78a1.7938    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
78a1.7939    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
78a1.793a    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
78a1.793b    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
78a1.793c    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
78a1.793d    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
78a1.793e    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
78a1.793f    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
78a1.7940    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
78a1.7941    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
78a1.7942    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
78a1.7943    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
78a1.7944    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
78a1.7945    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
78a1.7946    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
78a1.7947    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
78a1.7948    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
78a1.7949    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
78a1.794a    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
78a1.794b    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
78a1.794c    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
78a1.794d    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
78a1.794e    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
78a1.794f    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
78a1.7950    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
78a1.7951    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
78a1.7952    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
78a1.7953    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
78a1.7954    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
78a1.7955    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
78a1.7956    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
78a1.7957    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
78a1.7958    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
78a1.7959    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
78a1.795a    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
78a1.795b    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
78a1.795c    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
78a1.795d    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
78a1.795e    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
78a1.795f    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
78a1.7960    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
78a1.7961    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
78a1.7962    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
78a1.7963    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
78a1.7964    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
78a1.7965    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
78a1.7966    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
78a1.7967    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
78a1.7968    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
78a1.7969    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
78a1.796a    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
78a1.796b    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
78a1.796c    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
78a1.796d    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
78a1.796e    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
78a1.796f    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
78a1.7970    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
78a1.7971    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
78a1.7972    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
78a1.7973    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
78a1.7974    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
78a1.7975    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
78a1.7976    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
78a1.7977    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
78a1.7978    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
78a1.7979    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
78a1.797a    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
78a1.797b    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
78a1.797c    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
78a1.797d    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
78a1.797e    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
78a1.797f    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
78a1.7980    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
78a1.7981    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
78a1.7982    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
78a1.7983    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
78a1.7984    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
78a1.7985    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
78a1.7986    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
78a1.7987    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
78a1.7988    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
78a1.7989    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
78a1.798a    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
78a1.798b    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
78a1.798c    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
78a1.798d    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
78a1.798e    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
78a1.798f    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
78a1.7990    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
78a1.7991    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
78a1.7992    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
78a1.7993    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
78a1.7994    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
78a1.7995    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
78a1.7996    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
78a1.7997    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
78a1.7998    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
78a1.7999    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
78a1.799a    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
78a1.799b    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
78a1.799c    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
78a1.799d    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
78a1.799e    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
78a1.799f    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
78a1.79a0    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
78a1.79a1    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
78a1.79a2    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
78a1.79a3    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
78a1.79a4    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
78a1.79a5    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
78a1.79a6    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
78a1.79a7    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
78a1.79a8    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
78a1.79a9    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
78a1.79aa    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
78a1.79ab    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
78a1.79ac    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
78a1.79ad    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
78a1.79ae    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
78a1.79af    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
78a1.79b0    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
78a1.79b1    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
79b3.79b4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
79b3.79b5    R..D    [f000:287e]   IO: outb 00ec <= 74
79b3.79b6    R..D    [f000:287e]   IO: outb 00ea <= 74
79b3.79b7    RH..    [f000:287e]   IO: outb 0cff <= 8a
79b3.79b8    R..D    [f000:287e]   IO: outb 00ed <= 8a
79b3.79b9    R..D    [f000:287e]   IO: outb 00eb <= 8a
79ba.79bb    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
79bc.79bd    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
79bc.79be    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
79bc.79bf    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
79bc.79c0    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
79bc.79c1    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
79bc.79c2    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
79bc.79c3    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
79bc.79c4    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
79bc.79c5    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
79bc.79c6    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
79bc.79c7    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
79bc.79c8    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
79bc.79c9    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
79bc.79ca    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
79bc.79cb    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
79bc.79cc    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
79bc.79cd    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
79bc.79ce    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
79bc.79cf    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
79bc.79d0    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
79bc.79d1    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
79bc.79d2    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
79bc.79d3    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
79bc.79d4    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
79bc.79d5    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
79bc.79d6    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
79bc.79d7    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
79bc.79d8    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
79bc.79d9    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
79bc.79da    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
79bc.79db    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
79bc.79dc    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
79bc.79dd    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
79bc.79de    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
79bc.79df    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
79bc.79e0    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
79bc.79e1    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
79bc.79e2    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
79bc.79e3    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
79bc.79e4    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
79bc.79e5    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
79bc.79e6    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
79bc.79e7    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
79bc.79e8    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
79bc.79e9    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
79bc.79ea    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
79bc.79eb    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
79bc.79ec    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
79bc.79ed    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
79bc.79ee    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
79bc.79ef    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
79bc.79f0    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
79bc.79f1    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
79bc.79f2    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
79bc.79f3    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
79bc.79f4    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
79bc.79f5    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
79bc.79f6    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
79bc.79f7    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
79bc.79f8    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
79bc.79f9    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
79bc.79fa    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
79bc.79fb    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
79bc.79fc    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
79bc.79fd    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
79bc.79fe    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
79bc.79ff    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
79bc.7a00    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
79bc.7a01    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
79bc.7a02    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
79bc.7a03    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
79bc.7a04    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
79bc.7a05    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
79bc.7a06    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
79bc.7a07    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
79bc.7a08    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
79bc.7a09    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
79bc.7a0a    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
79bc.7a0b    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
79bc.7a0c    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
79bc.7a0d    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
79bc.7a0e    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
79bc.7a0f    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
79bc.7a10    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
79bc.7a11    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
79bc.7a12    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
79bc.7a13    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
79bc.7a14    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
79bc.7a15    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
79bc.7a16    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
79bc.7a17    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
79bc.7a18    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
79bc.7a19    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
79bc.7a1a    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
79bc.7a1b    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
79bc.7a1c    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
79bc.7a1d    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
79bc.7a1e    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
79bc.7a1f    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
79bc.7a20    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
79bc.7a21    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
79bc.7a22    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
79bc.7a23    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
79bc.7a24    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
79bc.7a25    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
79bc.7a26    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
79bc.7a27    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
79bc.7a28    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
79bc.7a29    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
79bc.7a2a    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
79bc.7a2b    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
79bc.7a2c    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
79bc.7a2d    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
79bc.7a2e    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
79bc.7a2f    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
79bc.7a30    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
79bc.7a31    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
79bc.7a32    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
79bc.7a33    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
79bc.7a34    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
79bc.7a35    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
79bc.7a36    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
79bc.7a37    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
79bc.7a38    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
79bc.7a39    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
79bc.7a3a    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
79bc.7a3b    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
79bc.7a3c    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
79bc.7a3d    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
79bc.7a3e    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
79bc.7a3f    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
79bc.7a40    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
79bc.7a41    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
79bc.7a42    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
79bc.7a43    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
79bc.7a44    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
79bc.7a45    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
79bc.7a46    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
79bc.7a47    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
79bc.7a48    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
79bc.7a49    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
79bc.7a4a    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
79bc.7a4b    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
79bc.7a4c    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
79bc.7a4d    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
79bc.7a4e    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
79bc.7a4f    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
79bc.7a50    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
79bc.7a51    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
79bc.7a52    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
79bc.7a53    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
79bc.7a54    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
79bc.7a55    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
79bc.7a56    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
79bc.7a57    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
79bc.7a58    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
79bc.7a59    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
79bc.7a5a    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
79bc.7a5b    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
79bc.7a5c    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
79bc.7a5d    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
79bc.7a5e    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
79bc.7a5f    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
79bc.7a60    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
79bc.7a61    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
79bc.7a62    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
79bc.7a63    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
79bc.7a64    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
79bc.7a65    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
79bc.7a66    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
79bc.7a67    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
79bc.7a68    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
79bc.7a69    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
79bc.7a6a    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
79bc.7a6b    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
79bc.7a6c    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
79bc.7a6d    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
79bc.7a6e    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
79bc.7a6f    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
79bc.7a70    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
79bc.7a71    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
79bc.7a72    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
79bc.7a73    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
79bc.7a74    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
79bc.7a75    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
79bc.7a76    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
79bc.7a77    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
79bc.7a78    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
79bc.7a79    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
79bc.7a7a    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
79bc.7a7b    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
79bc.7a7c    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
79bc.7a7d    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
79bc.7a7e    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
79bc.7a7f    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
79bc.7a80    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
79bc.7a81    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
79bc.7a82    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
79bc.7a83    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
79bc.7a84    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
79bc.7a85    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
79bc.7a86    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
79bc.7a87    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
79bc.7a88    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
79bc.7a89    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
79bc.7a8a    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
79bc.7a8b    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
79bc.7a8c    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
79bc.7a8d    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
79bc.7a8e    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
79bc.7a8f    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
79bc.7a90    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
79bc.7a91    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
79bc.7a92    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
79bc.7a93    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
79bc.7a94    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
79bc.7a95    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
79bc.7a96    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
79bc.7a97    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
79bc.7a98    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
79bc.7a99    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
79bc.7a9a    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
79bc.7a9b    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
79bc.7a9c    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
79bc.7a9d    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
79bc.7a9e    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
79bc.7a9f    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
79bc.7aa0    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
79bc.7aa1    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
79bc.7aa2    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
79bc.7aa3    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
79bc.7aa4    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
79bc.7aa5    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
79bc.7aa6    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
79bc.7aa7    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
79bc.7aa8    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
79bc.7aa9    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
79bc.7aaa    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
79bc.7aab    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
79bc.7aac    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
79bc.7aad    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
79bc.7aae    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
79bc.7aaf    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
79bc.7ab0    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
79bc.7ab1    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
79bc.7ab2    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
79bc.7ab3    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
79bc.7ab4    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
79bc.7ab5    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
79bc.7ab6    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
79bc.7ab7    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
79bc.7ab8    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
79bc.7ab9    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
79bc.7aba    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
79bc.7abb    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
79bc.7abc    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
7abd.7abe    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
7abf.7ac0    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
7abf.7ac1    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
7abf.7ac2    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
7abf.7ac3    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
7abf.7ac4    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
7abf.7ac5    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
7abf.7ac6    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
7abf.7ac7    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
7abf.7ac8    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
7abf.7ac9    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
7abf.7aca    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
7abf.7acb    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
7abf.7acc    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
7abf.7acd    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
7abf.7ace    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
7abf.7acf    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
7abf.7ad0    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
7abf.7ad1    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
7abf.7ad2    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
7abf.7ad3    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
7abf.7ad4    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
7abf.7ad5    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
7abf.7ad6    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
7abf.7ad7    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
7abf.7ad8    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
7abf.7ad9    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
7abf.7ada    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
7abf.7adb    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
7abf.7adc    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
7abf.7add    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
7abf.7ade    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
7abf.7adf    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
7abf.7ae0    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
7abf.7ae1    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
7abf.7ae2    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
7abf.7ae3    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
7abf.7ae4    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
7abf.7ae5    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
7abf.7ae6    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
7abf.7ae7    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
7abf.7ae8    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
7abf.7ae9    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
7abf.7aea    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
7abf.7aeb    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
7abf.7aec    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
7abf.7aed    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
7abf.7aee    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
7abf.7aef    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
7abf.7af0    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
7abf.7af1    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
7abf.7af2    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
7abf.7af3    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
7abf.7af4    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
7abf.7af5    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
7abf.7af6    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
7abf.7af7    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
7abf.7af8    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
7abf.7af9    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
7abf.7afa    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
7abf.7afb    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
7abf.7afc    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
7abf.7afd    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
7abf.7afe    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
7abf.7aff    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
7abf.7b00    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
7abf.7b01    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
7abf.7b02    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
7abf.7b03    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
7abf.7b04    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
7abf.7b05    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
7abf.7b06    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
7abf.7b07    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
7abf.7b08    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
7abf.7b09    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
7abf.7b0a    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
7abf.7b0b    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
7abf.7b0c    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
7abf.7b0d    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
7abf.7b0e    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
7abf.7b0f    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
7abf.7b10    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
7abf.7b11    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
7abf.7b12    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
7abf.7b13    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
7abf.7b14    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
7abf.7b15    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
7abf.7b16    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
7abf.7b17    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
7abf.7b18    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
7abf.7b19    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
7abf.7b1a    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
7abf.7b1b    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
7abf.7b1c    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
7abf.7b1d    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
7abf.7b1e    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
7abf.7b1f    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
7abf.7b20    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
7abf.7b21    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
7abf.7b22    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
7abf.7b23    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
7abf.7b24    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
7abf.7b25    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
7abf.7b26    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
7abf.7b27    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
7abf.7b28    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
7abf.7b29    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
7abf.7b2a    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
7abf.7b2b    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
7abf.7b2c    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
7abf.7b2d    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
7abf.7b2e    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
7abf.7b2f    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
7abf.7b30    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
7abf.7b31    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
7abf.7b32    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
7abf.7b33    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
7abf.7b34    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
7abf.7b35    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
7abf.7b36    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
7abf.7b37    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
7abf.7b38    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
7abf.7b39    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
7abf.7b3a    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
7abf.7b3b    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
7abf.7b3c    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
7abf.7b3d    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
7abf.7b3e    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
7abf.7b3f    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
7abf.7b40    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
7abf.7b41    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
7abf.7b42    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
7abf.7b43    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
7abf.7b44    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
7abf.7b45    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
7abf.7b46    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
7abf.7b47    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
7abf.7b48    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
7abf.7b49    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
7abf.7b4a    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
7abf.7b4b    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
7abf.7b4c    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
7abf.7b4d    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
7abf.7b4e    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
7abf.7b4f    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
7abf.7b50    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
7abf.7b51    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
7abf.7b52    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
7abf.7b53    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
7abf.7b54    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
7abf.7b55    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
7abf.7b56    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
7abf.7b57    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
7abf.7b58    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
7abf.7b59    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
7abf.7b5a    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
7abf.7b5b    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
7abf.7b5c    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
7abf.7b5d    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
7abf.7b5e    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
7abf.7b5f    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
7abf.7b60    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
7abf.7b61    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
7abf.7b62    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
7abf.7b63    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
7abf.7b64    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
7abf.7b65    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
7abf.7b66    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
7abf.7b67    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
7abf.7b68    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
7abf.7b69    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
7abf.7b6a    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
7abf.7b6b    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
7abf.7b6c    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
7abf.7b6d    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
7abf.7b6e    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
7abf.7b6f    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
7abf.7b70    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
7abf.7b71    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
7abf.7b72    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
7abf.7b73    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
7abf.7b74    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
7abf.7b75    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
7abf.7b76    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
7abf.7b77    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
7abf.7b78    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
7abf.7b79    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
7abf.7b7a    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
7abf.7b7b    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
7abf.7b7c    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
7abf.7b7d    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
7abf.7b7e    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
7abf.7b7f    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
7abf.7b80    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
7abf.7b81    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
7abf.7b82    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
7abf.7b83    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
7abf.7b84    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
7abf.7b85    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
7abf.7b86    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
7abf.7b87    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
7abf.7b88    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
7abf.7b89    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
7abf.7b8a    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
7abf.7b8b    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
7abf.7b8c    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
7abf.7b8d    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
7abf.7b8e    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
7abf.7b8f    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
7abf.7b90    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
7abf.7b91    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
7abf.7b92    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
7abf.7b93    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
7abf.7b94    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
7abf.7b95    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
7abf.7b96    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
7abf.7b97    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
7abf.7b98    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
7abf.7b99    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
7abf.7b9a    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
7abf.7b9b    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
7abf.7b9c    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
7abf.7b9d    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
7abf.7b9e    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
7abf.7b9f    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
7abf.7ba0    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
7abf.7ba1    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
7abf.7ba2    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
7abf.7ba3    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
7abf.7ba4    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
7abf.7ba5    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
7abf.7ba6    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
7abf.7ba7    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
7abf.7ba8    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
7abf.7ba9    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
7abf.7baa    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
7abf.7bab    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
7abf.7bac    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
7abf.7bad    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
7abf.7bae    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
7abf.7baf    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
7abf.7bb0    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
7abf.7bb1    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
7abf.7bb2    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
7abf.7bb3    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
7abf.7bb4    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
7abf.7bb5    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
7abf.7bb6    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
7abf.7bb7    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
7abf.7bb8    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
7abf.7bb9    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
7abf.7bba    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
7abf.7bbb    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
7abf.7bbc    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
7abf.7bbd    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
7abf.7bbe    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
7abf.7bbf    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
7abf.7bc0    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
7abf.7bc1    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
7abf.7bc2    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
7abf.7bc3    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
7abf.7bc4    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
7abf.7bc5    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
7abf.7bc6    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
7abf.7bc7    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
7abf.7bc8    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
7abf.7bc9    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
7abf.7bca    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
7abf.7bcb    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
7abf.7bcc    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
7abf.7bcd    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
7abf.7bce    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
7abf.7bcf    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
7bd1.7bd2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
7bd1.7bd3    R..D    [f000:287e]   IO: outb 00ec <= 74
7bd1.7bd4    R..D    [f000:287e]   IO: outb 00ea <= 74
7bd1.7bd5    RH..    [f000:287e]   IO: outb 0cff <= 8b
7bd1.7bd6    R..D    [f000:287e]   IO: outb 00ed <= 8b
7bd1.7bd7    R..D    [f000:287e]   IO: outb 00eb <= 8b
7bd8.7bd9    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
7bda.7bdb    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
7bda.7bdc    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
7bda.7bdd    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
7bda.7bde    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
7bda.7bdf    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
7bda.7be0    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
7bda.7be1    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
7bda.7be2    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
7bda.7be3    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
7bda.7be4    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
7bda.7be5    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
7bda.7be6    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
7bda.7be7    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
7bda.7be8    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
7bda.7be9    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
7bda.7bea    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
7bda.7beb    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
7bda.7bec    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
7bda.7bed    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
7bda.7bee    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
7bda.7bef    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
7bda.7bf0    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
7bda.7bf1    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
7bda.7bf2    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
7bda.7bf3    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
7bda.7bf4    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
7bda.7bf5    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
7bda.7bf6    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
7bda.7bf7    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
7bda.7bf8    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
7bda.7bf9    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
7bda.7bfa    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
7bda.7bfb    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
7bda.7bfc    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
7bda.7bfd    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
7bda.7bfe    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
7bda.7bff    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
7bda.7c00    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
7bda.7c01    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
7bda.7c02    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
7bda.7c03    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
7bda.7c04    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
7bda.7c05    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
7bda.7c06    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
7bda.7c07    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
7bda.7c08    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
7bda.7c09    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
7bda.7c0a    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
7bda.7c0b    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
7bda.7c0c    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
7bda.7c0d    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
7bda.7c0e    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
7bda.7c0f    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
7bda.7c10    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
7bda.7c11    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
7bda.7c12    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
7bda.7c13    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
7bda.7c14    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
7bda.7c15    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
7bda.7c16    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
7bda.7c17    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
7bda.7c18    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
7bda.7c19    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
7bda.7c1a    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
7bda.7c1b    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
7bda.7c1c    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
7bda.7c1d    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
7bda.7c1e    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
7bda.7c1f    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
7bda.7c20    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
7bda.7c21    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
7bda.7c22    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
7bda.7c23    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
7bda.7c24    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
7bda.7c25    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
7bda.7c26    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
7bda.7c27    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
7bda.7c28    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
7bda.7c29    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
7bda.7c2a    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
7bda.7c2b    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
7bda.7c2c    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
7bda.7c2d    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
7bda.7c2e    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
7bda.7c2f    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
7bda.7c30    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
7bda.7c31    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
7bda.7c32    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
7bda.7c33    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
7bda.7c34    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
7bda.7c35    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
7bda.7c36    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
7bda.7c37    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
7bda.7c38    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
7bda.7c39    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
7bda.7c3a    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
7bda.7c3b    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
7bda.7c3c    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
7bda.7c3d    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
7bda.7c3e    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
7bda.7c3f    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
7bda.7c40    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
7bda.7c41    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
7bda.7c42    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
7bda.7c43    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
7bda.7c44    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
7bda.7c45    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
7bda.7c46    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
7bda.7c47    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
7bda.7c48    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
7bda.7c49    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
7bda.7c4a    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
7bda.7c4b    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
7bda.7c4c    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
7bda.7c4d    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
7bda.7c4e    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
7bda.7c4f    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
7bda.7c50    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
7bda.7c51    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
7bda.7c52    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
7bda.7c53    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
7bda.7c54    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
7bda.7c55    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
7bda.7c56    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
7bda.7c57    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
7bda.7c58    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
7bda.7c59    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
7bda.7c5a    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
7bda.7c5b    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
7bda.7c5c    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
7bda.7c5d    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
7bda.7c5e    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
7bda.7c5f    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
7bda.7c60    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
7bda.7c61    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
7bda.7c62    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
7bda.7c63    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
7bda.7c64    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
7bda.7c65    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
7bda.7c66    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
7bda.7c67    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
7bda.7c68    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
7bda.7c69    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
7bda.7c6a    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
7bda.7c6b    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
7bda.7c6c    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
7bda.7c6d    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
7bda.7c6e    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
7bda.7c6f    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
7bda.7c70    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
7bda.7c71    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
7bda.7c72    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
7bda.7c73    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
7bda.7c74    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
7bda.7c75    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
7bda.7c76    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
7bda.7c77    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
7bda.7c78    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
7bda.7c79    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
7bda.7c7a    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
7bda.7c7b    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
7bda.7c7c    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
7bda.7c7d    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
7bda.7c7e    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
7bda.7c7f    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
7bda.7c80    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
7bda.7c81    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
7bda.7c82    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
7bda.7c83    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
7bda.7c84    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
7bda.7c85    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
7bda.7c86    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
7bda.7c87    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
7bda.7c88    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
7bda.7c89    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
7bda.7c8a    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
7bda.7c8b    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
7bda.7c8c    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
7bda.7c8d    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
7bda.7c8e    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
7bda.7c8f    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
7bda.7c90    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
7bda.7c91    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
7bda.7c92    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
7bda.7c93    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
7bda.7c94    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
7bda.7c95    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
7bda.7c96    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
7bda.7c97    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
7bda.7c98    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
7bda.7c99    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
7bda.7c9a    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
7bda.7c9b    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
7bda.7c9c    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
7bda.7c9d    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
7bda.7c9e    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
7bda.7c9f    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
7bda.7ca0    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
7bda.7ca1    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
7bda.7ca2    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
7bda.7ca3    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
7bda.7ca4    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
7bda.7ca5    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
7bda.7ca6    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
7bda.7ca7    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
7bda.7ca8    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
7bda.7ca9    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
7bda.7caa    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
7bda.7cab    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
7bda.7cac    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
7bda.7cad    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
7bda.7cae    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
7bda.7caf    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
7bda.7cb0    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
7bda.7cb1    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
7bda.7cb2    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
7bda.7cb3    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
7bda.7cb4    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
7bda.7cb5    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
7bda.7cb6    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
7bda.7cb7    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
7bda.7cb8    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
7bda.7cb9    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
7bda.7cba    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
7bda.7cbb    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
7bda.7cbc    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
7bda.7cbd    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
7bda.7cbe    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
7bda.7cbf    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
7bda.7cc0    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
7bda.7cc1    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
7bda.7cc2    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
7bda.7cc3    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
7bda.7cc4    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
7bda.7cc5    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
7bda.7cc6    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
7bda.7cc7    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
7bda.7cc8    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
7bda.7cc9    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
7bda.7cca    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
7bda.7ccb    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
7bda.7ccc    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
7bda.7ccd    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
7bda.7cce    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
7bda.7ccf    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
7bda.7cd0    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
7bda.7cd1    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
7bda.7cd2    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
7bda.7cd3    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
7bda.7cd4    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
7bda.7cd5    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
7bda.7cd6    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
7bda.7cd7    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
7bda.7cd8    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
7bda.7cd9    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
7bda.7cda    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
7cdb.7cdc    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
7cdd.7cde    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
7cdd.7cdf    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
7cdd.7ce0    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
7cdd.7ce1    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
7cdd.7ce2    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
7cdd.7ce3    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
7cdd.7ce4    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
7cdd.7ce5    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
7cdd.7ce6    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
7cdd.7ce7    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
7cdd.7ce8    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
7cdd.7ce9    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
7cdd.7cea    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
7cdd.7ceb    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
7cdd.7cec    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
7cdd.7ced    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
7cdd.7cee    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
7cdd.7cef    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
7cdd.7cf0    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
7cdd.7cf1    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
7cdd.7cf2    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
7cdd.7cf3    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
7cdd.7cf4    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
7cdd.7cf5    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
7cdd.7cf6    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
7cdd.7cf7    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
7cdd.7cf8    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
7cdd.7cf9    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
7cdd.7cfa    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
7cdd.7cfb    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
7cdd.7cfc    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
7cdd.7cfd    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
7cdd.7cfe    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
7cdd.7cff    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
7cdd.7d00    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
7cdd.7d01    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
7cdd.7d02    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
7cdd.7d03    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
7cdd.7d04    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
7cdd.7d05    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
7cdd.7d06    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
7cdd.7d07    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
7cdd.7d08    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
7cdd.7d09    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
7cdd.7d0a    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
7cdd.7d0b    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
7cdd.7d0c    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
7cdd.7d0d    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
7cdd.7d0e    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
7cdd.7d0f    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
7cdd.7d10    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
7cdd.7d11    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
7cdd.7d12    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
7cdd.7d13    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
7cdd.7d14    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
7cdd.7d15    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
7cdd.7d16    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
7cdd.7d17    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
7cdd.7d18    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
7cdd.7d19    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
7cdd.7d1a    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
7cdd.7d1b    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
7cdd.7d1c    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
7cdd.7d1d    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
7cdd.7d1e    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
7cdd.7d1f    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
7cdd.7d20    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
7cdd.7d21    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
7cdd.7d22    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
7cdd.7d23    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
7cdd.7d24    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
7cdd.7d25    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
7cdd.7d26    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
7cdd.7d27    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
7cdd.7d28    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
7cdd.7d29    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
7cdd.7d2a    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
7cdd.7d2b    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
7cdd.7d2c    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
7cdd.7d2d    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
7cdd.7d2e    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
7cdd.7d2f    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
7cdd.7d30    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
7cdd.7d31    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
7cdd.7d32    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
7cdd.7d33    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
7cdd.7d34    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
7cdd.7d35    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
7cdd.7d36    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
7cdd.7d37    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
7cdd.7d38    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
7cdd.7d39    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
7cdd.7d3a    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
7cdd.7d3b    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
7cdd.7d3c    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
7cdd.7d3d    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
7cdd.7d3e    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
7cdd.7d3f    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
7cdd.7d40    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
7cdd.7d41    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
7cdd.7d42    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
7cdd.7d43    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
7cdd.7d44    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
7cdd.7d45    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
7cdd.7d46    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
7cdd.7d47    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
7cdd.7d48    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
7cdd.7d49    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
7cdd.7d4a    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
7cdd.7d4b    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
7cdd.7d4c    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
7cdd.7d4d    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
7cdd.7d4e    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
7cdd.7d4f    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
7cdd.7d50    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
7cdd.7d51    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
7cdd.7d52    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
7cdd.7d53    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
7cdd.7d54    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
7cdd.7d55    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
7cdd.7d56    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
7cdd.7d57    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
7cdd.7d58    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
7cdd.7d59    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
7cdd.7d5a    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
7cdd.7d5b    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
7cdd.7d5c    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
7cdd.7d5d    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
7cdd.7d5e    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
7cdd.7d5f    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
7cdd.7d60    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
7cdd.7d61    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
7cdd.7d62    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
7cdd.7d63    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
7cdd.7d64    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
7cdd.7d65    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
7cdd.7d66    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
7cdd.7d67    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
7cdd.7d68    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
7cdd.7d69    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
7cdd.7d6a    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
7cdd.7d6b    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
7cdd.7d6c    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
7cdd.7d6d    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
7cdd.7d6e    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
7cdd.7d6f    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
7cdd.7d70    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
7cdd.7d71    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
7cdd.7d72    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
7cdd.7d73    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
7cdd.7d74    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
7cdd.7d75    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
7cdd.7d76    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
7cdd.7d77    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
7cdd.7d78    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
7cdd.7d79    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
7cdd.7d7a    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
7cdd.7d7b    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
7cdd.7d7c    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
7cdd.7d7d    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
7cdd.7d7e    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
7cdd.7d7f    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
7cdd.7d80    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
7cdd.7d81    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
7cdd.7d82    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
7cdd.7d83    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
7cdd.7d84    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
7cdd.7d85    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
7cdd.7d86    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
7cdd.7d87    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
7cdd.7d88    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
7cdd.7d89    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
7cdd.7d8a    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
7cdd.7d8b    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
7cdd.7d8c    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
7cdd.7d8d    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
7cdd.7d8e    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
7cdd.7d8f    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
7cdd.7d90    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
7cdd.7d91    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
7cdd.7d92    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
7cdd.7d93    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
7cdd.7d94    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
7cdd.7d95    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
7cdd.7d96    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
7cdd.7d97    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
7cdd.7d98    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
7cdd.7d99    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
7cdd.7d9a    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
7cdd.7d9b    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
7cdd.7d9c    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
7cdd.7d9d    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
7cdd.7d9e    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
7cdd.7d9f    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
7cdd.7da0    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
7cdd.7da1    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
7cdd.7da2    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
7cdd.7da3    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
7cdd.7da4    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
7cdd.7da5    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
7cdd.7da6    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
7cdd.7da7    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
7cdd.7da8    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
7cdd.7da9    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
7cdd.7daa    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
7cdd.7dab    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
7cdd.7dac    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
7cdd.7dad    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
7cdd.7dae    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
7cdd.7daf    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
7cdd.7db0    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
7cdd.7db1    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
7cdd.7db2    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
7cdd.7db3    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
7cdd.7db4    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
7cdd.7db5    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
7cdd.7db6    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
7cdd.7db7    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
7cdd.7db8    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
7cdd.7db9    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
7cdd.7dba    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
7cdd.7dbb    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
7cdd.7dbc    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
7cdd.7dbd    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
7cdd.7dbe    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
7cdd.7dbf    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
7cdd.7dc0    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
7cdd.7dc1    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
7cdd.7dc2    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
7cdd.7dc3    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
7cdd.7dc4    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
7cdd.7dc5    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
7cdd.7dc6    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
7cdd.7dc7    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
7cdd.7dc8    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
7cdd.7dc9    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
7cdd.7dca    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
7cdd.7dcb    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
7cdd.7dcc    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
7cdd.7dcd    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
7cdd.7dce    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
7cdd.7dcf    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
7cdd.7dd0    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
7cdd.7dd1    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
7cdd.7dd2    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
7cdd.7dd3    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
7cdd.7dd4    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
7cdd.7dd5    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
7cdd.7dd6    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
7cdd.7dd7    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
7cdd.7dd8    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
7cdd.7dd9    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
7cdd.7dda    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
7cdd.7ddb    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
7cdd.7ddc    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
7cdd.7ddd    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
7cdd.7dde    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
7cdd.7ddf    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
7cdd.7de0    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
7cdd.7de1    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
7cdd.7de2    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
7cdd.7de3    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
7cdd.7de4    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
7cdd.7de5    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
7cdd.7de6    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
7cdd.7de7    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
7cdd.7de8    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
7cdd.7de9    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
7cdd.7dea    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
7cdd.7deb    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
7cdd.7dec    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
7cdd.7ded    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
7def.7df0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
7def.7df1    R..D    [f000:287e]   IO: outb 00ec <= 74
7def.7df2    R..D    [f000:287e]   IO: outb 00ea <= 74
7def.7df3    RH..    [f000:287e]   IO: outb 0cff <= 8c
7def.7df4    R..D    [f000:287e]   IO: outb 00ed <= 8c
7def.7df5    R..D    [f000:287e]   IO: outb 00eb <= 8c
7df6.7df7    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
7df8.7df9    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
7df8.7dfa    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
7df8.7dfb    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
7df8.7dfc    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
7df8.7dfd    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
7df8.7dfe    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
7df8.7dff    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
7df8.7e00    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
7df8.7e01    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
7df8.7e02    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
7df8.7e03    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
7df8.7e04    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
7df8.7e05    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
7df8.7e06    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
7df8.7e07    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
7df8.7e08    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
7df8.7e09    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
7df8.7e0a    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
7df8.7e0b    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
7df8.7e0c    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
7df8.7e0d    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
7df8.7e0e    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
7df8.7e0f    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
7df8.7e10    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
7df8.7e11    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
7df8.7e12    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
7df8.7e13    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
7df8.7e14    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
7df8.7e15    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
7df8.7e16    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
7df8.7e17    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
7df8.7e18    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
7df8.7e19    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
7df8.7e1a    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
7df8.7e1b    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
7df8.7e1c    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
7df8.7e1d    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
7df8.7e1e    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
7df8.7e1f    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
7df8.7e20    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
7df8.7e21    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
7df8.7e22    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
7df8.7e23    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
7df8.7e24    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
7df8.7e25    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
7df8.7e26    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
7df8.7e27    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
7df8.7e28    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
7df8.7e29    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
7df8.7e2a    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
7df8.7e2b    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
7df8.7e2c    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
7df8.7e2d    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
7df8.7e2e    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
7df8.7e2f    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
7df8.7e30    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
7df8.7e31    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
7df8.7e32    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
7df8.7e33    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
7df8.7e34    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
7df8.7e35    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
7df8.7e36    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
7df8.7e37    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
7df8.7e38    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
7df8.7e39    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
7df8.7e3a    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
7df8.7e3b    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
7df8.7e3c    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
7df8.7e3d    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
7df8.7e3e    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
7df8.7e3f    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
7df8.7e40    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
7df8.7e41    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
7df8.7e42    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
7df8.7e43    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
7df8.7e44    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
7df8.7e45    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
7df8.7e46    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
7df8.7e47    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
7df8.7e48    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
7df8.7e49    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
7df8.7e4a    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
7df8.7e4b    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
7df8.7e4c    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
7df8.7e4d    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
7df8.7e4e    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
7df8.7e4f    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
7df8.7e50    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
7df8.7e51    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
7df8.7e52    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
7df8.7e53    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
7df8.7e54    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
7df8.7e55    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
7df8.7e56    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
7df8.7e57    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
7df8.7e58    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
7df8.7e59    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
7df8.7e5a    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
7df8.7e5b    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
7df8.7e5c    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
7df8.7e5d    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
7df8.7e5e    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
7df8.7e5f    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
7df8.7e60    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
7df8.7e61    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
7df8.7e62    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
7df8.7e63    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
7df8.7e64    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
7df8.7e65    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
7df8.7e66    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
7df8.7e67    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
7df8.7e68    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
7df8.7e69    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
7df8.7e6a    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
7df8.7e6b    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
7df8.7e6c    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
7df8.7e6d    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
7df8.7e6e    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
7df8.7e6f    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
7df8.7e70    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
7df8.7e71    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
7df8.7e72    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
7df8.7e73    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
7df8.7e74    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
7df8.7e75    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
7df8.7e76    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
7df8.7e77    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
7df8.7e78    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
7df8.7e79    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
7df8.7e7a    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
7df8.7e7b    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
7df8.7e7c    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
7df8.7e7d    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
7df8.7e7e    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
7df8.7e7f    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
7df8.7e80    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
7df8.7e81    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
7df8.7e82    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
7df8.7e83    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
7df8.7e84    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
7df8.7e85    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
7df8.7e86    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
7df8.7e87    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
7df8.7e88    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
7df8.7e89    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
7df8.7e8a    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
7df8.7e8b    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
7df8.7e8c    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
7df8.7e8d    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
7df8.7e8e    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
7df8.7e8f    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
7df8.7e90    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
7df8.7e91    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
7df8.7e92    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
7df8.7e93    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
7df8.7e94    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
7df8.7e95    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
7df8.7e96    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
7df8.7e97    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
7df8.7e98    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
7df8.7e99    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
7df8.7e9a    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
7df8.7e9b    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
7df8.7e9c    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
7df8.7e9d    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
7df8.7e9e    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
7df8.7e9f    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
7df8.7ea0    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
7df8.7ea1    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
7df8.7ea2    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
7df8.7ea3    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
7df8.7ea4    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
7df8.7ea5    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
7df8.7ea6    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
7df8.7ea7    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
7df8.7ea8    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
7df8.7ea9    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
7df8.7eaa    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
7df8.7eab    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
7df8.7eac    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
7df8.7ead    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
7df8.7eae    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
7df8.7eaf    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
7df8.7eb0    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
7df8.7eb1    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
7df8.7eb2    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
7df8.7eb3    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
7df8.7eb4    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
7df8.7eb5    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
7df8.7eb6    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
7df8.7eb7    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
7df8.7eb8    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
7df8.7eb9    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
7df8.7eba    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
7df8.7ebb    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
7df8.7ebc    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
7df8.7ebd    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
7df8.7ebe    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
7df8.7ebf    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
7df8.7ec0    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
7df8.7ec1    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
7df8.7ec2    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
7df8.7ec3    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
7df8.7ec4    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
7df8.7ec5    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
7df8.7ec6    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
7df8.7ec7    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
7df8.7ec8    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
7df8.7ec9    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
7df8.7eca    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
7df8.7ecb    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
7df8.7ecc    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
7df8.7ecd    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
7df8.7ece    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
7df8.7ecf    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
7df8.7ed0    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
7df8.7ed1    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
7df8.7ed2    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
7df8.7ed3    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
7df8.7ed4    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
7df8.7ed5    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
7df8.7ed6    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
7df8.7ed7    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
7df8.7ed8    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
7df8.7ed9    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
7df8.7eda    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
7df8.7edb    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
7df8.7edc    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
7df8.7edd    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
7df8.7ede    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
7df8.7edf    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
7df8.7ee0    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
7df8.7ee1    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
7df8.7ee2    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
7df8.7ee3    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
7df8.7ee4    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
7df8.7ee5    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
7df8.7ee6    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
7df8.7ee7    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
7df8.7ee8    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
7df8.7ee9    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
7df8.7eea    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
7df8.7eeb    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
7df8.7eec    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
7df8.7eed    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
7df8.7eee    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
7df8.7eef    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
7df8.7ef0    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
7df8.7ef1    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
7df8.7ef2    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
7df8.7ef3    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
7df8.7ef4    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
7df8.7ef5    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
7df8.7ef6    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
7df8.7ef7    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
7df8.7ef8    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
7ef9.7efa    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
7efb.7efc    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
7efb.7efd    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
7efb.7efe    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
7efb.7eff    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
7efb.7f00    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
7efb.7f01    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
7efb.7f02    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
7efb.7f03    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
7efb.7f04    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
7efb.7f05    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
7efb.7f06    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
7efb.7f07    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
7efb.7f08    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
7efb.7f09    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
7efb.7f0a    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
7efb.7f0b    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
7efb.7f0c    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
7efb.7f0d    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
7efb.7f0e    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
7efb.7f0f    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
7efb.7f10    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
7efb.7f11    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
7efb.7f12    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
7efb.7f13    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
7efb.7f14    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
7efb.7f15    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
7efb.7f16    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
7efb.7f17    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
7efb.7f18    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
7efb.7f19    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
7efb.7f1a    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
7efb.7f1b    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
7efb.7f1c    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
7efb.7f1d    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
7efb.7f1e    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
7efb.7f1f    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
7efb.7f20    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
7efb.7f21    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
7efb.7f22    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
7efb.7f23    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
7efb.7f24    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
7efb.7f25    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
7efb.7f26    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
7efb.7f27    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
7efb.7f28    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
7efb.7f29    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
7efb.7f2a    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
7efb.7f2b    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
7efb.7f2c    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
7efb.7f2d    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
7efb.7f2e    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
7efb.7f2f    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
7efb.7f30    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
7efb.7f31    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
7efb.7f32    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
7efb.7f33    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
7efb.7f34    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
7efb.7f35    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
7efb.7f36    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
7efb.7f37    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
7efb.7f38    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
7efb.7f39    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
7efb.7f3a    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
7efb.7f3b    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
7efb.7f3c    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
7efb.7f3d    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
7efb.7f3e    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
7efb.7f3f    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
7efb.7f40    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
7efb.7f41    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
7efb.7f42    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
7efb.7f43    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
7efb.7f44    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
7efb.7f45    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
7efb.7f46    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
7efb.7f47    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
7efb.7f48    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
7efb.7f49    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
7efb.7f4a    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
7efb.7f4b    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
7efb.7f4c    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
7efb.7f4d    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
7efb.7f4e    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
7efb.7f4f    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
7efb.7f50    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
7efb.7f51    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
7efb.7f52    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
7efb.7f53    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
7efb.7f54    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
7efb.7f55    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
7efb.7f56    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
7efb.7f57    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
7efb.7f58    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
7efb.7f59    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
7efb.7f5a    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
7efb.7f5b    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
7efb.7f5c    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
7efb.7f5d    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
7efb.7f5e    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
7efb.7f5f    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
7efb.7f60    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
7efb.7f61    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
7efb.7f62    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
7efb.7f63    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
7efb.7f64    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
7efb.7f65    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
7efb.7f66    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
7efb.7f67    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
7efb.7f68    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
7efb.7f69    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
7efb.7f6a    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
7efb.7f6b    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
7efb.7f6c    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
7efb.7f6d    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
7efb.7f6e    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
7efb.7f6f    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
7efb.7f70    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
7efb.7f71    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
7efb.7f72    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
7efb.7f73    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
7efb.7f74    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
7efb.7f75    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
7efb.7f76    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
7efb.7f77    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
7efb.7f78    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
7efb.7f79    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
7efb.7f7a    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
7efb.7f7b    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
7efb.7f7c    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
7efb.7f7d    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
7efb.7f7e    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
7efb.7f7f    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
7efb.7f80    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
7efb.7f81    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
7efb.7f82    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
7efb.7f83    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
7efb.7f84    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
7efb.7f85    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
7efb.7f86    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
7efb.7f87    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
7efb.7f88    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
7efb.7f89    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
7efb.7f8a    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
7efb.7f8b    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
7efb.7f8c    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
7efb.7f8d    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
7efb.7f8e    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
7efb.7f8f    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
7efb.7f90    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
7efb.7f91    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
7efb.7f92    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
7efb.7f93    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
7efb.7f94    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
7efb.7f95    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
7efb.7f96    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
7efb.7f97    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
7efb.7f98    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
7efb.7f99    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
7efb.7f9a    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
7efb.7f9b    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
7efb.7f9c    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
7efb.7f9d    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
7efb.7f9e    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
7efb.7f9f    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
7efb.7fa0    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
7efb.7fa1    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
7efb.7fa2    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
7efb.7fa3    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
7efb.7fa4    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
7efb.7fa5    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
7efb.7fa6    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
7efb.7fa7    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
7efb.7fa8    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
7efb.7fa9    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
7efb.7faa    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
7efb.7fab    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
7efb.7fac    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
7efb.7fad    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
7efb.7fae    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
7efb.7faf    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
7efb.7fb0    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
7efb.7fb1    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
7efb.7fb2    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
7efb.7fb3    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
7efb.7fb4    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
7efb.7fb5    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
7efb.7fb6    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
7efb.7fb7    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
7efb.7fb8    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
7efb.7fb9    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
7efb.7fba    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
7efb.7fbb    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
7efb.7fbc    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
7efb.7fbd    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
7efb.7fbe    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
7efb.7fbf    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
7efb.7fc0    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
7efb.7fc1    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
7efb.7fc2    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
7efb.7fc3    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
7efb.7fc4    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
7efb.7fc5    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
7efb.7fc6    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
7efb.7fc7    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
7efb.7fc8    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
7efb.7fc9    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
7efb.7fca    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
7efb.7fcb    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
7efb.7fcc    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
7efb.7fcd    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
7efb.7fce    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
7efb.7fcf    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
7efb.7fd0    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
7efb.7fd1    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
7efb.7fd2    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
7efb.7fd3    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
7efb.7fd4    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
7efb.7fd5    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
7efb.7fd6    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
7efb.7fd7    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
7efb.7fd8    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
7efb.7fd9    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
7efb.7fda    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
7efb.7fdb    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
7efb.7fdc    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
7efb.7fdd    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
7efb.7fde    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
7efb.7fdf    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
7efb.7fe0    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
7efb.7fe1    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
7efb.7fe2    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
7efb.7fe3    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
7efb.7fe4    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
7efb.7fe5    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
7efb.7fe6    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
7efb.7fe7    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
7efb.7fe8    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
7efb.7fe9    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
7efb.7fea    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
7efb.7feb    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
7efb.7fec    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
7efb.7fed    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
7efb.7fee    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
7efb.7fef    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
7efb.7ff0    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
7efb.7ff1    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
7efb.7ff2    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
7efb.7ff3    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
7efb.7ff4    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
7efb.7ff5    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
7efb.7ff6    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
7efb.7ff7    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
7efb.7ff8    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
7efb.7ff9    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
7efb.7ffa    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
7efb.7ffb    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
7efb.7ffc    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
7efb.7ffd    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
7efb.7ffe    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
7efb.7fff    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
7efb.8000    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
7efb.8001    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
7efb.8002    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
7efb.8003    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
7efb.8004    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
7efb.8005    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
7efb.8006    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
7efb.8007    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
7efb.8008    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
7efb.8009    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
7efb.800a    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
7efb.800b    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
800d.800e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
800d.800f    R..D    [f000:287e]   IO: outb 00ec <= 74
800d.8010    R..D    [f000:287e]   IO: outb 00ea <= 74
800d.8011    RH..    [f000:287e]   IO: outb 0cff <= 8d
800d.8012    R..D    [f000:287e]   IO: outb 00ed <= 8d
800d.8013    R..D    [f000:287e]   IO: outb 00eb <= 8d
8014.8015    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
8016.8017    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
8016.8018    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
8016.8019    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
8016.801a    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
8016.801b    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
8016.801c    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
8016.801d    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
8016.801e    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
8016.801f    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
8016.8020    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
8016.8021    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
8016.8022    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
8016.8023    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
8016.8024    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
8016.8025    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
8016.8026    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
8016.8027    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
8016.8028    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
8016.8029    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
8016.802a    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
8016.802b    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
8016.802c    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
8016.802d    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
8016.802e    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
8016.802f    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
8016.8030    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
8016.8031    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
8016.8032    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
8016.8033    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
8016.8034    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
8016.8035    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
8016.8036    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
8016.8037    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
8016.8038    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
8016.8039    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
8016.803a    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
8016.803b    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
8016.803c    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
8016.803d    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
8016.803e    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
8016.803f    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
8016.8040    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
8016.8041    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
8016.8042    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
8016.8043    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
8016.8044    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
8016.8045    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
8016.8046    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
8016.8047    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
8016.8048    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
8016.8049    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
8016.804a    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
8016.804b    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
8016.804c    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
8016.804d    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
8016.804e    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
8016.804f    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
8016.8050    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
8016.8051    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
8016.8052    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
8016.8053    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
8016.8054    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
8016.8055    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
8016.8056    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
8016.8057    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
8016.8058    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
8016.8059    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
8016.805a    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
8016.805b    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
8016.805c    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
8016.805d    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
8016.805e    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
8016.805f    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
8016.8060    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
8016.8061    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
8016.8062    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
8016.8063    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
8016.8064    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
8016.8065    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
8016.8066    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
8016.8067    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
8016.8068    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
8016.8069    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
8016.806a    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
8016.806b    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
8016.806c    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
8016.806d    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
8016.806e    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
8016.806f    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
8016.8070    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
8016.8071    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
8016.8072    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
8016.8073    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
8016.8074    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
8016.8075    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
8016.8076    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
8016.8077    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
8016.8078    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
8016.8079    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
8016.807a    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
8016.807b    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
8016.807c    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
8016.807d    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
8016.807e    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
8016.807f    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
8016.8080    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
8016.8081    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
8016.8082    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
8016.8083    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
8016.8084    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
8016.8085    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
8016.8086    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
8016.8087    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
8016.8088    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
8016.8089    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
8016.808a    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
8016.808b    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
8016.808c    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
8016.808d    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
8016.808e    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
8016.808f    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
8016.8090    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
8016.8091    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
8016.8092    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
8016.8093    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
8016.8094    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
8016.8095    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
8016.8096    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
8016.8097    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
8016.8098    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
8016.8099    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
8016.809a    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
8016.809b    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
8016.809c    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
8016.809d    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
8016.809e    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
8016.809f    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
8016.80a0    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
8016.80a1    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
8016.80a2    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
8016.80a3    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
8016.80a4    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
8016.80a5    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
8016.80a6    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
8016.80a7    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
8016.80a8    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
8016.80a9    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
8016.80aa    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
8016.80ab    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
8016.80ac    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
8016.80ad    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
8016.80ae    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
8016.80af    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
8016.80b0    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
8016.80b1    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
8016.80b2    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
8016.80b3    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
8016.80b4    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
8016.80b5    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
8016.80b6    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
8016.80b7    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
8016.80b8    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
8016.80b9    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
8016.80ba    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
8016.80bb    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
8016.80bc    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
8016.80bd    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
8016.80be    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
8016.80bf    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
8016.80c0    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
8016.80c1    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
8016.80c2    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
8016.80c3    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
8016.80c4    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
8016.80c5    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
8016.80c6    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
8016.80c7    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
8016.80c8    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
8016.80c9    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
8016.80ca    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
8016.80cb    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
8016.80cc    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
8016.80cd    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
8016.80ce    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
8016.80cf    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
8016.80d0    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
8016.80d1    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
8016.80d2    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
8016.80d3    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
8016.80d4    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
8016.80d5    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
8016.80d6    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
8016.80d7    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
8016.80d8    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
8016.80d9    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
8016.80da    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
8016.80db    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
8016.80dc    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
8016.80dd    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
8016.80de    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
8016.80df    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
8016.80e0    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
8016.80e1    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
8016.80e2    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
8016.80e3    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
8016.80e4    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
8016.80e5    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
8016.80e6    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
8016.80e7    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
8016.80e8    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
8016.80e9    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
8016.80ea    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
8016.80eb    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
8016.80ec    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
8016.80ed    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
8016.80ee    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
8016.80ef    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
8016.80f0    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
8016.80f1    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
8016.80f2    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
8016.80f3    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
8016.80f4    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
8016.80f5    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
8016.80f6    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
8016.80f7    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
8016.80f8    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
8016.80f9    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
8016.80fa    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
8016.80fb    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
8016.80fc    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
8016.80fd    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
8016.80fe    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
8016.80ff    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
8016.8100    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
8016.8101    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
8016.8102    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
8016.8103    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
8016.8104    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
8016.8105    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
8016.8106    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
8016.8107    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
8016.8108    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
8016.8109    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
8016.810a    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
8016.810b    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
8016.810c    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
8016.810d    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
8016.810e    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
8016.810f    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
8016.8110    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
8016.8111    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
8016.8112    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
8016.8113    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
8016.8114    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
8016.8115    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
8016.8116    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
8117.8118    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
8119.811a    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
8119.811b    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
8119.811c    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
8119.811d    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
8119.811e    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
8119.811f    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
8119.8120    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
8119.8121    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
8119.8122    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
8119.8123    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
8119.8124    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
8119.8125    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
8119.8126    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
8119.8127    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
8119.8128    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
8119.8129    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
8119.812a    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
8119.812b    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
8119.812c    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
8119.812d    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
8119.812e    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
8119.812f    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
8119.8130    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
8119.8131    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
8119.8132    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
8119.8133    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
8119.8134    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
8119.8135    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
8119.8136    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
8119.8137    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
8119.8138    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
8119.8139    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
8119.813a    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
8119.813b    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
8119.813c    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
8119.813d    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
8119.813e    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
8119.813f    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
8119.8140    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
8119.8141    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
8119.8142    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
8119.8143    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
8119.8144    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
8119.8145    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
8119.8146    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
8119.8147    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
8119.8148    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
8119.8149    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
8119.814a    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
8119.814b    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
8119.814c    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
8119.814d    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
8119.814e    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
8119.814f    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
8119.8150    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
8119.8151    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
8119.8152    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
8119.8153    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
8119.8154    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
8119.8155    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
8119.8156    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
8119.8157    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
8119.8158    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
8119.8159    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
8119.815a    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
8119.815b    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
8119.815c    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
8119.815d    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
8119.815e    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
8119.815f    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
8119.8160    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
8119.8161    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
8119.8162    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
8119.8163    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
8119.8164    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
8119.8165    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
8119.8166    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
8119.8167    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
8119.8168    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
8119.8169    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
8119.816a    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
8119.816b    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
8119.816c    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
8119.816d    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
8119.816e    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
8119.816f    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
8119.8170    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
8119.8171    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
8119.8172    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
8119.8173    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
8119.8174    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
8119.8175    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
8119.8176    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
8119.8177    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
8119.8178    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
8119.8179    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
8119.817a    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
8119.817b    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
8119.817c    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
8119.817d    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
8119.817e    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
8119.817f    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
8119.8180    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
8119.8181    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
8119.8182    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
8119.8183    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
8119.8184    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
8119.8185    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
8119.8186    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
8119.8187    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
8119.8188    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
8119.8189    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
8119.818a    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
8119.818b    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
8119.818c    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
8119.818d    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
8119.818e    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
8119.818f    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
8119.8190    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
8119.8191    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
8119.8192    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
8119.8193    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
8119.8194    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
8119.8195    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
8119.8196    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
8119.8197    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
8119.8198    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
8119.8199    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
8119.819a    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
8119.819b    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
8119.819c    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
8119.819d    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
8119.819e    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
8119.819f    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
8119.81a0    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
8119.81a1    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
8119.81a2    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
8119.81a3    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
8119.81a4    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
8119.81a5    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
8119.81a6    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
8119.81a7    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
8119.81a8    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
8119.81a9    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
8119.81aa    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
8119.81ab    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
8119.81ac    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
8119.81ad    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
8119.81ae    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
8119.81af    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
8119.81b0    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
8119.81b1    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
8119.81b2    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
8119.81b3    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
8119.81b4    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
8119.81b5    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
8119.81b6    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
8119.81b7    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
8119.81b8    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
8119.81b9    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
8119.81ba    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
8119.81bb    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
8119.81bc    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
8119.81bd    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
8119.81be    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
8119.81bf    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
8119.81c0    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
8119.81c1    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
8119.81c2    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
8119.81c3    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
8119.81c4    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
8119.81c5    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
8119.81c6    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
8119.81c7    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
8119.81c8    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
8119.81c9    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
8119.81ca    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
8119.81cb    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
8119.81cc    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
8119.81cd    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
8119.81ce    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
8119.81cf    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
8119.81d0    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
8119.81d1    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
8119.81d2    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
8119.81d3    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
8119.81d4    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
8119.81d5    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
8119.81d6    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
8119.81d7    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
8119.81d8    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
8119.81d9    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
8119.81da    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
8119.81db    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
8119.81dc    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
8119.81dd    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
8119.81de    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
8119.81df    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
8119.81e0    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
8119.81e1    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
8119.81e2    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
8119.81e3    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
8119.81e4    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
8119.81e5    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
8119.81e6    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
8119.81e7    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
8119.81e8    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
8119.81e9    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
8119.81ea    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
8119.81eb    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
8119.81ec    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
8119.81ed    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
8119.81ee    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
8119.81ef    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
8119.81f0    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
8119.81f1    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
8119.81f2    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
8119.81f3    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
8119.81f4    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
8119.81f5    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
8119.81f6    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
8119.81f7    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
8119.81f8    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
8119.81f9    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
8119.81fa    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
8119.81fb    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
8119.81fc    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
8119.81fd    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
8119.81fe    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
8119.81ff    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
8119.8200    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
8119.8201    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
8119.8202    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
8119.8203    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
8119.8204    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
8119.8205    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
8119.8206    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
8119.8207    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
8119.8208    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
8119.8209    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
8119.820a    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
8119.820b    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
8119.820c    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
8119.820d    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
8119.820e    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
8119.820f    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
8119.8210    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
8119.8211    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
8119.8212    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
8119.8213    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
8119.8214    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
8119.8215    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
8119.8216    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
8119.8217    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
8119.8218    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
8119.8219    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
8119.821a    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
8119.821b    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
8119.821c    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
8119.821d    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
8119.821e    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
8119.821f    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
8119.8220    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
8119.8221    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
8119.8222    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
8119.8223    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
8119.8224    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
8119.8225    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
8119.8226    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
8119.8227    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
8119.8228    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
8119.8229    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
822b.822c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
822b.822d    R..D    [f000:287e]   IO: outb 00ec <= 74
822b.822e    R..D    [f000:287e]   IO: outb 00ea <= 74
822b.822f    RH..    [f000:287e]   IO: outb 0cff <= 8e
822b.8230    R..D    [f000:287e]   IO: outb 00ed <= 8e
822b.8231    R..D    [f000:287e]   IO: outb 00eb <= 8e
8232.8233    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
8234.8235    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
8234.8236    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
8234.8237    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
8234.8238    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
8234.8239    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
8234.823a    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
8234.823b    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
8234.823c    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
8234.823d    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
8234.823e    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
8234.823f    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
8234.8240    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
8234.8241    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
8234.8242    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
8234.8243    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
8234.8244    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
8234.8245    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
8234.8246    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
8234.8247    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
8234.8248    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
8234.8249    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
8234.824a    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
8234.824b    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
8234.824c    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
8234.824d    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
8234.824e    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
8234.824f    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
8234.8250    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
8234.8251    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
8234.8252    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
8234.8253    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
8234.8254    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
8234.8255    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
8234.8256    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
8234.8257    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
8234.8258    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
8234.8259    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
8234.825a    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
8234.825b    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
8234.825c    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
8234.825d    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
8234.825e    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
8234.825f    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
8234.8260    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
8234.8261    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
8234.8262    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
8234.8263    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
8234.8264    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
8234.8265    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
8234.8266    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
8234.8267    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
8234.8268    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
8234.8269    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
8234.826a    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
8234.826b    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
8234.826c    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
8234.826d    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
8234.826e    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
8234.826f    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
8234.8270    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
8234.8271    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
8234.8272    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
8234.8273    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
8234.8274    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
8234.8275    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
8234.8276    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
8234.8277    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
8234.8278    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
8234.8279    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
8234.827a    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
8234.827b    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
8234.827c    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
8234.827d    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
8234.827e    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
8234.827f    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
8234.8280    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
8234.8281    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
8234.8282    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
8234.8283    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
8234.8284    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
8234.8285    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
8234.8286    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
8234.8287    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
8234.8288    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
8234.8289    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
8234.828a    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
8234.828b    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
8234.828c    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
8234.828d    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
8234.828e    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
8234.828f    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
8234.8290    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
8234.8291    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
8234.8292    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
8234.8293    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
8234.8294    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
8234.8295    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
8234.8296    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
8234.8297    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
8234.8298    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
8234.8299    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
8234.829a    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
8234.829b    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
8234.829c    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
8234.829d    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
8234.829e    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
8234.829f    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
8234.82a0    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
8234.82a1    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
8234.82a2    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
8234.82a3    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
8234.82a4    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
8234.82a5    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
8234.82a6    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
8234.82a7    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
8234.82a8    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
8234.82a9    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
8234.82aa    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
8234.82ab    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
8234.82ac    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
8234.82ad    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
8234.82ae    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
8234.82af    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
8234.82b0    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
8234.82b1    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
8234.82b2    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
8234.82b3    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
8234.82b4    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
8234.82b5    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
8234.82b6    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
8234.82b7    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
8234.82b8    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
8234.82b9    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
8234.82ba    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
8234.82bb    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
8234.82bc    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
8234.82bd    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
8234.82be    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
8234.82bf    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
8234.82c0    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
8234.82c1    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
8234.82c2    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
8234.82c3    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
8234.82c4    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
8234.82c5    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
8234.82c6    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
8234.82c7    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
8234.82c8    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
8234.82c9    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
8234.82ca    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
8234.82cb    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
8234.82cc    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
8234.82cd    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
8234.82ce    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
8234.82cf    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
8234.82d0    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
8234.82d1    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
8234.82d2    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
8234.82d3    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
8234.82d4    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
8234.82d5    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
8234.82d6    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
8234.82d7    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
8234.82d8    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
8234.82d9    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
8234.82da    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
8234.82db    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
8234.82dc    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
8234.82dd    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
8234.82de    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
8234.82df    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
8234.82e0    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
8234.82e1    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
8234.82e2    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
8234.82e3    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
8234.82e4    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
8234.82e5    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
8234.82e6    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
8234.82e7    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
8234.82e8    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
8234.82e9    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
8234.82ea    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
8234.82eb    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
8234.82ec    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
8234.82ed    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
8234.82ee    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
8234.82ef    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
8234.82f0    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
8234.82f1    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
8234.82f2    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
8234.82f3    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
8234.82f4    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
8234.82f5    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
8234.82f6    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
8234.82f7    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
8234.82f8    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
8234.82f9    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
8234.82fa    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
8234.82fb    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
8234.82fc    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
8234.82fd    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
8234.82fe    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
8234.82ff    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
8234.8300    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
8234.8301    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
8234.8302    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
8234.8303    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
8234.8304    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
8234.8305    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
8234.8306    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
8234.8307    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
8234.8308    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
8234.8309    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
8234.830a    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
8234.830b    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
8234.830c    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
8234.830d    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
8234.830e    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
8234.830f    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
8234.8310    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
8234.8311    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
8234.8312    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
8234.8313    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
8234.8314    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
8234.8315    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
8234.8316    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
8234.8317    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
8234.8318    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
8234.8319    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
8234.831a    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
8234.831b    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
8234.831c    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
8234.831d    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
8234.831e    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
8234.831f    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
8234.8320    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
8234.8321    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
8234.8322    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
8234.8323    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
8234.8324    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
8234.8325    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
8234.8326    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
8234.8327    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
8234.8328    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
8234.8329    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
8234.832a    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
8234.832b    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
8234.832c    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
8234.832d    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
8234.832e    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
8234.832f    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
8234.8330    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
8234.8331    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
8234.8332    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
8234.8333    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
8234.8334    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
8335.8336    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
8337.8338    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
8337.8339    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
8337.833a    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
8337.833b    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
8337.833c    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
8337.833d    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
8337.833e    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
8337.833f    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
8337.8340    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
8337.8341    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
8337.8342    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
8337.8343    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
8337.8344    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
8337.8345    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
8337.8346    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
8337.8347    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
8337.8348    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
8337.8349    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
8337.834a    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
8337.834b    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
8337.834c    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
8337.834d    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
8337.834e    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
8337.834f    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
8337.8350    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
8337.8351    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
8337.8352    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
8337.8353    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
8337.8354    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
8337.8355    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
8337.8356    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
8337.8357    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
8337.8358    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
8337.8359    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
8337.835a    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
8337.835b    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
8337.835c    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
8337.835d    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
8337.835e    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
8337.835f    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
8337.8360    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
8337.8361    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
8337.8362    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
8337.8363    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
8337.8364    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
8337.8365    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
8337.8366    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
8337.8367    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
8337.8368    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
8337.8369    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
8337.836a    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
8337.836b    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
8337.836c    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
8337.836d    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
8337.836e    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
8337.836f    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
8337.8370    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
8337.8371    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
8337.8372    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
8337.8373    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
8337.8374    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
8337.8375    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
8337.8376    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
8337.8377    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
8337.8378    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
8337.8379    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
8337.837a    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
8337.837b    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
8337.837c    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
8337.837d    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
8337.837e    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
8337.837f    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
8337.8380    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
8337.8381    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
8337.8382    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
8337.8383    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
8337.8384    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
8337.8385    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
8337.8386    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
8337.8387    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
8337.8388    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
8337.8389    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
8337.838a    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
8337.838b    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
8337.838c    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
8337.838d    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
8337.838e    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
8337.838f    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
8337.8390    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
8337.8391    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
8337.8392    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
8337.8393    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
8337.8394    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
8337.8395    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
8337.8396    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
8337.8397    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
8337.8398    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
8337.8399    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
8337.839a    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
8337.839b    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
8337.839c    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
8337.839d    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
8337.839e    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
8337.839f    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
8337.83a0    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
8337.83a1    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
8337.83a2    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
8337.83a3    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
8337.83a4    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
8337.83a5    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
8337.83a6    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
8337.83a7    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
8337.83a8    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
8337.83a9    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
8337.83aa    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
8337.83ab    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
8337.83ac    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
8337.83ad    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
8337.83ae    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
8337.83af    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
8337.83b0    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
8337.83b1    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
8337.83b2    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
8337.83b3    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
8337.83b4    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
8337.83b5    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
8337.83b6    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
8337.83b7    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
8337.83b8    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
8337.83b9    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
8337.83ba    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
8337.83bb    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
8337.83bc    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
8337.83bd    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
8337.83be    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
8337.83bf    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
8337.83c0    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
8337.83c1    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
8337.83c2    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
8337.83c3    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
8337.83c4    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
8337.83c5    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
8337.83c6    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
8337.83c7    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
8337.83c8    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
8337.83c9    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
8337.83ca    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
8337.83cb    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
8337.83cc    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
8337.83cd    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
8337.83ce    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
8337.83cf    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
8337.83d0    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
8337.83d1    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
8337.83d2    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
8337.83d3    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
8337.83d4    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
8337.83d5    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
8337.83d6    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
8337.83d7    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
8337.83d8    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
8337.83d9    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
8337.83da    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
8337.83db    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
8337.83dc    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
8337.83dd    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
8337.83de    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
8337.83df    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
8337.83e0    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
8337.83e1    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
8337.83e2    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
8337.83e3    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
8337.83e4    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
8337.83e5    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
8337.83e6    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
8337.83e7    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
8337.83e8    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
8337.83e9    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
8337.83ea    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
8337.83eb    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
8337.83ec    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
8337.83ed    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
8337.83ee    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
8337.83ef    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
8337.83f0    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
8337.83f1    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
8337.83f2    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
8337.83f3    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
8337.83f4    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
8337.83f5    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
8337.83f6    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
8337.83f7    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
8337.83f8    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
8337.83f9    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
8337.83fa    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
8337.83fb    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
8337.83fc    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
8337.83fd    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
8337.83fe    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
8337.83ff    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
8337.8400    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
8337.8401    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
8337.8402    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
8337.8403    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
8337.8404    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
8337.8405    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
8337.8406    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
8337.8407    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
8337.8408    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
8337.8409    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
8337.840a    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
8337.840b    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
8337.840c    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
8337.840d    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
8337.840e    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
8337.840f    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
8337.8410    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
8337.8411    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
8337.8412    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
8337.8413    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
8337.8414    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
8337.8415    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
8337.8416    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
8337.8417    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
8337.8418    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
8337.8419    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
8337.841a    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
8337.841b    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
8337.841c    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
8337.841d    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
8337.841e    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
8337.841f    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
8337.8420    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
8337.8421    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
8337.8422    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
8337.8423    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
8337.8424    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
8337.8425    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
8337.8426    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
8337.8427    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
8337.8428    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
8337.8429    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
8337.842a    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
8337.842b    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
8337.842c    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
8337.842d    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
8337.842e    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
8337.842f    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
8337.8430    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
8337.8431    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
8337.8432    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
8337.8433    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
8337.8434    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
8337.8435    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
8337.8436    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
8337.8437    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
8337.8438    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
8337.8439    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
8337.843a    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
8337.843b    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
8337.843c    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
8337.843d    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
8337.843e    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
8337.843f    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
8337.8440    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
8337.8441    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
8337.8442    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
8337.8443    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
8337.8444    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
8337.8445    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
8337.8446    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
8337.8447    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
8449.844a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
8449.844b    R..D    [f000:287e]   IO: outb 00ec <= 74
8449.844c    R..D    [f000:287e]   IO: outb 00ea <= 74
8449.844d    RH..    [f000:287e]   IO: outb 0cff <= 8f
8449.844e    R..D    [f000:287e]   IO: outb 00ed <= 8f
8449.844f    R..D    [f000:287e]   IO: outb 00eb <= 8f
8450.8451    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
8452.8453    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
8452.8454    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
8452.8455    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
8452.8456    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
8452.8457    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
8452.8458    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
8452.8459    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
8452.845a    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
8452.845b    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
8452.845c    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
8452.845d    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
8452.845e    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
8452.845f    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
8452.8460    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
8452.8461    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
8452.8462    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
8452.8463    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
8452.8464    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
8452.8465    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
8452.8466    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
8452.8467    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
8452.8468    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
8452.8469    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
8452.846a    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
8452.846b    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
8452.846c    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
8452.846d    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
8452.846e    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
8452.846f    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
8452.8470    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
8452.8471    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
8452.8472    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
8452.8473    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
8452.8474    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
8452.8475    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
8452.8476    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
8452.8477    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
8452.8478    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
8452.8479    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
8452.847a    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
8452.847b    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
8452.847c    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
8452.847d    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
8452.847e    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
8452.847f    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
8452.8480    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
8452.8481    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
8452.8482    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
8452.8483    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
8452.8484    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
8452.8485    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
8452.8486    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
8452.8487    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
8452.8488    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
8452.8489    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
8452.848a    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
8452.848b    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
8452.848c    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
8452.848d    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
8452.848e    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
8452.848f    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
8452.8490    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
8452.8491    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
8452.8492    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
8452.8493    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
8452.8494    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
8452.8495    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
8452.8496    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
8452.8497    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
8452.8498    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
8452.8499    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
8452.849a    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
8452.849b    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
8452.849c    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
8452.849d    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
8452.849e    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
8452.849f    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
8452.84a0    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
8452.84a1    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
8452.84a2    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
8452.84a3    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
8452.84a4    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
8452.84a5    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
8452.84a6    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
8452.84a7    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
8452.84a8    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
8452.84a9    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
8452.84aa    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
8452.84ab    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
8452.84ac    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
8452.84ad    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
8452.84ae    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
8452.84af    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
8452.84b0    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
8452.84b1    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
8452.84b2    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
8452.84b3    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
8452.84b4    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
8452.84b5    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
8452.84b6    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
8452.84b7    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
8452.84b8    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
8452.84b9    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
8452.84ba    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
8452.84bb    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
8452.84bc    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
8452.84bd    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
8452.84be    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
8452.84bf    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
8452.84c0    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
8452.84c1    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
8452.84c2    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
8452.84c3    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
8452.84c4    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
8452.84c5    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
8452.84c6    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
8452.84c7    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
8452.84c8    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
8452.84c9    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
8452.84ca    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
8452.84cb    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
8452.84cc    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
8452.84cd    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
8452.84ce    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
8452.84cf    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
8452.84d0    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
8452.84d1    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
8452.84d2    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
8452.84d3    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
8452.84d4    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
8452.84d5    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
8452.84d6    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
8452.84d7    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
8452.84d8    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
8452.84d9    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
8452.84da    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
8452.84db    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
8452.84dc    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
8452.84dd    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
8452.84de    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
8452.84df    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
8452.84e0    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
8452.84e1    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
8452.84e2    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
8452.84e3    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
8452.84e4    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
8452.84e5    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
8452.84e6    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
8452.84e7    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
8452.84e8    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
8452.84e9    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
8452.84ea    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
8452.84eb    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
8452.84ec    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
8452.84ed    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
8452.84ee    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
8452.84ef    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
8452.84f0    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
8452.84f1    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
8452.84f2    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
8452.84f3    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
8452.84f4    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
8452.84f5    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
8452.84f6    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
8452.84f7    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
8452.84f8    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
8452.84f9    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
8452.84fa    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
8452.84fb    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
8452.84fc    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
8452.84fd    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
8452.84fe    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
8452.84ff    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
8452.8500    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
8452.8501    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
8452.8502    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
8452.8503    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
8452.8504    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
8452.8505    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
8452.8506    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
8452.8507    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
8452.8508    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
8452.8509    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
8452.850a    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
8452.850b    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
8452.850c    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
8452.850d    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
8452.850e    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
8452.850f    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
8452.8510    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
8452.8511    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
8452.8512    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
8452.8513    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
8452.8514    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
8452.8515    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
8452.8516    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
8452.8517    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
8452.8518    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
8452.8519    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
8452.851a    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
8452.851b    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
8452.851c    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
8452.851d    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
8452.851e    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
8452.851f    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
8452.8520    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
8452.8521    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
8452.8522    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
8452.8523    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
8452.8524    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
8452.8525    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
8452.8526    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
8452.8527    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
8452.8528    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
8452.8529    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
8452.852a    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
8452.852b    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
8452.852c    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
8452.852d    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
8452.852e    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
8452.852f    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
8452.8530    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
8452.8531    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
8452.8532    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
8452.8533    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
8452.8534    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
8452.8535    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
8452.8536    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
8452.8537    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
8452.8538    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
8452.8539    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
8452.853a    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
8452.853b    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
8452.853c    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
8452.853d    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
8452.853e    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
8452.853f    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
8452.8540    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
8452.8541    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
8452.8542    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
8452.8543    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
8452.8544    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
8452.8545    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
8452.8546    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
8452.8547    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
8452.8548    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
8452.8549    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
8452.854a    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
8452.854b    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
8452.854c    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
8452.854d    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
8452.854e    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
8452.854f    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
8452.8550    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
8452.8551    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
8452.8552    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
8553.8554    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
8555.8556    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
8555.8557    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
8555.8558    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
8555.8559    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
8555.855a    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
8555.855b    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
8555.855c    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
8555.855d    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
8555.855e    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
8555.855f    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
8555.8560    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
8555.8561    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
8555.8562    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
8555.8563    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
8555.8564    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
8555.8565    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
8555.8566    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
8555.8567    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
8555.8568    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
8555.8569    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
8555.856a    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
8555.856b    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
8555.856c    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
8555.856d    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
8555.856e    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
8555.856f    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
8555.8570    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
8555.8571    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
8555.8572    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
8555.8573    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
8555.8574    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
8555.8575    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
8555.8576    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
8555.8577    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
8555.8578    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
8555.8579    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
8555.857a    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
8555.857b    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
8555.857c    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
8555.857d    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
8555.857e    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
8555.857f    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
8555.8580    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
8555.8581    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
8555.8582    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
8555.8583    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
8555.8584    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
8555.8585    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
8555.8586    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
8555.8587    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
8555.8588    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
8555.8589    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
8555.858a    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
8555.858b    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
8555.858c    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
8555.858d    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
8555.858e    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
8555.858f    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
8555.8590    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
8555.8591    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
8555.8592    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
8555.8593    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
8555.8594    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
8555.8595    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
8555.8596    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
8555.8597    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
8555.8598    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
8555.8599    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
8555.859a    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
8555.859b    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
8555.859c    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
8555.859d    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
8555.859e    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
8555.859f    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
8555.85a0    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
8555.85a1    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
8555.85a2    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
8555.85a3    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
8555.85a4    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
8555.85a5    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
8555.85a6    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
8555.85a7    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
8555.85a8    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
8555.85a9    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
8555.85aa    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
8555.85ab    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
8555.85ac    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
8555.85ad    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
8555.85ae    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
8555.85af    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
8555.85b0    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
8555.85b1    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
8555.85b2    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
8555.85b3    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
8555.85b4    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
8555.85b5    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
8555.85b6    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
8555.85b7    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
8555.85b8    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
8555.85b9    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
8555.85ba    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
8555.85bb    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
8555.85bc    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
8555.85bd    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
8555.85be    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
8555.85bf    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
8555.85c0    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
8555.85c1    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
8555.85c2    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
8555.85c3    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
8555.85c4    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
8555.85c5    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
8555.85c6    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
8555.85c7    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
8555.85c8    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
8555.85c9    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
8555.85ca    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
8555.85cb    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
8555.85cc    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
8555.85cd    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
8555.85ce    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
8555.85cf    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
8555.85d0    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
8555.85d1    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
8555.85d2    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
8555.85d3    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
8555.85d4    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
8555.85d5    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
8555.85d6    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
8555.85d7    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
8555.85d8    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
8555.85d9    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
8555.85da    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
8555.85db    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
8555.85dc    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
8555.85dd    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
8555.85de    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
8555.85df    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
8555.85e0    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
8555.85e1    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
8555.85e2    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
8555.85e3    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
8555.85e4    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
8555.85e5    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
8555.85e6    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
8555.85e7    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
8555.85e8    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
8555.85e9    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
8555.85ea    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
8555.85eb    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
8555.85ec    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
8555.85ed    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
8555.85ee    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
8555.85ef    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
8555.85f0    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
8555.85f1    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
8555.85f2    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
8555.85f3    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
8555.85f4    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
8555.85f5    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
8555.85f6    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
8555.85f7    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
8555.85f8    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
8555.85f9    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
8555.85fa    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
8555.85fb    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
8555.85fc    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
8555.85fd    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
8555.85fe    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
8555.85ff    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
8555.8600    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
8555.8601    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
8555.8602    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
8555.8603    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
8555.8604    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
8555.8605    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
8555.8606    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
8555.8607    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
8555.8608    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
8555.8609    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
8555.860a    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
8555.860b    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
8555.860c    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
8555.860d    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
8555.860e    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
8555.860f    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
8555.8610    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
8555.8611    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
8555.8612    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
8555.8613    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
8555.8614    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
8555.8615    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
8555.8616    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
8555.8617    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
8555.8618    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
8555.8619    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
8555.861a    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
8555.861b    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
8555.861c    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
8555.861d    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
8555.861e    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
8555.861f    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
8555.8620    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
8555.8621    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
8555.8622    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
8555.8623    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
8555.8624    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
8555.8625    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
8555.8626    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
8555.8627    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
8555.8628    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
8555.8629    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
8555.862a    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
8555.862b    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
8555.862c    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
8555.862d    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
8555.862e    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
8555.862f    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
8555.8630    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
8555.8631    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
8555.8632    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
8555.8633    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
8555.8634    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
8555.8635    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
8555.8636    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
8555.8637    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
8555.8638    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
8555.8639    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
8555.863a    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
8555.863b    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
8555.863c    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
8555.863d    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
8555.863e    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
8555.863f    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
8555.8640    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
8555.8641    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
8555.8642    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
8555.8643    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
8555.8644    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
8555.8645    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
8555.8646    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
8555.8647    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
8555.8648    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
8555.8649    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
8555.864a    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
8555.864b    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
8555.864c    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
8555.864d    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
8555.864e    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
8555.864f    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
8555.8650    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
8555.8651    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
8555.8652    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
8555.8653    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
8555.8654    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
8555.8655    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
8555.8656    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
8555.8657    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
8555.8658    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
8555.8659    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
8555.865a    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
8555.865b    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
8555.865c    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
8555.865d    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
8555.865e    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
8555.865f    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
8555.8660    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
8555.8661    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
8555.8662    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
8555.8663    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
8555.8664    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
8555.8665    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
8667.8668    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
8667.8669    R..D    [f000:287e]   IO: outb 00ec <= 74
8667.866a    R..D    [f000:287e]   IO: outb 00ea <= 74
8667.866b    RH..    [f000:287e]   IO: outb 0cff <= 90
8667.866c    R..D    [f000:287e]   IO: outb 00ed <= 90
8667.866d    R..D    [f000:287e]   IO: outb 00eb <= 90
866e.866f    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
8670.8671    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
8670.8672    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
8670.8673    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
8670.8674    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
8670.8675    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
8670.8676    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
8670.8677    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
8670.8678    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
8670.8679    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
8670.867a    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
8670.867b    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
8670.867c    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
8670.867d    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
8670.867e    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
8670.867f    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
8670.8680    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
8670.8681    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
8670.8682    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
8670.8683    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
8670.8684    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
8670.8685    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
8670.8686    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
8670.8687    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
8670.8688    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
8670.8689    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
8670.868a    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
8670.868b    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
8670.868c    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
8670.868d    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
8670.868e    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
8670.868f    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
8670.8690    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
8670.8691    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
8670.8692    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
8670.8693    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
8670.8694    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
8670.8695    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
8670.8696    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
8670.8697    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
8670.8698    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
8670.8699    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
8670.869a    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
8670.869b    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
8670.869c    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
8670.869d    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
8670.869e    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
8670.869f    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
8670.86a0    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
8670.86a1    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
8670.86a2    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
8670.86a3    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
8670.86a4    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
8670.86a5    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
8670.86a6    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
8670.86a7    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
8670.86a8    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
8670.86a9    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
8670.86aa    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
8670.86ab    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
8670.86ac    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
8670.86ad    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
8670.86ae    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
8670.86af    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
8670.86b0    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
8670.86b1    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
8670.86b2    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
8670.86b3    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
8670.86b4    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
8670.86b5    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
8670.86b6    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
8670.86b7    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
8670.86b8    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
8670.86b9    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
8670.86ba    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
8670.86bb    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
8670.86bc    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
8670.86bd    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
8670.86be    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
8670.86bf    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
8670.86c0    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
8670.86c1    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
8670.86c2    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
8670.86c3    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
8670.86c4    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
8670.86c5    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
8670.86c6    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
8670.86c7    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
8670.86c8    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
8670.86c9    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
8670.86ca    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
8670.86cb    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
8670.86cc    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
8670.86cd    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
8670.86ce    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
8670.86cf    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
8670.86d0    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
8670.86d1    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
8670.86d2    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
8670.86d3    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
8670.86d4    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
8670.86d5    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
8670.86d6    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
8670.86d7    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
8670.86d8    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
8670.86d9    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
8670.86da    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
8670.86db    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
8670.86dc    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
8670.86dd    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
8670.86de    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
8670.86df    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
8670.86e0    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
8670.86e1    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
8670.86e2    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
8670.86e3    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
8670.86e4    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
8670.86e5    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
8670.86e6    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
8670.86e7    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
8670.86e8    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
8670.86e9    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
8670.86ea    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
8670.86eb    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
8670.86ec    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
8670.86ed    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
8670.86ee    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
8670.86ef    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
8670.86f0    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
8670.86f1    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
8670.86f2    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
8670.86f3    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
8670.86f4    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
8670.86f5    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
8670.86f6    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
8670.86f7    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
8670.86f8    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
8670.86f9    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
8670.86fa    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
8670.86fb    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
8670.86fc    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
8670.86fd    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
8670.86fe    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
8670.86ff    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
8670.8700    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
8670.8701    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
8670.8702    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
8670.8703    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
8670.8704    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
8670.8705    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
8670.8706    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
8670.8707    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
8670.8708    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
8670.8709    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
8670.870a    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
8670.870b    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
8670.870c    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
8670.870d    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
8670.870e    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
8670.870f    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
8670.8710    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
8670.8711    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
8670.8712    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
8670.8713    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
8670.8714    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
8670.8715    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
8670.8716    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
8670.8717    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
8670.8718    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
8670.8719    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
8670.871a    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
8670.871b    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
8670.871c    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
8670.871d    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
8670.871e    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
8670.871f    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
8670.8720    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
8670.8721    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
8670.8722    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
8670.8723    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
8670.8724    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
8670.8725    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
8670.8726    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
8670.8727    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
8670.8728    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
8670.8729    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
8670.872a    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
8670.872b    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
8670.872c    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
8670.872d    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
8670.872e    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
8670.872f    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
8670.8730    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
8670.8731    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
8670.8732    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
8670.8733    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
8670.8734    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
8670.8735    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
8670.8736    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
8670.8737    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
8670.8738    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
8670.8739    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
8670.873a    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
8670.873b    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
8670.873c    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
8670.873d    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
8670.873e    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
8670.873f    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
8670.8740    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
8670.8741    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
8670.8742    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
8670.8743    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
8670.8744    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
8670.8745    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
8670.8746    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
8670.8747    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
8670.8748    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
8670.8749    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
8670.874a    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
8670.874b    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
8670.874c    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
8670.874d    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
8670.874e    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
8670.874f    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
8670.8750    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
8670.8751    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
8670.8752    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
8670.8753    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
8670.8754    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
8670.8755    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
8670.8756    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
8670.8757    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
8670.8758    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
8670.8759    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
8670.875a    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
8670.875b    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
8670.875c    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
8670.875d    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
8670.875e    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
8670.875f    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
8670.8760    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
8670.8761    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
8670.8762    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
8670.8763    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
8670.8764    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
8670.8765    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
8670.8766    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
8670.8767    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
8670.8768    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
8670.8769    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
8670.876a    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
8670.876b    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
8670.876c    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
8670.876d    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
8670.876e    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
8670.876f    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
8670.8770    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
8771.8772    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
8773.8774    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
8773.8775    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
8773.8776    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
8773.8777    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
8773.8778    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
8773.8779    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
8773.877a    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
8773.877b    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
8773.877c    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
8773.877d    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
8773.877e    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
8773.877f    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
8773.8780    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
8773.8781    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
8773.8782    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
8773.8783    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
8773.8784    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
8773.8785    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
8773.8786    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
8773.8787    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
8773.8788    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
8773.8789    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
8773.878a    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
8773.878b    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
8773.878c    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
8773.878d    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
8773.878e    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
8773.878f    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
8773.8790    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
8773.8791    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
8773.8792    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
8773.8793    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
8773.8794    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
8773.8795    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
8773.8796    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
8773.8797    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
8773.8798    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
8773.8799    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
8773.879a    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
8773.879b    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
8773.879c    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
8773.879d    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
8773.879e    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
8773.879f    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
8773.87a0    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
8773.87a1    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
8773.87a2    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
8773.87a3    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
8773.87a4    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
8773.87a5    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
8773.87a6    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
8773.87a7    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
8773.87a8    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
8773.87a9    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
8773.87aa    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
8773.87ab    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
8773.87ac    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
8773.87ad    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
8773.87ae    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
8773.87af    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
8773.87b0    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
8773.87b1    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
8773.87b2    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
8773.87b3    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
8773.87b4    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
8773.87b5    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
8773.87b6    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
8773.87b7    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
8773.87b8    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
8773.87b9    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
8773.87ba    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
8773.87bb    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
8773.87bc    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
8773.87bd    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
8773.87be    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
8773.87bf    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
8773.87c0    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
8773.87c1    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
8773.87c2    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
8773.87c3    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
8773.87c4    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
8773.87c5    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
8773.87c6    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
8773.87c7    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
8773.87c8    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
8773.87c9    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
8773.87ca    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
8773.87cb    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
8773.87cc    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
8773.87cd    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
8773.87ce    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
8773.87cf    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
8773.87d0    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
8773.87d1    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
8773.87d2    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
8773.87d3    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
8773.87d4    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
8773.87d5    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
8773.87d6    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
8773.87d7    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
8773.87d8    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
8773.87d9    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
8773.87da    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
8773.87db    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
8773.87dc    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
8773.87dd    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
8773.87de    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
8773.87df    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
8773.87e0    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
8773.87e1    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
8773.87e2    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
8773.87e3    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
8773.87e4    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
8773.87e5    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
8773.87e6    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
8773.87e7    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
8773.87e8    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
8773.87e9    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
8773.87ea    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
8773.87eb    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
8773.87ec    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
8773.87ed    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
8773.87ee    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
8773.87ef    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
8773.87f0    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
8773.87f1    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
8773.87f2    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
8773.87f3    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
8773.87f4    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
8773.87f5    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
8773.87f6    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
8773.87f7    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
8773.87f8    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
8773.87f9    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
8773.87fa    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
8773.87fb    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
8773.87fc    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
8773.87fd    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
8773.87fe    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
8773.87ff    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
8773.8800    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
8773.8801    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
8773.8802    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
8773.8803    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
8773.8804    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
8773.8805    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
8773.8806    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
8773.8807    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
8773.8808    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
8773.8809    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
8773.880a    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
8773.880b    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
8773.880c    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
8773.880d    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
8773.880e    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
8773.880f    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
8773.8810    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
8773.8811    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
8773.8812    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
8773.8813    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
8773.8814    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
8773.8815    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
8773.8816    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
8773.8817    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
8773.8818    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
8773.8819    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
8773.881a    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
8773.881b    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
8773.881c    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
8773.881d    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
8773.881e    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
8773.881f    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
8773.8820    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
8773.8821    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
8773.8822    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
8773.8823    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
8773.8824    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
8773.8825    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
8773.8826    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
8773.8827    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
8773.8828    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
8773.8829    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
8773.882a    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
8773.882b    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
8773.882c    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
8773.882d    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
8773.882e    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
8773.882f    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
8773.8830    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
8773.8831    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
8773.8832    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
8773.8833    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
8773.8834    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
8773.8835    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
8773.8836    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
8773.8837    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
8773.8838    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
8773.8839    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
8773.883a    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
8773.883b    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
8773.883c    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
8773.883d    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
8773.883e    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
8773.883f    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
8773.8840    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
8773.8841    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
8773.8842    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
8773.8843    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
8773.8844    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
8773.8845    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
8773.8846    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
8773.8847    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
8773.8848    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
8773.8849    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
8773.884a    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
8773.884b    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
8773.884c    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
8773.884d    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
8773.884e    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
8773.884f    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
8773.8850    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
8773.8851    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
8773.8852    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
8773.8853    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
8773.8854    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
8773.8855    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
8773.8856    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
8773.8857    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
8773.8858    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
8773.8859    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
8773.885a    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
8773.885b    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
8773.885c    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
8773.885d    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
8773.885e    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
8773.885f    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
8773.8860    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
8773.8861    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
8773.8862    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
8773.8863    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
8773.8864    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
8773.8865    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
8773.8866    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
8773.8867    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
8773.8868    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
8773.8869    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
8773.886a    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
8773.886b    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
8773.886c    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
8773.886d    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
8773.886e    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
8773.886f    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
8773.8870    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
8773.8871    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
8773.8872    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
8773.8873    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
8773.8874    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
8773.8875    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
8773.8876    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
8773.8877    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
8773.8878    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
8773.8879    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
8773.887a    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
8773.887b    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
8773.887c    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
8773.887d    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
8773.887e    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
8773.887f    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
8773.8880    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
8773.8881    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
8773.8882    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
8773.8883    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
8885.8886    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
8885.8887    R..D    [f000:287e]   IO: outb 00ec <= 74
8885.8888    R..D    [f000:287e]   IO: outb 00ea <= 74
8885.8889    RH..    [f000:287e]   IO: outb 0cff <= 91
8885.888a    R..D    [f000:287e]   IO: outb 00ed <= 91
8885.888b    R..D    [f000:287e]   IO: outb 00eb <= 91
888c.888d    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
888e.888f    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
888e.8890    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
888e.8891    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
888e.8892    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
888e.8893    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
888e.8894    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
888e.8895    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
888e.8896    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
888e.8897    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
888e.8898    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
888e.8899    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
888e.889a    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
888e.889b    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
888e.889c    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
888e.889d    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
888e.889e    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
888e.889f    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
888e.88a0    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
888e.88a1    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
888e.88a2    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
888e.88a3    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
888e.88a4    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
888e.88a5    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
888e.88a6    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
888e.88a7    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
888e.88a8    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
888e.88a9    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
888e.88aa    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
888e.88ab    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
888e.88ac    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
888e.88ad    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
888e.88ae    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
888e.88af    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
888e.88b0    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
888e.88b1    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
888e.88b2    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
888e.88b3    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
888e.88b4    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
888e.88b5    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
888e.88b6    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
888e.88b7    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
888e.88b8    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
888e.88b9    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
888e.88ba    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
888e.88bb    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
888e.88bc    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
888e.88bd    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
888e.88be    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
888e.88bf    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
888e.88c0    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
888e.88c1    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
888e.88c2    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
888e.88c3    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
888e.88c4    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
888e.88c5    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
888e.88c6    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
888e.88c7    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
888e.88c8    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
888e.88c9    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
888e.88ca    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
888e.88cb    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
888e.88cc    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
888e.88cd    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
888e.88ce    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
888e.88cf    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
888e.88d0    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
888e.88d1    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
888e.88d2    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
888e.88d3    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
888e.88d4    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
888e.88d5    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
888e.88d6    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
888e.88d7    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
888e.88d8    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
888e.88d9    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
888e.88da    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
888e.88db    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
888e.88dc    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
888e.88dd    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
888e.88de    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
888e.88df    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
888e.88e0    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
888e.88e1    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
888e.88e2    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
888e.88e3    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
888e.88e4    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
888e.88e5    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
888e.88e6    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
888e.88e7    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
888e.88e8    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
888e.88e9    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
888e.88ea    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
888e.88eb    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
888e.88ec    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
888e.88ed    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
888e.88ee    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
888e.88ef    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
888e.88f0    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
888e.88f1    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
888e.88f2    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
888e.88f3    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
888e.88f4    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
888e.88f5    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
888e.88f6    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
888e.88f7    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
888e.88f8    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
888e.88f9    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
888e.88fa    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
888e.88fb    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
888e.88fc    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
888e.88fd    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
888e.88fe    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
888e.88ff    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
888e.8900    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
888e.8901    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
888e.8902    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
888e.8903    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
888e.8904    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
888e.8905    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
888e.8906    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
888e.8907    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
888e.8908    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
888e.8909    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
888e.890a    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
888e.890b    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
888e.890c    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
888e.890d    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
888e.890e    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
888e.890f    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
888e.8910    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
888e.8911    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
888e.8912    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
888e.8913    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
888e.8914    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
888e.8915    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
888e.8916    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
888e.8917    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
888e.8918    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
888e.8919    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
888e.891a    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
888e.891b    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
888e.891c    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
888e.891d    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
888e.891e    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
888e.891f    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
888e.8920    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
888e.8921    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
888e.8922    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
888e.8923    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
888e.8924    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
888e.8925    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
888e.8926    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
888e.8927    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
888e.8928    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
888e.8929    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
888e.892a    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
888e.892b    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
888e.892c    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
888e.892d    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
888e.892e    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
888e.892f    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
888e.8930    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
888e.8931    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
888e.8932    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
888e.8933    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
888e.8934    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
888e.8935    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
888e.8936    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
888e.8937    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
888e.8938    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
888e.8939    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
888e.893a    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
888e.893b    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
888e.893c    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
888e.893d    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
888e.893e    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
888e.893f    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
888e.8940    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
888e.8941    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
888e.8942    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
888e.8943    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
888e.8944    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
888e.8945    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
888e.8946    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
888e.8947    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
888e.8948    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
888e.8949    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
888e.894a    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
888e.894b    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
888e.894c    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
888e.894d    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
888e.894e    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
888e.894f    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
888e.8950    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
888e.8951    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
888e.8952    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
888e.8953    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
888e.8954    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
888e.8955    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
888e.8956    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
888e.8957    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
888e.8958    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
888e.8959    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
888e.895a    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
888e.895b    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
888e.895c    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
888e.895d    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
888e.895e    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
888e.895f    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
888e.8960    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
888e.8961    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
888e.8962    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
888e.8963    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
888e.8964    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
888e.8965    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
888e.8966    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
888e.8967    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
888e.8968    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
888e.8969    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
888e.896a    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
888e.896b    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
888e.896c    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
888e.896d    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
888e.896e    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
888e.896f    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
888e.8970    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
888e.8971    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
888e.8972    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
888e.8973    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
888e.8974    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
888e.8975    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
888e.8976    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
888e.8977    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
888e.8978    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
888e.8979    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
888e.897a    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
888e.897b    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
888e.897c    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
888e.897d    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
888e.897e    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
888e.897f    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
888e.8980    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
888e.8981    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
888e.8982    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
888e.8983    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
888e.8984    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
888e.8985    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
888e.8986    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
888e.8987    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
888e.8988    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
888e.8989    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
888e.898a    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
888e.898b    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
888e.898c    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
888e.898d    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
888e.898e    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
898f.8990    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
8991.8992    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
8991.8993    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
8991.8994    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
8991.8995    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
8991.8996    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
8991.8997    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
8991.8998    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
8991.8999    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
8991.899a    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
8991.899b    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
8991.899c    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
8991.899d    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
8991.899e    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
8991.899f    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
8991.89a0    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
8991.89a1    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
8991.89a2    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
8991.89a3    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
8991.89a4    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
8991.89a5    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
8991.89a6    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
8991.89a7    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
8991.89a8    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
8991.89a9    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
8991.89aa    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
8991.89ab    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
8991.89ac    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
8991.89ad    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
8991.89ae    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
8991.89af    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
8991.89b0    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
8991.89b1    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
8991.89b2    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
8991.89b3    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
8991.89b4    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
8991.89b5    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
8991.89b6    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
8991.89b7    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
8991.89b8    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
8991.89b9    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
8991.89ba    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
8991.89bb    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
8991.89bc    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
8991.89bd    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
8991.89be    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
8991.89bf    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
8991.89c0    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
8991.89c1    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
8991.89c2    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
8991.89c3    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
8991.89c4    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
8991.89c5    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
8991.89c6    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
8991.89c7    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
8991.89c8    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
8991.89c9    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
8991.89ca    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
8991.89cb    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
8991.89cc    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
8991.89cd    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
8991.89ce    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
8991.89cf    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
8991.89d0    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
8991.89d1    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
8991.89d2    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
8991.89d3    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
8991.89d4    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
8991.89d5    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
8991.89d6    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
8991.89d7    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
8991.89d8    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
8991.89d9    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
8991.89da    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
8991.89db    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
8991.89dc    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
8991.89dd    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
8991.89de    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
8991.89df    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
8991.89e0    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
8991.89e1    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
8991.89e2    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
8991.89e3    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
8991.89e4    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
8991.89e5    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
8991.89e6    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
8991.89e7    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
8991.89e8    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
8991.89e9    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
8991.89ea    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
8991.89eb    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
8991.89ec    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
8991.89ed    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
8991.89ee    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
8991.89ef    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
8991.89f0    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
8991.89f1    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
8991.89f2    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
8991.89f3    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
8991.89f4    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
8991.89f5    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
8991.89f6    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
8991.89f7    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
8991.89f8    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
8991.89f9    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
8991.89fa    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
8991.89fb    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
8991.89fc    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
8991.89fd    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
8991.89fe    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
8991.89ff    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
8991.8a00    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
8991.8a01    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
8991.8a02    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
8991.8a03    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
8991.8a04    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
8991.8a05    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
8991.8a06    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
8991.8a07    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
8991.8a08    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
8991.8a09    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
8991.8a0a    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
8991.8a0b    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
8991.8a0c    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
8991.8a0d    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
8991.8a0e    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
8991.8a0f    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
8991.8a10    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
8991.8a11    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
8991.8a12    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
8991.8a13    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
8991.8a14    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
8991.8a15    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
8991.8a16    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
8991.8a17    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
8991.8a18    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
8991.8a19    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
8991.8a1a    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
8991.8a1b    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
8991.8a1c    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
8991.8a1d    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
8991.8a1e    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
8991.8a1f    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
8991.8a20    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
8991.8a21    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
8991.8a22    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
8991.8a23    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
8991.8a24    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
8991.8a25    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
8991.8a26    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
8991.8a27    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
8991.8a28    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
8991.8a29    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
8991.8a2a    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
8991.8a2b    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
8991.8a2c    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
8991.8a2d    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
8991.8a2e    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
8991.8a2f    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
8991.8a30    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
8991.8a31    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
8991.8a32    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
8991.8a33    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
8991.8a34    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
8991.8a35    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
8991.8a36    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
8991.8a37    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
8991.8a38    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
8991.8a39    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
8991.8a3a    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
8991.8a3b    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
8991.8a3c    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
8991.8a3d    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
8991.8a3e    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
8991.8a3f    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
8991.8a40    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
8991.8a41    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
8991.8a42    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
8991.8a43    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
8991.8a44    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
8991.8a45    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
8991.8a46    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
8991.8a47    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
8991.8a48    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
8991.8a49    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
8991.8a4a    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
8991.8a4b    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
8991.8a4c    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
8991.8a4d    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
8991.8a4e    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
8991.8a4f    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
8991.8a50    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
8991.8a51    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
8991.8a52    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
8991.8a53    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
8991.8a54    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
8991.8a55    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
8991.8a56    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
8991.8a57    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
8991.8a58    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
8991.8a59    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
8991.8a5a    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
8991.8a5b    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
8991.8a5c    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
8991.8a5d    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
8991.8a5e    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
8991.8a5f    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
8991.8a60    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
8991.8a61    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
8991.8a62    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
8991.8a63    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
8991.8a64    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
8991.8a65    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
8991.8a66    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
8991.8a67    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
8991.8a68    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
8991.8a69    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
8991.8a6a    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
8991.8a6b    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
8991.8a6c    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
8991.8a6d    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
8991.8a6e    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
8991.8a6f    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
8991.8a70    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
8991.8a71    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
8991.8a72    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
8991.8a73    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
8991.8a74    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
8991.8a75    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
8991.8a76    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
8991.8a77    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
8991.8a78    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
8991.8a79    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
8991.8a7a    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
8991.8a7b    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
8991.8a7c    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
8991.8a7d    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
8991.8a7e    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
8991.8a7f    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
8991.8a80    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
8991.8a81    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
8991.8a82    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
8991.8a83    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
8991.8a84    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
8991.8a85    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
8991.8a86    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
8991.8a87    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
8991.8a88    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
8991.8a89    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
8991.8a8a    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
8991.8a8b    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
8991.8a8c    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
8991.8a8d    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
8991.8a8e    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
8991.8a8f    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
8991.8a90    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
8991.8a91    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
8991.8a92    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
8991.8a93    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
8991.8a94    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
8991.8a95    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
8991.8a96    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
8991.8a97    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
8991.8a98    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
8991.8a99    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
8991.8a9a    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
8991.8a9b    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
8991.8a9c    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
8991.8a9d    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
8991.8a9e    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
8991.8a9f    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
8991.8aa0    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
8991.8aa1    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
8aa3.8aa4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
8aa3.8aa5    R..D    [f000:287e]   IO: outb 00ec <= 74
8aa3.8aa6    R..D    [f000:287e]   IO: outb 00ea <= 74
8aa3.8aa7    RH..    [f000:287e]   IO: outb 0cff <= 92
8aa3.8aa8    R..D    [f000:287e]   IO: outb 00ed <= 92
8aa3.8aa9    R..D    [f000:287e]   IO: outb 00eb <= 92
8aaa.8aab    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
8aac.8aad    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
8aac.8aae    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
8aac.8aaf    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
8aac.8ab0    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
8aac.8ab1    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
8aac.8ab2    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
8aac.8ab3    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
8aac.8ab4    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
8aac.8ab5    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
8aac.8ab6    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
8aac.8ab7    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
8aac.8ab8    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
8aac.8ab9    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
8aac.8aba    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
8aac.8abb    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
8aac.8abc    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
8aac.8abd    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
8aac.8abe    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
8aac.8abf    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
8aac.8ac0    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
8aac.8ac1    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
8aac.8ac2    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
8aac.8ac3    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
8aac.8ac4    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
8aac.8ac5    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
8aac.8ac6    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
8aac.8ac7    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
8aac.8ac8    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
8aac.8ac9    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
8aac.8aca    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
8aac.8acb    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
8aac.8acc    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
8aac.8acd    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
8aac.8ace    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
8aac.8acf    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
8aac.8ad0    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
8aac.8ad1    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
8aac.8ad2    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
8aac.8ad3    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
8aac.8ad4    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
8aac.8ad5    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
8aac.8ad6    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
8aac.8ad7    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
8aac.8ad8    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
8aac.8ad9    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
8aac.8ada    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
8aac.8adb    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
8aac.8adc    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
8aac.8add    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
8aac.8ade    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
8aac.8adf    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
8aac.8ae0    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
8aac.8ae1    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
8aac.8ae2    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
8aac.8ae3    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
8aac.8ae4    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
8aac.8ae5    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
8aac.8ae6    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
8aac.8ae7    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
8aac.8ae8    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
8aac.8ae9    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
8aac.8aea    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
8aac.8aeb    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
8aac.8aec    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
8aac.8aed    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
8aac.8aee    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
8aac.8aef    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
8aac.8af0    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
8aac.8af1    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
8aac.8af2    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
8aac.8af3    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
8aac.8af4    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
8aac.8af5    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
8aac.8af6    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
8aac.8af7    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
8aac.8af8    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
8aac.8af9    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
8aac.8afa    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
8aac.8afb    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
8aac.8afc    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
8aac.8afd    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
8aac.8afe    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
8aac.8aff    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
8aac.8b00    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
8aac.8b01    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
8aac.8b02    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
8aac.8b03    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
8aac.8b04    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
8aac.8b05    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
8aac.8b06    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
8aac.8b07    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
8aac.8b08    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
8aac.8b09    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
8aac.8b0a    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
8aac.8b0b    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
8aac.8b0c    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
8aac.8b0d    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
8aac.8b0e    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
8aac.8b0f    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
8aac.8b10    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
8aac.8b11    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
8aac.8b12    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
8aac.8b13    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
8aac.8b14    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
8aac.8b15    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
8aac.8b16    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
8aac.8b17    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
8aac.8b18    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
8aac.8b19    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
8aac.8b1a    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
8aac.8b1b    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
8aac.8b1c    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
8aac.8b1d    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
8aac.8b1e    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
8aac.8b1f    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
8aac.8b20    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
8aac.8b21    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
8aac.8b22    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
8aac.8b23    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
8aac.8b24    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
8aac.8b25    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
8aac.8b26    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
8aac.8b27    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
8aac.8b28    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
8aac.8b29    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
8aac.8b2a    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
8aac.8b2b    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
8aac.8b2c    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
8aac.8b2d    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
8aac.8b2e    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
8aac.8b2f    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
8aac.8b30    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
8aac.8b31    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
8aac.8b32    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
8aac.8b33    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
8aac.8b34    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
8aac.8b35    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
8aac.8b36    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
8aac.8b37    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
8aac.8b38    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
8aac.8b39    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
8aac.8b3a    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
8aac.8b3b    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
8aac.8b3c    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
8aac.8b3d    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
8aac.8b3e    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
8aac.8b3f    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
8aac.8b40    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
8aac.8b41    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
8aac.8b42    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
8aac.8b43    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
8aac.8b44    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
8aac.8b45    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
8aac.8b46    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
8aac.8b47    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
8aac.8b48    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
8aac.8b49    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
8aac.8b4a    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
8aac.8b4b    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
8aac.8b4c    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
8aac.8b4d    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
8aac.8b4e    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
8aac.8b4f    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
8aac.8b50    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
8aac.8b51    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
8aac.8b52    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
8aac.8b53    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
8aac.8b54    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
8aac.8b55    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
8aac.8b56    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
8aac.8b57    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
8aac.8b58    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
8aac.8b59    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
8aac.8b5a    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
8aac.8b5b    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
8aac.8b5c    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
8aac.8b5d    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
8aac.8b5e    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
8aac.8b5f    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
8aac.8b60    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
8aac.8b61    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
8aac.8b62    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
8aac.8b63    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
8aac.8b64    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
8aac.8b65    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
8aac.8b66    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
8aac.8b67    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
8aac.8b68    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
8aac.8b69    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
8aac.8b6a    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
8aac.8b6b    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
8aac.8b6c    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
8aac.8b6d    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
8aac.8b6e    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
8aac.8b6f    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
8aac.8b70    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
8aac.8b71    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
8aac.8b72    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
8aac.8b73    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
8aac.8b74    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
8aac.8b75    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
8aac.8b76    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
8aac.8b77    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
8aac.8b78    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
8aac.8b79    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
8aac.8b7a    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
8aac.8b7b    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
8aac.8b7c    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
8aac.8b7d    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
8aac.8b7e    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
8aac.8b7f    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
8aac.8b80    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
8aac.8b81    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
8aac.8b82    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
8aac.8b83    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
8aac.8b84    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
8aac.8b85    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
8aac.8b86    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
8aac.8b87    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
8aac.8b88    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
8aac.8b89    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
8aac.8b8a    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
8aac.8b8b    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
8aac.8b8c    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
8aac.8b8d    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
8aac.8b8e    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
8aac.8b8f    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
8aac.8b90    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
8aac.8b91    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
8aac.8b92    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
8aac.8b93    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
8aac.8b94    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
8aac.8b95    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
8aac.8b96    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
8aac.8b97    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
8aac.8b98    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
8aac.8b99    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
8aac.8b9a    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
8aac.8b9b    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
8aac.8b9c    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
8aac.8b9d    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
8aac.8b9e    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
8aac.8b9f    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
8aac.8ba0    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
8aac.8ba1    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
8aac.8ba2    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
8aac.8ba3    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
8aac.8ba4    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
8aac.8ba5    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
8aac.8ba6    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
8aac.8ba7    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
8aac.8ba8    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
8aac.8ba9    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
8aac.8baa    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
8aac.8bab    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
8aac.8bac    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
8bad.8bae    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
8baf.8bb0    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
8baf.8bb1    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
8baf.8bb2    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
8baf.8bb3    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
8baf.8bb4    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
8baf.8bb5    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
8baf.8bb6    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
8baf.8bb7    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
8baf.8bb8    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
8baf.8bb9    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
8baf.8bba    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
8baf.8bbb    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
8baf.8bbc    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
8baf.8bbd    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
8baf.8bbe    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
8baf.8bbf    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
8baf.8bc0    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
8baf.8bc1    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
8baf.8bc2    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
8baf.8bc3    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
8baf.8bc4    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
8baf.8bc5    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
8baf.8bc6    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
8baf.8bc7    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
8baf.8bc8    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
8baf.8bc9    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
8baf.8bca    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
8baf.8bcb    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
8baf.8bcc    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
8baf.8bcd    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
8baf.8bce    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
8baf.8bcf    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
8baf.8bd0    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
8baf.8bd1    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
8baf.8bd2    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
8baf.8bd3    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
8baf.8bd4    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
8baf.8bd5    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
8baf.8bd6    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
8baf.8bd7    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
8baf.8bd8    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
8baf.8bd9    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
8baf.8bda    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
8baf.8bdb    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
8baf.8bdc    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
8baf.8bdd    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
8baf.8bde    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
8baf.8bdf    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
8baf.8be0    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
8baf.8be1    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
8baf.8be2    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
8baf.8be3    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
8baf.8be4    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
8baf.8be5    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
8baf.8be6    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
8baf.8be7    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
8baf.8be8    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
8baf.8be9    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
8baf.8bea    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
8baf.8beb    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
8baf.8bec    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
8baf.8bed    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
8baf.8bee    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
8baf.8bef    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
8baf.8bf0    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
8baf.8bf1    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
8baf.8bf2    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
8baf.8bf3    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
8baf.8bf4    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
8baf.8bf5    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
8baf.8bf6    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
8baf.8bf7    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
8baf.8bf8    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
8baf.8bf9    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
8baf.8bfa    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
8baf.8bfb    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
8baf.8bfc    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
8baf.8bfd    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
8baf.8bfe    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
8baf.8bff    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
8baf.8c00    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
8baf.8c01    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
8baf.8c02    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
8baf.8c03    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
8baf.8c04    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
8baf.8c05    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
8baf.8c06    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
8baf.8c07    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
8baf.8c08    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
8baf.8c09    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
8baf.8c0a    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
8baf.8c0b    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
8baf.8c0c    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
8baf.8c0d    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
8baf.8c0e    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
8baf.8c0f    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
8baf.8c10    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
8baf.8c11    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
8baf.8c12    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
8baf.8c13    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
8baf.8c14    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
8baf.8c15    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
8baf.8c16    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
8baf.8c17    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
8baf.8c18    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
8baf.8c19    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
8baf.8c1a    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
8baf.8c1b    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
8baf.8c1c    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
8baf.8c1d    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
8baf.8c1e    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
8baf.8c1f    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
8baf.8c20    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
8baf.8c21    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
8baf.8c22    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
8baf.8c23    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
8baf.8c24    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
8baf.8c25    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
8baf.8c26    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
8baf.8c27    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
8baf.8c28    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
8baf.8c29    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
8baf.8c2a    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
8baf.8c2b    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
8baf.8c2c    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
8baf.8c2d    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
8baf.8c2e    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
8baf.8c2f    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
8baf.8c30    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
8baf.8c31    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
8baf.8c32    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
8baf.8c33    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
8baf.8c34    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
8baf.8c35    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
8baf.8c36    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
8baf.8c37    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
8baf.8c38    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
8baf.8c39    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
8baf.8c3a    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
8baf.8c3b    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
8baf.8c3c    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
8baf.8c3d    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
8baf.8c3e    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
8baf.8c3f    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
8baf.8c40    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
8baf.8c41    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
8baf.8c42    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
8baf.8c43    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
8baf.8c44    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
8baf.8c45    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
8baf.8c46    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
8baf.8c47    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
8baf.8c48    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
8baf.8c49    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
8baf.8c4a    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
8baf.8c4b    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
8baf.8c4c    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
8baf.8c4d    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
8baf.8c4e    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
8baf.8c4f    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
8baf.8c50    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
8baf.8c51    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
8baf.8c52    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
8baf.8c53    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
8baf.8c54    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
8baf.8c55    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
8baf.8c56    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
8baf.8c57    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
8baf.8c58    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
8baf.8c59    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
8baf.8c5a    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
8baf.8c5b    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
8baf.8c5c    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
8baf.8c5d    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
8baf.8c5e    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
8baf.8c5f    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
8baf.8c60    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
8baf.8c61    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
8baf.8c62    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
8baf.8c63    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
8baf.8c64    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
8baf.8c65    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
8baf.8c66    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
8baf.8c67    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
8baf.8c68    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
8baf.8c69    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
8baf.8c6a    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
8baf.8c6b    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
8baf.8c6c    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
8baf.8c6d    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
8baf.8c6e    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
8baf.8c6f    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
8baf.8c70    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
8baf.8c71    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
8baf.8c72    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
8baf.8c73    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
8baf.8c74    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
8baf.8c75    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
8baf.8c76    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
8baf.8c77    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
8baf.8c78    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
8baf.8c79    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
8baf.8c7a    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
8baf.8c7b    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
8baf.8c7c    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
8baf.8c7d    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
8baf.8c7e    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
8baf.8c7f    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
8baf.8c80    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
8baf.8c81    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
8baf.8c82    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
8baf.8c83    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
8baf.8c84    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
8baf.8c85    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
8baf.8c86    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
8baf.8c87    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
8baf.8c88    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
8baf.8c89    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
8baf.8c8a    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
8baf.8c8b    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
8baf.8c8c    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
8baf.8c8d    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
8baf.8c8e    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
8baf.8c8f    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
8baf.8c90    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
8baf.8c91    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
8baf.8c92    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
8baf.8c93    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
8baf.8c94    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
8baf.8c95    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
8baf.8c96    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
8baf.8c97    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
8baf.8c98    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
8baf.8c99    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
8baf.8c9a    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
8baf.8c9b    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
8baf.8c9c    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
8baf.8c9d    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
8baf.8c9e    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
8baf.8c9f    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
8baf.8ca0    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
8baf.8ca1    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
8baf.8ca2    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
8baf.8ca3    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
8baf.8ca4    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
8baf.8ca5    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
8baf.8ca6    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
8baf.8ca7    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
8baf.8ca8    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
8baf.8ca9    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
8baf.8caa    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
8baf.8cab    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
8baf.8cac    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
8baf.8cad    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
8baf.8cae    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
8baf.8caf    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
8baf.8cb0    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
8baf.8cb1    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
8baf.8cb2    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
8baf.8cb3    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
8baf.8cb4    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
8baf.8cb5    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
8baf.8cb6    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
8baf.8cb7    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
8baf.8cb8    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
8baf.8cb9    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
8baf.8cba    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
8baf.8cbb    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
8baf.8cbc    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
8baf.8cbd    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
8baf.8cbe    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
8baf.8cbf    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
8cc1.8cc2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
8cc1.8cc3    R..D    [f000:287e]   IO: outb 00ec <= 74
8cc1.8cc4    R..D    [f000:287e]   IO: outb 00ea <= 74
8cc1.8cc5    RH..    [f000:287e]   IO: outb 0cff <= 93
8cc1.8cc6    R..D    [f000:287e]   IO: outb 00ed <= 93
8cc1.8cc7    R..D    [f000:287e]   IO: outb 00eb <= 93
8cc8.8cc9    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
8cca.8ccb    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
8cca.8ccc    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
8cca.8ccd    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
8cca.8cce    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
8cca.8ccf    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
8cca.8cd0    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
8cca.8cd1    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
8cca.8cd2    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
8cca.8cd3    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
8cca.8cd4    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
8cca.8cd5    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
8cca.8cd6    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
8cca.8cd7    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
8cca.8cd8    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
8cca.8cd9    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
8cca.8cda    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
8cca.8cdb    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
8cca.8cdc    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
8cca.8cdd    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
8cca.8cde    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
8cca.8cdf    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
8cca.8ce0    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
8cca.8ce1    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
8cca.8ce2    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
8cca.8ce3    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
8cca.8ce4    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
8cca.8ce5    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
8cca.8ce6    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
8cca.8ce7    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
8cca.8ce8    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
8cca.8ce9    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
8cca.8cea    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
8cca.8ceb    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
8cca.8cec    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
8cca.8ced    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
8cca.8cee    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
8cca.8cef    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
8cca.8cf0    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
8cca.8cf1    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
8cca.8cf2    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
8cca.8cf3    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
8cca.8cf4    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
8cca.8cf5    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
8cca.8cf6    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
8cca.8cf7    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
8cca.8cf8    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
8cca.8cf9    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
8cca.8cfa    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
8cca.8cfb    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
8cca.8cfc    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
8cca.8cfd    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
8cca.8cfe    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
8cca.8cff    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
8cca.8d00    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
8cca.8d01    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
8cca.8d02    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
8cca.8d03    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
8cca.8d04    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
8cca.8d05    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
8cca.8d06    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
8cca.8d07    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
8cca.8d08    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
8cca.8d09    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
8cca.8d0a    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
8cca.8d0b    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
8cca.8d0c    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
8cca.8d0d    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
8cca.8d0e    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
8cca.8d0f    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
8cca.8d10    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
8cca.8d11    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
8cca.8d12    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
8cca.8d13    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
8cca.8d14    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
8cca.8d15    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
8cca.8d16    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
8cca.8d17    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
8cca.8d18    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
8cca.8d19    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
8cca.8d1a    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
8cca.8d1b    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
8cca.8d1c    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
8cca.8d1d    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
8cca.8d1e    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
8cca.8d1f    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
8cca.8d20    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
8cca.8d21    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
8cca.8d22    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
8cca.8d23    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
8cca.8d24    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
8cca.8d25    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
8cca.8d26    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
8cca.8d27    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
8cca.8d28    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
8cca.8d29    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
8cca.8d2a    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
8cca.8d2b    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
8cca.8d2c    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
8cca.8d2d    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
8cca.8d2e    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
8cca.8d2f    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
8cca.8d30    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
8cca.8d31    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
8cca.8d32    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
8cca.8d33    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
8cca.8d34    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
8cca.8d35    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
8cca.8d36    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
8cca.8d37    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
8cca.8d38    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
8cca.8d39    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
8cca.8d3a    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
8cca.8d3b    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
8cca.8d3c    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
8cca.8d3d    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
8cca.8d3e    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
8cca.8d3f    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
8cca.8d40    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
8cca.8d41    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
8cca.8d42    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
8cca.8d43    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
8cca.8d44    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
8cca.8d45    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
8cca.8d46    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
8cca.8d47    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
8cca.8d48    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
8cca.8d49    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
8cca.8d4a    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
8cca.8d4b    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
8cca.8d4c    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
8cca.8d4d    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
8cca.8d4e    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
8cca.8d4f    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
8cca.8d50    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
8cca.8d51    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
8cca.8d52    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
8cca.8d53    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
8cca.8d54    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
8cca.8d55    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
8cca.8d56    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
8cca.8d57    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
8cca.8d58    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
8cca.8d59    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
8cca.8d5a    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
8cca.8d5b    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
8cca.8d5c    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
8cca.8d5d    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
8cca.8d5e    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
8cca.8d5f    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
8cca.8d60    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
8cca.8d61    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
8cca.8d62    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
8cca.8d63    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
8cca.8d64    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
8cca.8d65    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
8cca.8d66    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
8cca.8d67    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
8cca.8d68    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
8cca.8d69    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
8cca.8d6a    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
8cca.8d6b    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
8cca.8d6c    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
8cca.8d6d    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
8cca.8d6e    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
8cca.8d6f    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
8cca.8d70    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
8cca.8d71    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
8cca.8d72    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
8cca.8d73    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
8cca.8d74    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
8cca.8d75    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
8cca.8d76    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
8cca.8d77    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
8cca.8d78    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
8cca.8d79    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
8cca.8d7a    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
8cca.8d7b    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
8cca.8d7c    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
8cca.8d7d    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
8cca.8d7e    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
8cca.8d7f    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
8cca.8d80    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
8cca.8d81    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
8cca.8d82    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
8cca.8d83    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
8cca.8d84    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
8cca.8d85    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
8cca.8d86    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
8cca.8d87    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
8cca.8d88    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
8cca.8d89    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
8cca.8d8a    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
8cca.8d8b    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
8cca.8d8c    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
8cca.8d8d    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
8cca.8d8e    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
8cca.8d8f    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
8cca.8d90    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
8cca.8d91    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
8cca.8d92    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
8cca.8d93    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
8cca.8d94    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
8cca.8d95    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
8cca.8d96    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
8cca.8d97    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
8cca.8d98    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
8cca.8d99    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
8cca.8d9a    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
8cca.8d9b    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
8cca.8d9c    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
8cca.8d9d    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
8cca.8d9e    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
8cca.8d9f    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
8cca.8da0    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
8cca.8da1    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
8cca.8da2    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
8cca.8da3    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
8cca.8da4    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
8cca.8da5    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
8cca.8da6    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
8cca.8da7    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
8cca.8da8    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
8cca.8da9    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
8cca.8daa    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
8cca.8dab    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
8cca.8dac    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
8cca.8dad    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
8cca.8dae    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
8cca.8daf    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
8cca.8db0    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
8cca.8db1    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
8cca.8db2    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
8cca.8db3    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
8cca.8db4    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
8cca.8db5    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
8cca.8db6    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
8cca.8db7    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
8cca.8db8    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
8cca.8db9    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
8cca.8dba    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
8cca.8dbb    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
8cca.8dbc    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
8cca.8dbd    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
8cca.8dbe    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
8cca.8dbf    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
8cca.8dc0    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
8cca.8dc1    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
8cca.8dc2    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
8cca.8dc3    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
8cca.8dc4    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
8cca.8dc5    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
8cca.8dc6    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
8cca.8dc7    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
8cca.8dc8    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
8cca.8dc9    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
8cca.8dca    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
8dcb.8dcc    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
8dcd.8dce    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
8dcd.8dcf    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
8dcd.8dd0    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
8dcd.8dd1    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
8dcd.8dd2    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
8dcd.8dd3    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
8dcd.8dd4    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
8dcd.8dd5    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
8dcd.8dd6    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
8dcd.8dd7    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
8dcd.8dd8    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
8dcd.8dd9    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
8dcd.8dda    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
8dcd.8ddb    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
8dcd.8ddc    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
8dcd.8ddd    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
8dcd.8dde    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
8dcd.8ddf    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
8dcd.8de0    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
8dcd.8de1    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
8dcd.8de2    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
8dcd.8de3    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
8dcd.8de4    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
8dcd.8de5    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
8dcd.8de6    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
8dcd.8de7    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
8dcd.8de8    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
8dcd.8de9    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
8dcd.8dea    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
8dcd.8deb    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
8dcd.8dec    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
8dcd.8ded    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
8dcd.8dee    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
8dcd.8def    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
8dcd.8df0    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
8dcd.8df1    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
8dcd.8df2    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
8dcd.8df3    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
8dcd.8df4    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
8dcd.8df5    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
8dcd.8df6    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
8dcd.8df7    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
8dcd.8df8    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
8dcd.8df9    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
8dcd.8dfa    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
8dcd.8dfb    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
8dcd.8dfc    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
8dcd.8dfd    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
8dcd.8dfe    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
8dcd.8dff    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
8dcd.8e00    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
8dcd.8e01    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
8dcd.8e02    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
8dcd.8e03    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
8dcd.8e04    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
8dcd.8e05    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
8dcd.8e06    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
8dcd.8e07    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
8dcd.8e08    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
8dcd.8e09    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
8dcd.8e0a    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
8dcd.8e0b    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
8dcd.8e0c    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
8dcd.8e0d    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
8dcd.8e0e    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
8dcd.8e0f    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
8dcd.8e10    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
8dcd.8e11    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
8dcd.8e12    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
8dcd.8e13    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
8dcd.8e14    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
8dcd.8e15    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
8dcd.8e16    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
8dcd.8e17    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
8dcd.8e18    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
8dcd.8e19    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
8dcd.8e1a    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
8dcd.8e1b    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
8dcd.8e1c    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
8dcd.8e1d    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
8dcd.8e1e    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
8dcd.8e1f    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
8dcd.8e20    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
8dcd.8e21    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
8dcd.8e22    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
8dcd.8e23    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
8dcd.8e24    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
8dcd.8e25    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
8dcd.8e26    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
8dcd.8e27    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
8dcd.8e28    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
8dcd.8e29    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
8dcd.8e2a    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
8dcd.8e2b    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
8dcd.8e2c    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
8dcd.8e2d    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
8dcd.8e2e    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
8dcd.8e2f    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
8dcd.8e30    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
8dcd.8e31    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
8dcd.8e32    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
8dcd.8e33    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
8dcd.8e34    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
8dcd.8e35    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
8dcd.8e36    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
8dcd.8e37    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
8dcd.8e38    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
8dcd.8e39    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
8dcd.8e3a    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
8dcd.8e3b    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
8dcd.8e3c    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
8dcd.8e3d    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
8dcd.8e3e    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
8dcd.8e3f    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
8dcd.8e40    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
8dcd.8e41    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
8dcd.8e42    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
8dcd.8e43    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
8dcd.8e44    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
8dcd.8e45    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
8dcd.8e46    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
8dcd.8e47    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
8dcd.8e48    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
8dcd.8e49    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
8dcd.8e4a    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
8dcd.8e4b    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
8dcd.8e4c    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
8dcd.8e4d    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
8dcd.8e4e    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
8dcd.8e4f    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
8dcd.8e50    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
8dcd.8e51    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
8dcd.8e52    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
8dcd.8e53    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
8dcd.8e54    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
8dcd.8e55    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
8dcd.8e56    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
8dcd.8e57    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
8dcd.8e58    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
8dcd.8e59    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
8dcd.8e5a    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
8dcd.8e5b    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
8dcd.8e5c    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
8dcd.8e5d    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
8dcd.8e5e    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
8dcd.8e5f    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
8dcd.8e60    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
8dcd.8e61    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
8dcd.8e62    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
8dcd.8e63    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
8dcd.8e64    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
8dcd.8e65    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
8dcd.8e66    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
8dcd.8e67    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
8dcd.8e68    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
8dcd.8e69    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
8dcd.8e6a    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
8dcd.8e6b    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
8dcd.8e6c    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
8dcd.8e6d    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
8dcd.8e6e    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
8dcd.8e6f    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
8dcd.8e70    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
8dcd.8e71    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
8dcd.8e72    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
8dcd.8e73    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
8dcd.8e74    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
8dcd.8e75    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
8dcd.8e76    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
8dcd.8e77    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
8dcd.8e78    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
8dcd.8e79    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
8dcd.8e7a    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
8dcd.8e7b    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
8dcd.8e7c    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
8dcd.8e7d    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
8dcd.8e7e    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
8dcd.8e7f    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
8dcd.8e80    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
8dcd.8e81    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
8dcd.8e82    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
8dcd.8e83    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
8dcd.8e84    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
8dcd.8e85    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
8dcd.8e86    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
8dcd.8e87    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
8dcd.8e88    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
8dcd.8e89    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
8dcd.8e8a    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
8dcd.8e8b    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
8dcd.8e8c    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
8dcd.8e8d    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
8dcd.8e8e    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
8dcd.8e8f    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
8dcd.8e90    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
8dcd.8e91    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
8dcd.8e92    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
8dcd.8e93    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
8dcd.8e94    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
8dcd.8e95    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
8dcd.8e96    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
8dcd.8e97    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
8dcd.8e98    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
8dcd.8e99    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
8dcd.8e9a    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
8dcd.8e9b    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
8dcd.8e9c    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
8dcd.8e9d    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
8dcd.8e9e    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
8dcd.8e9f    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
8dcd.8ea0    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
8dcd.8ea1    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
8dcd.8ea2    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
8dcd.8ea3    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
8dcd.8ea4    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
8dcd.8ea5    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
8dcd.8ea6    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
8dcd.8ea7    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
8dcd.8ea8    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
8dcd.8ea9    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
8dcd.8eaa    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
8dcd.8eab    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
8dcd.8eac    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
8dcd.8ead    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
8dcd.8eae    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
8dcd.8eaf    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
8dcd.8eb0    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
8dcd.8eb1    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
8dcd.8eb2    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
8dcd.8eb3    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
8dcd.8eb4    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
8dcd.8eb5    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
8dcd.8eb6    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
8dcd.8eb7    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
8dcd.8eb8    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
8dcd.8eb9    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
8dcd.8eba    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
8dcd.8ebb    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
8dcd.8ebc    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
8dcd.8ebd    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
8dcd.8ebe    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
8dcd.8ebf    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
8dcd.8ec0    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
8dcd.8ec1    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
8dcd.8ec2    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
8dcd.8ec3    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
8dcd.8ec4    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
8dcd.8ec5    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
8dcd.8ec6    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
8dcd.8ec7    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
8dcd.8ec8    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
8dcd.8ec9    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
8dcd.8eca    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
8dcd.8ecb    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
8dcd.8ecc    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
8dcd.8ecd    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
8dcd.8ece    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
8dcd.8ecf    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
8dcd.8ed0    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
8dcd.8ed1    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
8dcd.8ed2    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
8dcd.8ed3    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
8dcd.8ed4    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
8dcd.8ed5    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
8dcd.8ed6    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
8dcd.8ed7    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
8dcd.8ed8    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
8dcd.8ed9    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
8dcd.8eda    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
8dcd.8edb    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
8dcd.8edc    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
8dcd.8edd    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
8edf.8ee0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
8edf.8ee1    R..D    [f000:287e]   IO: outb 00ec <= 74
8edf.8ee2    R..D    [f000:287e]   IO: outb 00ea <= 74
8edf.8ee3    RH..    [f000:287e]   IO: outb 0cff <= 94
8edf.8ee4    R..D    [f000:287e]   IO: outb 00ed <= 94
8edf.8ee5    R..D    [f000:287e]   IO: outb 00eb <= 94
8ee6.8ee7    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
8ee8.8ee9    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
8ee8.8eea    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
8ee8.8eeb    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
8ee8.8eec    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
8ee8.8eed    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
8ee8.8eee    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
8ee8.8eef    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
8ee8.8ef0    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
8ee8.8ef1    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
8ee8.8ef2    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
8ee8.8ef3    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
8ee8.8ef4    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
8ee8.8ef5    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
8ee8.8ef6    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
8ee8.8ef7    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
8ee8.8ef8    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
8ee8.8ef9    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
8ee8.8efa    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
8ee8.8efb    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
8ee8.8efc    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
8ee8.8efd    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
8ee8.8efe    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
8ee8.8eff    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
8ee8.8f00    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
8ee8.8f01    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
8ee8.8f02    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
8ee8.8f03    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
8ee8.8f04    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
8ee8.8f05    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
8ee8.8f06    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
8ee8.8f07    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
8ee8.8f08    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
8ee8.8f09    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
8ee8.8f0a    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
8ee8.8f0b    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
8ee8.8f0c    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
8ee8.8f0d    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
8ee8.8f0e    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
8ee8.8f0f    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
8ee8.8f10    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
8ee8.8f11    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
8ee8.8f12    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
8ee8.8f13    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
8ee8.8f14    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
8ee8.8f15    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
8ee8.8f16    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
8ee8.8f17    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
8ee8.8f18    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
8ee8.8f19    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
8ee8.8f1a    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
8ee8.8f1b    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
8ee8.8f1c    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
8ee8.8f1d    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
8ee8.8f1e    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
8ee8.8f1f    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
8ee8.8f20    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
8ee8.8f21    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
8ee8.8f22    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
8ee8.8f23    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
8ee8.8f24    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
8ee8.8f25    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
8ee8.8f26    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
8ee8.8f27    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
8ee8.8f28    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
8ee8.8f29    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
8ee8.8f2a    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
8ee8.8f2b    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
8ee8.8f2c    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
8ee8.8f2d    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
8ee8.8f2e    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
8ee8.8f2f    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
8ee8.8f30    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
8ee8.8f31    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
8ee8.8f32    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
8ee8.8f33    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
8ee8.8f34    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
8ee8.8f35    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
8ee8.8f36    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
8ee8.8f37    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
8ee8.8f38    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
8ee8.8f39    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
8ee8.8f3a    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
8ee8.8f3b    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
8ee8.8f3c    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
8ee8.8f3d    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
8ee8.8f3e    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
8ee8.8f3f    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
8ee8.8f40    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
8ee8.8f41    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
8ee8.8f42    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
8ee8.8f43    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
8ee8.8f44    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
8ee8.8f45    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
8ee8.8f46    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
8ee8.8f47    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
8ee8.8f48    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
8ee8.8f49    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
8ee8.8f4a    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
8ee8.8f4b    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
8ee8.8f4c    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
8ee8.8f4d    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
8ee8.8f4e    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
8ee8.8f4f    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
8ee8.8f50    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
8ee8.8f51    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
8ee8.8f52    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
8ee8.8f53    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
8ee8.8f54    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
8ee8.8f55    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
8ee8.8f56    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
8ee8.8f57    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
8ee8.8f58    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
8ee8.8f59    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
8ee8.8f5a    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
8ee8.8f5b    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
8ee8.8f5c    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
8ee8.8f5d    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
8ee8.8f5e    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
8ee8.8f5f    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
8ee8.8f60    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
8ee8.8f61    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
8ee8.8f62    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
8ee8.8f63    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
8ee8.8f64    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
8ee8.8f65    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
8ee8.8f66    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
8ee8.8f67    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
8ee8.8f68    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
8ee8.8f69    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
8ee8.8f6a    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
8ee8.8f6b    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
8ee8.8f6c    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
8ee8.8f6d    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
8ee8.8f6e    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
8ee8.8f6f    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
8ee8.8f70    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
8ee8.8f71    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
8ee8.8f72    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
8ee8.8f73    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
8ee8.8f74    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
8ee8.8f75    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
8ee8.8f76    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
8ee8.8f77    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
8ee8.8f78    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
8ee8.8f79    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
8ee8.8f7a    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
8ee8.8f7b    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
8ee8.8f7c    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
8ee8.8f7d    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
8ee8.8f7e    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
8ee8.8f7f    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
8ee8.8f80    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
8ee8.8f81    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
8ee8.8f82    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
8ee8.8f83    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
8ee8.8f84    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
8ee8.8f85    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
8ee8.8f86    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
8ee8.8f87    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
8ee8.8f88    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
8ee8.8f89    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
8ee8.8f8a    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
8ee8.8f8b    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
8ee8.8f8c    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
8ee8.8f8d    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
8ee8.8f8e    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
8ee8.8f8f    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
8ee8.8f90    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
8ee8.8f91    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
8ee8.8f92    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
8ee8.8f93    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
8ee8.8f94    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
8ee8.8f95    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
8ee8.8f96    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
8ee8.8f97    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
8ee8.8f98    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
8ee8.8f99    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
8ee8.8f9a    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
8ee8.8f9b    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
8ee8.8f9c    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
8ee8.8f9d    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
8ee8.8f9e    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
8ee8.8f9f    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
8ee8.8fa0    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
8ee8.8fa1    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
8ee8.8fa2    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
8ee8.8fa3    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
8ee8.8fa4    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
8ee8.8fa5    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
8ee8.8fa6    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
8ee8.8fa7    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
8ee8.8fa8    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
8ee8.8fa9    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
8ee8.8faa    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
8ee8.8fab    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
8ee8.8fac    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
8ee8.8fad    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
8ee8.8fae    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
8ee8.8faf    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
8ee8.8fb0    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
8ee8.8fb1    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
8ee8.8fb2    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
8ee8.8fb3    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
8ee8.8fb4    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
8ee8.8fb5    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
8ee8.8fb6    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
8ee8.8fb7    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
8ee8.8fb8    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
8ee8.8fb9    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
8ee8.8fba    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
8ee8.8fbb    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
8ee8.8fbc    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
8ee8.8fbd    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
8ee8.8fbe    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
8ee8.8fbf    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
8ee8.8fc0    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
8ee8.8fc1    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
8ee8.8fc2    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
8ee8.8fc3    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
8ee8.8fc4    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
8ee8.8fc5    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
8ee8.8fc6    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
8ee8.8fc7    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
8ee8.8fc8    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
8ee8.8fc9    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
8ee8.8fca    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
8ee8.8fcb    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
8ee8.8fcc    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
8ee8.8fcd    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
8ee8.8fce    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
8ee8.8fcf    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
8ee8.8fd0    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
8ee8.8fd1    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
8ee8.8fd2    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
8ee8.8fd3    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
8ee8.8fd4    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
8ee8.8fd5    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
8ee8.8fd6    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
8ee8.8fd7    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
8ee8.8fd8    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
8ee8.8fd9    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
8ee8.8fda    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
8ee8.8fdb    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
8ee8.8fdc    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
8ee8.8fdd    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
8ee8.8fde    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
8ee8.8fdf    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
8ee8.8fe0    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
8ee8.8fe1    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
8ee8.8fe2    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
8ee8.8fe3    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
8ee8.8fe4    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
8ee8.8fe5    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
8ee8.8fe6    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
8ee8.8fe7    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
8ee8.8fe8    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
8fe9.8fea    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
8feb.8fec    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
8feb.8fed    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
8feb.8fee    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
8feb.8fef    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
8feb.8ff0    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
8feb.8ff1    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
8feb.8ff2    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
8feb.8ff3    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
8feb.8ff4    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
8feb.8ff5    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
8feb.8ff6    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
8feb.8ff7    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
8feb.8ff8    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
8feb.8ff9    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
8feb.8ffa    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
8feb.8ffb    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
8feb.8ffc    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
8feb.8ffd    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
8feb.8ffe    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
8feb.8fff    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
8feb.9000    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
8feb.9001    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
8feb.9002    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
8feb.9003    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
8feb.9004    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
8feb.9005    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
8feb.9006    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
8feb.9007    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
8feb.9008    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
8feb.9009    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
8feb.900a    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
8feb.900b    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
8feb.900c    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
8feb.900d    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
8feb.900e    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
8feb.900f    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
8feb.9010    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
8feb.9011    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
8feb.9012    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
8feb.9013    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
8feb.9014    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
8feb.9015    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
8feb.9016    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
8feb.9017    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
8feb.9018    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
8feb.9019    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
8feb.901a    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
8feb.901b    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
8feb.901c    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
8feb.901d    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
8feb.901e    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
8feb.901f    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
8feb.9020    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
8feb.9021    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
8feb.9022    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
8feb.9023    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
8feb.9024    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
8feb.9025    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
8feb.9026    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
8feb.9027    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
8feb.9028    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
8feb.9029    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
8feb.902a    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
8feb.902b    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
8feb.902c    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
8feb.902d    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
8feb.902e    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
8feb.902f    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
8feb.9030    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
8feb.9031    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
8feb.9032    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
8feb.9033    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
8feb.9034    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
8feb.9035    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
8feb.9036    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
8feb.9037    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
8feb.9038    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
8feb.9039    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
8feb.903a    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
8feb.903b    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
8feb.903c    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
8feb.903d    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
8feb.903e    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
8feb.903f    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
8feb.9040    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
8feb.9041    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
8feb.9042    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
8feb.9043    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
8feb.9044    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
8feb.9045    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
8feb.9046    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
8feb.9047    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
8feb.9048    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
8feb.9049    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
8feb.904a    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
8feb.904b    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
8feb.904c    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
8feb.904d    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
8feb.904e    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
8feb.904f    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
8feb.9050    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
8feb.9051    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
8feb.9052    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
8feb.9053    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
8feb.9054    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
8feb.9055    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
8feb.9056    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
8feb.9057    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
8feb.9058    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
8feb.9059    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
8feb.905a    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
8feb.905b    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
8feb.905c    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
8feb.905d    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
8feb.905e    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
8feb.905f    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
8feb.9060    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
8feb.9061    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
8feb.9062    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
8feb.9063    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
8feb.9064    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
8feb.9065    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
8feb.9066    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
8feb.9067    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
8feb.9068    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
8feb.9069    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
8feb.906a    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
8feb.906b    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
8feb.906c    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
8feb.906d    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
8feb.906e    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
8feb.906f    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
8feb.9070    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
8feb.9071    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
8feb.9072    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
8feb.9073    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
8feb.9074    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
8feb.9075    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
8feb.9076    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
8feb.9077    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
8feb.9078    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
8feb.9079    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
8feb.907a    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
8feb.907b    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
8feb.907c    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
8feb.907d    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
8feb.907e    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
8feb.907f    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
8feb.9080    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
8feb.9081    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
8feb.9082    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
8feb.9083    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
8feb.9084    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
8feb.9085    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
8feb.9086    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
8feb.9087    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
8feb.9088    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
8feb.9089    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
8feb.908a    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
8feb.908b    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
8feb.908c    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
8feb.908d    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
8feb.908e    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
8feb.908f    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
8feb.9090    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
8feb.9091    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
8feb.9092    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
8feb.9093    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
8feb.9094    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
8feb.9095    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
8feb.9096    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
8feb.9097    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
8feb.9098    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
8feb.9099    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
8feb.909a    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
8feb.909b    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
8feb.909c    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
8feb.909d    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
8feb.909e    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
8feb.909f    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
8feb.90a0    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
8feb.90a1    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
8feb.90a2    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
8feb.90a3    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
8feb.90a4    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
8feb.90a5    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
8feb.90a6    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
8feb.90a7    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
8feb.90a8    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
8feb.90a9    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
8feb.90aa    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
8feb.90ab    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
8feb.90ac    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
8feb.90ad    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
8feb.90ae    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
8feb.90af    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
8feb.90b0    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
8feb.90b1    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
8feb.90b2    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
8feb.90b3    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
8feb.90b4    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
8feb.90b5    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
8feb.90b6    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
8feb.90b7    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
8feb.90b8    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
8feb.90b9    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
8feb.90ba    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
8feb.90bb    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
8feb.90bc    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
8feb.90bd    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
8feb.90be    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
8feb.90bf    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
8feb.90c0    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
8feb.90c1    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
8feb.90c2    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
8feb.90c3    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
8feb.90c4    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
8feb.90c5    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
8feb.90c6    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
8feb.90c7    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
8feb.90c8    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
8feb.90c9    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
8feb.90ca    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
8feb.90cb    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
8feb.90cc    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
8feb.90cd    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
8feb.90ce    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
8feb.90cf    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
8feb.90d0    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
8feb.90d1    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
8feb.90d2    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
8feb.90d3    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
8feb.90d4    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
8feb.90d5    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
8feb.90d6    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
8feb.90d7    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
8feb.90d8    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
8feb.90d9    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
8feb.90da    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
8feb.90db    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
8feb.90dc    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
8feb.90dd    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
8feb.90de    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
8feb.90df    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
8feb.90e0    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
8feb.90e1    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
8feb.90e2    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
8feb.90e3    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
8feb.90e4    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
8feb.90e5    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
8feb.90e6    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
8feb.90e7    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
8feb.90e8    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
8feb.90e9    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
8feb.90ea    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
8feb.90eb    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
8feb.90ec    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
8feb.90ed    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
8feb.90ee    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
8feb.90ef    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
8feb.90f0    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
8feb.90f1    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
8feb.90f2    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
8feb.90f3    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
8feb.90f4    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
8feb.90f5    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
8feb.90f6    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
8feb.90f7    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
8feb.90f8    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
8feb.90f9    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
8feb.90fa    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
8feb.90fb    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
90fd.90fe    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
90fd.90ff    R..D    [f000:287e]   IO: outb 00ec <= 74
90fd.9100    R..D    [f000:287e]   IO: outb 00ea <= 74
90fd.9101    RH..    [f000:287e]   IO: outb 0cff <= 95
90fd.9102    R..D    [f000:287e]   IO: outb 00ed <= 95
90fd.9103    R..D    [f000:287e]   IO: outb 00eb <= 95
9104.9105    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
9106.9107    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
9106.9108    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
9106.9109    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
9106.910a    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
9106.910b    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
9106.910c    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
9106.910d    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
9106.910e    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
9106.910f    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
9106.9110    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
9106.9111    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
9106.9112    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
9106.9113    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
9106.9114    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
9106.9115    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
9106.9116    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
9106.9117    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
9106.9118    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
9106.9119    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
9106.911a    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
9106.911b    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
9106.911c    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
9106.911d    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
9106.911e    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
9106.911f    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
9106.9120    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
9106.9121    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
9106.9122    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
9106.9123    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
9106.9124    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
9106.9125    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
9106.9126    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
9106.9127    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
9106.9128    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
9106.9129    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
9106.912a    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
9106.912b    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
9106.912c    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
9106.912d    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
9106.912e    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
9106.912f    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
9106.9130    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
9106.9131    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
9106.9132    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
9106.9133    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
9106.9134    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
9106.9135    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
9106.9136    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
9106.9137    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
9106.9138    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
9106.9139    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
9106.913a    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
9106.913b    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
9106.913c    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
9106.913d    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
9106.913e    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
9106.913f    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
9106.9140    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
9106.9141    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
9106.9142    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
9106.9143    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
9106.9144    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
9106.9145    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
9106.9146    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
9106.9147    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
9106.9148    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
9106.9149    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
9106.914a    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
9106.914b    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
9106.914c    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
9106.914d    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
9106.914e    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
9106.914f    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
9106.9150    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
9106.9151    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
9106.9152    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
9106.9153    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
9106.9154    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
9106.9155    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
9106.9156    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
9106.9157    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
9106.9158    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
9106.9159    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
9106.915a    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
9106.915b    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
9106.915c    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
9106.915d    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
9106.915e    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
9106.915f    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
9106.9160    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
9106.9161    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
9106.9162    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
9106.9163    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
9106.9164    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
9106.9165    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
9106.9166    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
9106.9167    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
9106.9168    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
9106.9169    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
9106.916a    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
9106.916b    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
9106.916c    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
9106.916d    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
9106.916e    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
9106.916f    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
9106.9170    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
9106.9171    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
9106.9172    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
9106.9173    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
9106.9174    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
9106.9175    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
9106.9176    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
9106.9177    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
9106.9178    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
9106.9179    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
9106.917a    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
9106.917b    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
9106.917c    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
9106.917d    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
9106.917e    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
9106.917f    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
9106.9180    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
9106.9181    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
9106.9182    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
9106.9183    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
9106.9184    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
9106.9185    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
9106.9186    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
9106.9187    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
9106.9188    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
9106.9189    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
9106.918a    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
9106.918b    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
9106.918c    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
9106.918d    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
9106.918e    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
9106.918f    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
9106.9190    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
9106.9191    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
9106.9192    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
9106.9193    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
9106.9194    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
9106.9195    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
9106.9196    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
9106.9197    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
9106.9198    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
9106.9199    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
9106.919a    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
9106.919b    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
9106.919c    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
9106.919d    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
9106.919e    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
9106.919f    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
9106.91a0    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
9106.91a1    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
9106.91a2    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
9106.91a3    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
9106.91a4    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
9106.91a5    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
9106.91a6    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
9106.91a7    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
9106.91a8    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
9106.91a9    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
9106.91aa    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
9106.91ab    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
9106.91ac    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
9106.91ad    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
9106.91ae    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
9106.91af    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
9106.91b0    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
9106.91b1    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
9106.91b2    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
9106.91b3    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
9106.91b4    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
9106.91b5    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
9106.91b6    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
9106.91b7    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
9106.91b8    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
9106.91b9    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
9106.91ba    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
9106.91bb    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
9106.91bc    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
9106.91bd    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
9106.91be    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
9106.91bf    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
9106.91c0    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
9106.91c1    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
9106.91c2    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
9106.91c3    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
9106.91c4    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
9106.91c5    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
9106.91c6    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
9106.91c7    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
9106.91c8    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
9106.91c9    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
9106.91ca    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
9106.91cb    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
9106.91cc    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
9106.91cd    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
9106.91ce    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
9106.91cf    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
9106.91d0    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
9106.91d1    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
9106.91d2    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
9106.91d3    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
9106.91d4    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
9106.91d5    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
9106.91d6    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
9106.91d7    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
9106.91d8    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
9106.91d9    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
9106.91da    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
9106.91db    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
9106.91dc    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
9106.91dd    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
9106.91de    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
9106.91df    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
9106.91e0    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
9106.91e1    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
9106.91e2    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
9106.91e3    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
9106.91e4    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
9106.91e5    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
9106.91e6    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
9106.91e7    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
9106.91e8    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
9106.91e9    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
9106.91ea    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
9106.91eb    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
9106.91ec    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
9106.91ed    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
9106.91ee    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
9106.91ef    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
9106.91f0    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
9106.91f1    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
9106.91f2    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
9106.91f3    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
9106.91f4    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
9106.91f5    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
9106.91f6    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
9106.91f7    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
9106.91f8    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
9106.91f9    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
9106.91fa    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
9106.91fb    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
9106.91fc    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
9106.91fd    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
9106.91fe    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
9106.91ff    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
9106.9200    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
9106.9201    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
9106.9202    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
9106.9203    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
9106.9204    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
9106.9205    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
9106.9206    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
9207.9208    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
9209.920a    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
9209.920b    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
9209.920c    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
9209.920d    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
9209.920e    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
9209.920f    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
9209.9210    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
9209.9211    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
9209.9212    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
9209.9213    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
9209.9214    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
9209.9215    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
9209.9216    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
9209.9217    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
9209.9218    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
9209.9219    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
9209.921a    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
9209.921b    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
9209.921c    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
9209.921d    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
9209.921e    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
9209.921f    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
9209.9220    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
9209.9221    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
9209.9222    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
9209.9223    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
9209.9224    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
9209.9225    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
9209.9226    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
9209.9227    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
9209.9228    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
9209.9229    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
9209.922a    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
9209.922b    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
9209.922c    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
9209.922d    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
9209.922e    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
9209.922f    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
9209.9230    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
9209.9231    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
9209.9232    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
9209.9233    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
9209.9234    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
9209.9235    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
9209.9236    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
9209.9237    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
9209.9238    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
9209.9239    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
9209.923a    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
9209.923b    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
9209.923c    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
9209.923d    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
9209.923e    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
9209.923f    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
9209.9240    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
9209.9241    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
9209.9242    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
9209.9243    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
9209.9244    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
9209.9245    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
9209.9246    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
9209.9247    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
9209.9248    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
9209.9249    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
9209.924a    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
9209.924b    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
9209.924c    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
9209.924d    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
9209.924e    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
9209.924f    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
9209.9250    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
9209.9251    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
9209.9252    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
9209.9253    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
9209.9254    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
9209.9255    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
9209.9256    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
9209.9257    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
9209.9258    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
9209.9259    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
9209.925a    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
9209.925b    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
9209.925c    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
9209.925d    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
9209.925e    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
9209.925f    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
9209.9260    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
9209.9261    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
9209.9262    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
9209.9263    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
9209.9264    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
9209.9265    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
9209.9266    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
9209.9267    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
9209.9268    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
9209.9269    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
9209.926a    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
9209.926b    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
9209.926c    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
9209.926d    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
9209.926e    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
9209.926f    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
9209.9270    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
9209.9271    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
9209.9272    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
9209.9273    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
9209.9274    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
9209.9275    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
9209.9276    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
9209.9277    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
9209.9278    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
9209.9279    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
9209.927a    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
9209.927b    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
9209.927c    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
9209.927d    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
9209.927e    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
9209.927f    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
9209.9280    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
9209.9281    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
9209.9282    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
9209.9283    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
9209.9284    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
9209.9285    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
9209.9286    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
9209.9287    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
9209.9288    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
9209.9289    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
9209.928a    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
9209.928b    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
9209.928c    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
9209.928d    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
9209.928e    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
9209.928f    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
9209.9290    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
9209.9291    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
9209.9292    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
9209.9293    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
9209.9294    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
9209.9295    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
9209.9296    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
9209.9297    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
9209.9298    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
9209.9299    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
9209.929a    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
9209.929b    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
9209.929c    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
9209.929d    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
9209.929e    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
9209.929f    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
9209.92a0    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
9209.92a1    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
9209.92a2    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
9209.92a3    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
9209.92a4    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
9209.92a5    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
9209.92a6    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
9209.92a7    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
9209.92a8    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
9209.92a9    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
9209.92aa    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
9209.92ab    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
9209.92ac    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
9209.92ad    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
9209.92ae    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
9209.92af    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
9209.92b0    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
9209.92b1    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
9209.92b2    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
9209.92b3    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
9209.92b4    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
9209.92b5    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
9209.92b6    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
9209.92b7    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
9209.92b8    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
9209.92b9    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
9209.92ba    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
9209.92bb    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
9209.92bc    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
9209.92bd    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
9209.92be    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
9209.92bf    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
9209.92c0    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
9209.92c1    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
9209.92c2    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
9209.92c3    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
9209.92c4    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
9209.92c5    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
9209.92c6    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
9209.92c7    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
9209.92c8    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
9209.92c9    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
9209.92ca    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
9209.92cb    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
9209.92cc    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
9209.92cd    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
9209.92ce    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
9209.92cf    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
9209.92d0    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
9209.92d1    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
9209.92d2    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
9209.92d3    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
9209.92d4    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
9209.92d5    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
9209.92d6    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
9209.92d7    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
9209.92d8    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
9209.92d9    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
9209.92da    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
9209.92db    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
9209.92dc    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
9209.92dd    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
9209.92de    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
9209.92df    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
9209.92e0    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
9209.92e1    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
9209.92e2    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
9209.92e3    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
9209.92e4    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
9209.92e5    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
9209.92e6    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
9209.92e7    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
9209.92e8    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
9209.92e9    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
9209.92ea    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
9209.92eb    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
9209.92ec    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
9209.92ed    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
9209.92ee    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
9209.92ef    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
9209.92f0    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
9209.92f1    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
9209.92f2    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
9209.92f3    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
9209.92f4    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
9209.92f5    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
9209.92f6    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
9209.92f7    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
9209.92f8    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
9209.92f9    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
9209.92fa    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
9209.92fb    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
9209.92fc    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
9209.92fd    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
9209.92fe    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
9209.92ff    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
9209.9300    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
9209.9301    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
9209.9302    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
9209.9303    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
9209.9304    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
9209.9305    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
9209.9306    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
9209.9307    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
9209.9308    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
9209.9309    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
9209.930a    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
9209.930b    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
9209.930c    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
9209.930d    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
9209.930e    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
9209.930f    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
9209.9310    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
9209.9311    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
9209.9312    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
9209.9313    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
9209.9314    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
9209.9315    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
9209.9316    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
9209.9317    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
9209.9318    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
9209.9319    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
931b.931c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
931b.931d    R..D    [f000:287e]   IO: outb 00ec <= 74
931b.931e    R..D    [f000:287e]   IO: outb 00ea <= 74
931b.931f    RH..    [f000:287e]   IO: outb 0cff <= 96
931b.9320    R..D    [f000:287e]   IO: outb 00ed <= 96
931b.9321    R..D    [f000:287e]   IO: outb 00eb <= 96
9322.9323    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
9324.9325    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
9324.9326    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
9324.9327    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
9324.9328    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
9324.9329    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
9324.932a    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
9324.932b    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
9324.932c    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
9324.932d    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
9324.932e    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
9324.932f    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
9324.9330    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
9324.9331    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
9324.9332    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
9324.9333    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
9324.9334    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
9324.9335    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
9324.9336    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
9324.9337    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
9324.9338    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
9324.9339    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
9324.933a    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
9324.933b    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
9324.933c    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
9324.933d    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
9324.933e    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
9324.933f    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
9324.9340    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
9324.9341    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
9324.9342    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
9324.9343    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
9324.9344    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
9324.9345    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
9324.9346    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
9324.9347    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
9324.9348    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
9324.9349    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
9324.934a    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
9324.934b    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
9324.934c    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
9324.934d    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
9324.934e    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
9324.934f    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
9324.9350    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
9324.9351    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
9324.9352    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
9324.9353    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
9324.9354    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
9324.9355    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
9324.9356    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
9324.9357    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
9324.9358    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
9324.9359    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
9324.935a    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
9324.935b    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
9324.935c    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
9324.935d    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
9324.935e    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
9324.935f    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
9324.9360    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
9324.9361    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
9324.9362    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
9324.9363    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
9324.9364    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
9324.9365    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
9324.9366    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
9324.9367    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
9324.9368    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
9324.9369    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
9324.936a    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
9324.936b    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
9324.936c    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
9324.936d    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
9324.936e    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
9324.936f    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
9324.9370    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
9324.9371    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
9324.9372    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
9324.9373    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
9324.9374    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
9324.9375    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
9324.9376    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
9324.9377    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
9324.9378    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
9324.9379    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
9324.937a    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
9324.937b    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
9324.937c    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
9324.937d    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
9324.937e    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
9324.937f    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
9324.9380    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
9324.9381    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
9324.9382    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
9324.9383    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
9324.9384    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
9324.9385    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
9324.9386    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
9324.9387    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
9324.9388    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
9324.9389    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
9324.938a    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
9324.938b    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
9324.938c    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
9324.938d    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
9324.938e    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
9324.938f    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
9324.9390    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
9324.9391    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
9324.9392    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
9324.9393    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
9324.9394    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
9324.9395    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
9324.9396    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
9324.9397    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
9324.9398    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
9324.9399    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
9324.939a    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
9324.939b    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
9324.939c    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
9324.939d    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
9324.939e    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
9324.939f    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
9324.93a0    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
9324.93a1    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
9324.93a2    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
9324.93a3    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
9324.93a4    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
9324.93a5    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
9324.93a6    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
9324.93a7    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
9324.93a8    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
9324.93a9    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
9324.93aa    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
9324.93ab    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
9324.93ac    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
9324.93ad    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
9324.93ae    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
9324.93af    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
9324.93b0    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
9324.93b1    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
9324.93b2    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
9324.93b3    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
9324.93b4    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
9324.93b5    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
9324.93b6    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
9324.93b7    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
9324.93b8    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
9324.93b9    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
9324.93ba    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
9324.93bb    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
9324.93bc    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
9324.93bd    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
9324.93be    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
9324.93bf    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
9324.93c0    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
9324.93c1    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
9324.93c2    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
9324.93c3    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
9324.93c4    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
9324.93c5    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
9324.93c6    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
9324.93c7    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
9324.93c8    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
9324.93c9    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
9324.93ca    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
9324.93cb    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
9324.93cc    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
9324.93cd    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
9324.93ce    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
9324.93cf    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
9324.93d0    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
9324.93d1    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
9324.93d2    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
9324.93d3    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
9324.93d4    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
9324.93d5    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
9324.93d6    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
9324.93d7    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
9324.93d8    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
9324.93d9    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
9324.93da    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
9324.93db    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
9324.93dc    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
9324.93dd    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
9324.93de    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
9324.93df    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
9324.93e0    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
9324.93e1    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
9324.93e2    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
9324.93e3    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
9324.93e4    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
9324.93e5    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
9324.93e6    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
9324.93e7    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
9324.93e8    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
9324.93e9    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
9324.93ea    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
9324.93eb    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
9324.93ec    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
9324.93ed    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
9324.93ee    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
9324.93ef    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
9324.93f0    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
9324.93f1    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
9324.93f2    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
9324.93f3    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
9324.93f4    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
9324.93f5    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
9324.93f6    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
9324.93f7    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
9324.93f8    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
9324.93f9    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
9324.93fa    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
9324.93fb    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
9324.93fc    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
9324.93fd    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
9324.93fe    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
9324.93ff    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
9324.9400    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
9324.9401    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
9324.9402    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
9324.9403    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
9324.9404    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
9324.9405    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
9324.9406    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
9324.9407    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
9324.9408    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
9324.9409    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
9324.940a    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
9324.940b    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
9324.940c    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
9324.940d    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
9324.940e    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
9324.940f    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
9324.9410    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
9324.9411    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
9324.9412    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
9324.9413    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
9324.9414    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
9324.9415    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
9324.9416    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
9324.9417    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
9324.9418    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
9324.9419    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
9324.941a    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
9324.941b    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
9324.941c    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
9324.941d    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
9324.941e    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
9324.941f    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
9324.9420    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
9324.9421    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
9324.9422    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
9324.9423    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
9324.9424    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
9425.9426    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
9427.9428    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
9427.9429    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
9427.942a    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
9427.942b    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
9427.942c    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
9427.942d    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
9427.942e    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
9427.942f    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
9427.9430    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
9427.9431    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
9427.9432    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
9427.9433    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
9427.9434    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
9427.9435    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
9427.9436    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
9427.9437    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
9427.9438    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
9427.9439    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
9427.943a    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
9427.943b    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
9427.943c    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
9427.943d    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
9427.943e    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
9427.943f    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
9427.9440    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
9427.9441    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
9427.9442    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
9427.9443    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
9427.9444    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
9427.9445    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
9427.9446    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
9427.9447    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
9427.9448    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
9427.9449    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
9427.944a    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
9427.944b    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
9427.944c    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
9427.944d    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
9427.944e    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
9427.944f    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
9427.9450    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
9427.9451    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
9427.9452    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
9427.9453    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
9427.9454    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
9427.9455    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
9427.9456    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
9427.9457    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
9427.9458    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
9427.9459    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
9427.945a    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
9427.945b    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
9427.945c    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
9427.945d    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
9427.945e    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
9427.945f    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
9427.9460    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
9427.9461    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
9427.9462    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
9427.9463    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
9427.9464    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
9427.9465    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
9427.9466    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
9427.9467    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
9427.9468    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
9427.9469    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
9427.946a    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
9427.946b    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
9427.946c    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
9427.946d    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
9427.946e    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
9427.946f    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
9427.9470    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
9427.9471    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
9427.9472    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
9427.9473    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
9427.9474    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
9427.9475    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
9427.9476    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
9427.9477    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
9427.9478    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
9427.9479    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
9427.947a    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
9427.947b    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
9427.947c    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
9427.947d    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
9427.947e    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
9427.947f    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
9427.9480    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
9427.9481    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fff7ff
9427.9482    RH.U    [f000:60e4]   MEM:  readl 00000058 => fbfffbff
9427.9483    RH.U    [f000:60ed]   MEM:  readl 0000005c => fbfffbff
9427.9484    RH.U    [f000:60e4]   MEM:  readl 00000068 => fdfffdff
9427.9485    RH.U    [f000:60ed]   MEM:  readl 0000006c => fdfffdff
9427.9486    RH.U    [f000:60e4]   MEM:  readl 00000078 => fefffeff
9427.9487    RH.U    [f000:60ed]   MEM:  readl 0000007c => fefffeff
9427.9488    RH.U    [f000:60e4]   MEM:  readl 00000088 => ff7fff7f
9427.9489    RH.U    [f000:60ed]   MEM:  readl 0000008c => ff7fff7f
9427.948a    RH.U    [f000:60e4]   MEM:  readl 00000098 => ffbfffbf
9427.948b    RH.U    [f000:60ed]   MEM:  readl 0000009c => ffbfffbf
9427.948c    RH.U    [f000:60e4]   MEM:  readl 000000a8 => ffdfffdf
9427.948d    RH.U    [f000:60ed]   MEM:  readl 000000ac => ffdfffdf
9427.948e    RH.U    [f000:60e4]   MEM:  readl 000000b8 => ffefffef
9427.948f    RH.U    [f000:60ed]   MEM:  readl 000000bc => ffefffef
9427.9490    RH.U    [f000:60e4]   MEM:  readl 000000c8 => fff7fff7
9427.9491    RH.U    [f000:60ed]   MEM:  readl 000000cc => fff7fff7
9427.9492    RH.U    [f000:60e4]   MEM:  readl 000000d8 => fffbfffb
9427.9493    RH.U    [f000:60ed]   MEM:  readl 000000dc => fffbfffb
9427.9494    RH.U    [f000:60e4]   MEM:  readl 000000e8 => fffdfffd
9427.9495    RH.U    [f000:60ed]   MEM:  readl 000000ec => fffdfffd
9427.9496    RH.U    [f000:60e4]   MEM:  readl 000000f8 => fffefffe
9427.9497    RH.U    [f000:60ed]   MEM:  readl 000000fc => fffefffe
9427.9498    RH.U    [f000:60e4]   MEM:  readl 00000108 => 7fff7fff
9427.9499    RH.U    [f000:60ed]   MEM:  readl 0000010c => 7fff7fff
9427.949a    RH.U    [f000:60e4]   MEM:  readl 00000118 => bfffbfff
9427.949b    RH.U    [f000:60ed]   MEM:  readl 0000011c => bfffbfff
9427.949c    RH.U    [f000:60e4]   MEM:  readl 00000128 => dfffdfff
9427.949d    RH.U    [f000:60ed]   MEM:  readl 0000012c => dfffdfff
9427.949e    RH.U    [f000:60e4]   MEM:  readl 00000138 => efffefff
9427.949f    RH.U    [f000:60ed]   MEM:  readl 0000013c => efffefff
9427.94a0    RH.U    [f000:60e4]   MEM:  readl 00000148 => f7fff7ff
9427.94a1    RH.U    [f000:60ed]   MEM:  readl 0000014c => f7fff7ff
9427.94a2    RH.U    [f000:60e4]   MEM:  readl 00000158 => fbfffbff
9427.94a3    RH.U    [f000:60ed]   MEM:  readl 0000015c => fbfffbff
9427.94a4    RH.U    [f000:60e4]   MEM:  readl 00000168 => fdfffdff
9427.94a5    RH.U    [f000:60ed]   MEM:  readl 0000016c => fdfffdff
9427.94a6    RH.U    [f000:60e4]   MEM:  readl 00000178 => fefffeff
9427.94a7    RH.U    [f000:60ed]   MEM:  readl 0000017c => fefffeff
9427.94a8    RH.U    [f000:60e4]   MEM:  readl 00000188 => ff7fff7f
9427.94a9    RH.U    [f000:60ed]   MEM:  readl 0000018c => ff7fff7f
9427.94aa    RH.U    [f000:60e4]   MEM:  readl 00000198 => ffbfffbf
9427.94ab    RH.U    [f000:60ed]   MEM:  readl 0000019c => ffbfffbf
9427.94ac    RH.U    [f000:60e4]   MEM:  readl 000001a8 => ffdfffdf
9427.94ad    RH.U    [f000:60ed]   MEM:  readl 000001ac => ffdfffdf
9427.94ae    RH.U    [f000:60e4]   MEM:  readl 000001b8 => ffefffef
9427.94af    RH.U    [f000:60ed]   MEM:  readl 000001bc => ffefffef
9427.94b0    RH.U    [f000:60e4]   MEM:  readl 000001c8 => fff7fff7
9427.94b1    RH.U    [f000:60ed]   MEM:  readl 000001cc => fff7fff7
9427.94b2    RH.U    [f000:60e4]   MEM:  readl 000001d8 => fffbfffb
9427.94b3    RH.U    [f000:60ed]   MEM:  readl 000001dc => fffbfffb
9427.94b4    RH.U    [f000:60e4]   MEM:  readl 000001e8 => fffdfffd
9427.94b5    RH.U    [f000:60ed]   MEM:  readl 000001ec => fffdfffd
9427.94b6    RH.U    [f000:60e4]   MEM:  readl 000001f8 => fffefffe
9427.94b7    RH.U    [f000:60ed]   MEM:  readl 000001fc => fffefffe
9427.94b8    RH.U    [f000:60fd]   MEM:  readl 00000200 => 7fff7fff
9427.94b9    RH.U    [f000:6112]   MEM:  readl 00000204 => 7fff7fff
9427.94ba    RH.U    [f000:610c]   MEM:  readl 00000210 => bfffbfff
9427.94bb    RH.U    [f000:6112]   MEM:  readl 00000214 => bfffbfff
9427.94bc    RH.U    [f000:610c]   MEM:  readl 00000220 => dfffdfff
9427.94bd    RH.U    [f000:6112]   MEM:  readl 00000224 => dfffdfff
9427.94be    RH.U    [f000:610c]   MEM:  readl 00000230 => efffefff
9427.94bf    RH.U    [f000:6112]   MEM:  readl 00000234 => efffefff
9427.94c0    RH.U    [f000:610c]   MEM:  readl 00000240 => f7fff7ff
9427.94c1    RH.U    [f000:6112]   MEM:  readl 00000244 => f7fff7ff
9427.94c2    RH.U    [f000:610c]   MEM:  readl 00000250 => fbfffbff
9427.94c3    RH.U    [f000:6112]   MEM:  readl 00000254 => fbfffbff
9427.94c4    RH.U    [f000:610c]   MEM:  readl 00000260 => fdfffdff
9427.94c5    RH.U    [f000:6112]   MEM:  readl 00000264 => fdfffdff
9427.94c6    RH.U    [f000:610c]   MEM:  readl 00000270 => fefffeff
9427.94c7    RH.U    [f000:6112]   MEM:  readl 00000274 => fefffeff
9427.94c8    RH.U    [f000:610c]   MEM:  readl 00000280 => ff7fff7f
9427.94c9    RH.U    [f000:6112]   MEM:  readl 00000284 => ff7fff7f
9427.94ca    RH.U    [f000:610c]   MEM:  readl 00000290 => ffbfffbf
9427.94cb    RH.U    [f000:6112]   MEM:  readl 00000294 => ffbfffbf
9427.94cc    RH.U    [f000:610c]   MEM:  readl 000002a0 => ffdfffdf
9427.94cd    RH.U    [f000:6112]   MEM:  readl 000002a4 => ffdfffdf
9427.94ce    RH.U    [f000:610c]   MEM:  readl 000002b0 => ffefffef
9427.94cf    RH.U    [f000:6112]   MEM:  readl 000002b4 => ffefffef
9427.94d0    RH.U    [f000:610c]   MEM:  readl 000002c0 => fff7fff7
9427.94d1    RH.U    [f000:6112]   MEM:  readl 000002c4 => fff7fff7
9427.94d2    RH.U    [f000:610c]   MEM:  readl 000002d0 => fffbfffb
9427.94d3    RH.U    [f000:6112]   MEM:  readl 000002d4 => fffbfffb
9427.94d4    RH.U    [f000:610c]   MEM:  readl 000002e0 => fffdfffd
9427.94d5    RH.U    [f000:6112]   MEM:  readl 000002e4 => fffdfffd
9427.94d6    RH.U    [f000:610c]   MEM:  readl 000002f0 => fffefffe
9427.94d7    RH.U    [f000:6112]   MEM:  readl 000002f4 => fffefffe
9427.94d8    RH.U    [f000:610c]   MEM:  readl 00000300 => 7fff7fff
9427.94d9    RH.U    [f000:6112]   MEM:  readl 00000304 => 7fff7fff
9427.94da    RH.U    [f000:610c]   MEM:  readl 00000310 => bfffbfff
9427.94db    RH.U    [f000:6112]   MEM:  readl 00000314 => bfffbfff
9427.94dc    RH.U    [f000:610c]   MEM:  readl 00000320 => dfffdfff
9427.94dd    RH.U    [f000:6112]   MEM:  readl 00000324 => dfffdfff
9427.94de    RH.U    [f000:610c]   MEM:  readl 00000330 => efffefff
9427.94df    RH.U    [f000:6112]   MEM:  readl 00000334 => efffefff
9427.94e0    RH.U    [f000:610c]   MEM:  readl 00000340 => f7fff7ff
9427.94e1    RH.U    [f000:6112]   MEM:  readl 00000344 => f7fff7ff
9427.94e2    RH.U    [f000:610c]   MEM:  readl 00000350 => fbfffbff
9427.94e3    RH.U    [f000:6112]   MEM:  readl 00000354 => fbfffbff
9427.94e4    RH.U    [f000:610c]   MEM:  readl 00000360 => fdfffdff
9427.94e5    RH.U    [f000:6112]   MEM:  readl 00000364 => fdfffdff
9427.94e6    RH.U    [f000:610c]   MEM:  readl 00000370 => fefffeff
9427.94e7    RH.U    [f000:6112]   MEM:  readl 00000374 => fefffeff
9427.94e8    RH.U    [f000:610c]   MEM:  readl 00000380 => ff7fff7f
9427.94e9    RH.U    [f000:6112]   MEM:  readl 00000384 => ff7fff7f
9427.94ea    RH.U    [f000:610c]   MEM:  readl 00000390 => ffbfffbf
9427.94eb    RH.U    [f000:6112]   MEM:  readl 00000394 => ffbfffbf
9427.94ec    RH.U    [f000:610c]   MEM:  readl 000003a0 => ffdfffdf
9427.94ed    RH.U    [f000:6112]   MEM:  readl 000003a4 => ffdfffdf
9427.94ee    RH.U    [f000:610c]   MEM:  readl 000003b0 => ffefffef
9427.94ef    RH.U    [f000:6112]   MEM:  readl 000003b4 => ffefffef
9427.94f0    RH.U    [f000:610c]   MEM:  readl 000003c0 => fff7fff7
9427.94f1    RH.U    [f000:6112]   MEM:  readl 000003c4 => fff7fff7
9427.94f2    RH.U    [f000:610c]   MEM:  readl 000003d0 => fffbfffb
9427.94f3    RH.U    [f000:6112]   MEM:  readl 000003d4 => fffbfffb
9427.94f4    RH.U    [f000:610c]   MEM:  readl 000003e0 => fffdfffd
9427.94f5    RH.U    [f000:6112]   MEM:  readl 000003e4 => fffdfffd
9427.94f6    RH.U    [f000:610c]   MEM:  readl 000003f0 => fffefffe
9427.94f7    RH.U    [f000:6112]   MEM:  readl 000003f4 => fffefffe
9427.94f8    RH.U    [f000:6122]   MEM:  readl 00000208 => 80008000
9427.94f9    RH.U    [f000:6138]   MEM:  readl 0000020c => 80008000
9427.94fa    RH.U    [f000:6131]   MEM:  readl 00000218 => 40004000
9427.94fb    RH.U    [f000:6138]   MEM:  readl 0000021c => 40004000
9427.94fc    RH.U    [f000:6131]   MEM:  readl 00000228 => 20002000
9427.94fd    RH.U    [f000:6138]   MEM:  readl 0000022c => 20002000
9427.94fe    RH.U    [f000:6131]   MEM:  readl 00000238 => 10001000
9427.94ff    RH.U    [f000:6138]   MEM:  readl 0000023c => 10001000
9427.9500    RH.U    [f000:6131]   MEM:  readl 00000248 => 08000800
9427.9501    RH.U    [f000:6138]   MEM:  readl 0000024c => 08000800
9427.9502    RH.U    [f000:6131]   MEM:  readl 00000258 => 04000400
9427.9503    RH.U    [f000:6138]   MEM:  readl 0000025c => 04000400
9427.9504    RH.U    [f000:6131]   MEM:  readl 00000268 => 02000200
9427.9505    RH.U    [f000:6138]   MEM:  readl 0000026c => 02000200
9427.9506    RH.U    [f000:6131]   MEM:  readl 00000278 => 01000100
9427.9507    RH.U    [f000:6138]   MEM:  readl 0000027c => 01000100
9427.9508    RH.U    [f000:6131]   MEM:  readl 00000288 => 00800080
9427.9509    RH.U    [f000:6138]   MEM:  readl 0000028c => 00800080
9427.950a    RH.U    [f000:6131]   MEM:  readl 00000298 => 00400040
9427.950b    RH.U    [f000:6138]   MEM:  readl 0000029c => 00400040
9427.950c    RH.U    [f000:6131]   MEM:  readl 000002a8 => 00200020
9427.950d    RH.U    [f000:6138]   MEM:  readl 000002ac => 00200020
9427.950e    RH.U    [f000:6131]   MEM:  readl 000002b8 => 00100010
9427.950f    RH.U    [f000:6138]   MEM:  readl 000002bc => 00100010
9427.9510    RH.U    [f000:6131]   MEM:  readl 000002c8 => 00080008
9427.9511    RH.U    [f000:6138]   MEM:  readl 000002cc => 00080008
9427.9512    RH.U    [f000:6131]   MEM:  readl 000002d8 => 00040004
9427.9513    RH.U    [f000:6138]   MEM:  readl 000002dc => 00040004
9427.9514    RH.U    [f000:6131]   MEM:  readl 000002e8 => 00020002
9427.9515    RH.U    [f000:6138]   MEM:  readl 000002ec => 00020002
9427.9516    RH.U    [f000:6131]   MEM:  readl 000002f8 => 00010001
9427.9517    RH.U    [f000:6138]   MEM:  readl 000002fc => 00010001
9427.9518    RH.U    [f000:6131]   MEM:  readl 00000308 => 80008000
9427.9519    RH.U    [f000:6138]   MEM:  readl 0000030c => 80008000
9427.951a    RH.U    [f000:6131]   MEM:  readl 00000318 => 40004000
9427.951b    RH.U    [f000:6138]   MEM:  readl 0000031c => 40004000
9427.951c    RH.U    [f000:6131]   MEM:  readl 00000328 => 20002000
9427.951d    RH.U    [f000:6138]   MEM:  readl 0000032c => 20002000
9427.951e    RH.U    [f000:6131]   MEM:  readl 00000338 => 10001000
9427.951f    RH.U    [f000:6138]   MEM:  readl 0000033c => 10001000
9427.9520    RH.U    [f000:6131]   MEM:  readl 00000348 => 08000800
9427.9521    RH.U    [f000:6138]   MEM:  readl 0000034c => 08000800
9427.9522    RH.U    [f000:6131]   MEM:  readl 00000358 => 04000400
9427.9523    RH.U    [f000:6138]   MEM:  readl 0000035c => 04000400
9427.9524    RH.U    [f000:6131]   MEM:  readl 00000368 => 02000200
9427.9525    RH.U    [f000:6138]   MEM:  readl 0000036c => 02000200
9427.9526    RH.U    [f000:6131]   MEM:  readl 00000378 => 01000100
9427.9527    RH.U    [f000:6138]   MEM:  readl 0000037c => 01000100
9427.9528    RH.U    [f000:6131]   MEM:  readl 00000388 => 00800080
9427.9529    RH.U    [f000:6138]   MEM:  readl 0000038c => 00800080
9427.952a    RH.U    [f000:6131]   MEM:  readl 00000398 => 00400040
9427.952b    RH.U    [f000:6138]   MEM:  readl 0000039c => 00400040
9427.952c    RH.U    [f000:6131]   MEM:  readl 000003a8 => 00200020
9427.952d    RH.U    [f000:6138]   MEM:  readl 000003ac => 00200020
9427.952e    RH.U    [f000:6131]   MEM:  readl 000003b8 => 00100010
9427.952f    RH.U    [f000:6138]   MEM:  readl 000003bc => 00100010
9427.9530    RH.U    [f000:6131]   MEM:  readl 000003c8 => 00080008
9427.9531    RH.U    [f000:6138]   MEM:  readl 000003cc => 00080008
9427.9532    RH.U    [f000:6131]   MEM:  readl 000003d8 => 00040004
9427.9533    RH.U    [f000:6138]   MEM:  readl 000003dc => 00040004
9427.9534    RH.U    [f000:6131]   MEM:  readl 000003e8 => 00020002
9427.9535    RH.U    [f000:6138]   MEM:  readl 000003ec => 00020002
9427.9536    RH.U    [f000:6131]   MEM:  readl 000003f8 => 00010001
9427.9537    RH.U    [f000:6138]   MEM:  readl 000003fc => 00010001
9539.953a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
9539.953b    R..D    [f000:287e]   IO: outb 00ec <= 74
9539.953c    R..D    [f000:287e]   IO: outb 00ea <= 74
9539.953d    RH..    [f000:287e]   IO: outb 0cff <= 97
9539.953e    R..D    [f000:287e]   IO: outb 00ed <= 97
9539.953f    R..D    [f000:287e]   IO: outb 00eb <= 97
9540.9541    RH.U    [f000:5fa8]   CPU MSR: [00000250] <= 00000000.00000000
9542.9543    RH.U    [f000:5fa8]   MEM: writel 00000000 <= 80008000
9542.9544    RH.U    [f000:5fa8]   MEM: writel 00000004 <= 80008000
9542.9545    RH.U    [f000:5fb9]   MEM: writel 00000010 <= 40004000
9542.9546    RH.U    [f000:5fb9]   MEM: writel 00000014 <= 40004000
9542.9547    RH.U    [f000:5fb9]   MEM: writel 00000020 <= 20002000
9542.9548    RH.U    [f000:5fb9]   MEM: writel 00000024 <= 20002000
9542.9549    RH.U    [f000:5fb9]   MEM: writel 00000030 <= 10001000
9542.954a    RH.U    [f000:5fb9]   MEM: writel 00000034 <= 10001000
9542.954b    RH.U    [f000:5fb9]   MEM: writel 00000040 <= 08000800
9542.954c    RH.U    [f000:5fb9]   MEM: writel 00000044 <= 08000800
9542.954d    RH.U    [f000:5fb9]   MEM: writel 00000050 <= 04000400
9542.954e    RH.U    [f000:5fb9]   MEM: writel 00000054 <= 04000400
9542.954f    RH.U    [f000:5fb9]   MEM: writel 00000060 <= 02000200
9542.9550    RH.U    [f000:5fb9]   MEM: writel 00000064 <= 02000200
9542.9551    RH.U    [f000:5fb9]   MEM: writel 00000070 <= 01000100
9542.9552    RH.U    [f000:5fb9]   MEM: writel 00000074 <= 01000100
9542.9553    RH.U    [f000:5fb9]   MEM: writel 00000080 <= 00800080
9542.9554    RH.U    [f000:5fb9]   MEM: writel 00000084 <= 00800080
9542.9555    RH.U    [f000:5fb9]   MEM: writel 00000090 <= 00400040
9542.9556    RH.U    [f000:5fb9]   MEM: writel 00000094 <= 00400040
9542.9557    RH.U    [f000:5fb9]   MEM: writel 000000a0 <= 00200020
9542.9558    RH.U    [f000:5fb9]   MEM: writel 000000a4 <= 00200020
9542.9559    RH.U    [f000:5fb9]   MEM: writel 000000b0 <= 00100010
9542.955a    RH.U    [f000:5fb9]   MEM: writel 000000b4 <= 00100010
9542.955b    RH.U    [f000:5fb9]   MEM: writel 000000c0 <= 00080008
9542.955c    RH.U    [f000:5fb9]   MEM: writel 000000c4 <= 00080008
9542.955d    RH.U    [f000:5fb9]   MEM: writel 000000d0 <= 00040004
9542.955e    RH.U    [f000:5fb9]   MEM: writel 000000d4 <= 00040004
9542.955f    RH.U    [f000:5fb9]   MEM: writel 000000e0 <= 00020002
9542.9560    RH.U    [f000:5fb9]   MEM: writel 000000e4 <= 00020002
9542.9561    RH.U    [f000:5fb9]   MEM: writel 000000f0 <= 00010001
9542.9562    RH.U    [f000:5fb9]   MEM: writel 000000f4 <= 00010001
9542.9563    RH.U    [f000:5fb9]   MEM: writel 00000100 <= 80008000
9542.9564    RH.U    [f000:5fb9]   MEM: writel 00000104 <= 80008000
9542.9565    RH.U    [f000:5fb9]   MEM: writel 00000110 <= 40004000
9542.9566    RH.U    [f000:5fb9]   MEM: writel 00000114 <= 40004000
9542.9567    RH.U    [f000:5fb9]   MEM: writel 00000120 <= 20002000
9542.9568    RH.U    [f000:5fb9]   MEM: writel 00000124 <= 20002000
9542.9569    RH.U    [f000:5fb9]   MEM: writel 00000130 <= 10001000
9542.956a    RH.U    [f000:5fb9]   MEM: writel 00000134 <= 10001000
9542.956b    RH.U    [f000:5fb9]   MEM: writel 00000140 <= 08000800
9542.956c    RH.U    [f000:5fb9]   MEM: writel 00000144 <= 08000800
9542.956d    RH.U    [f000:5fb9]   MEM: writel 00000150 <= 04000400
9542.956e    RH.U    [f000:5fb9]   MEM: writel 00000154 <= 04000400
9542.956f    RH.U    [f000:5fb9]   MEM: writel 00000160 <= 02000200
9542.9570    RH.U    [f000:5fb9]   MEM: writel 00000164 <= 02000200
9542.9571    RH.U    [f000:5fb9]   MEM: writel 00000170 <= 01000100
9542.9572    RH.U    [f000:5fb9]   MEM: writel 00000174 <= 01000100
9542.9573    RH.U    [f000:5fb9]   MEM: writel 00000180 <= 00800080
9542.9574    RH.U    [f000:5fb9]   MEM: writel 00000184 <= 00800080
9542.9575    RH.U    [f000:5fb9]   MEM: writel 00000190 <= 00400040
9542.9576    RH.U    [f000:5fb9]   MEM: writel 00000194 <= 00400040
9542.9577    RH.U    [f000:5fb9]   MEM: writel 000001a0 <= 00200020
9542.9578    RH.U    [f000:5fb9]   MEM: writel 000001a4 <= 00200020
9542.9579    RH.U    [f000:5fb9]   MEM: writel 000001b0 <= 00100010
9542.957a    RH.U    [f000:5fb9]   MEM: writel 000001b4 <= 00100010
9542.957b    RH.U    [f000:5fb9]   MEM: writel 000001c0 <= 00080008
9542.957c    RH.U    [f000:5fb9]   MEM: writel 000001c4 <= 00080008
9542.957d    RH.U    [f000:5fb9]   MEM: writel 000001d0 <= 00040004
9542.957e    RH.U    [f000:5fb9]   MEM: writel 000001d4 <= 00040004
9542.957f    RH.U    [f000:5fb9]   MEM: writel 000001e0 <= 00020002
9542.9580    RH.U    [f000:5fb9]   MEM: writel 000001e4 <= 00020002
9542.9581    RH.U    [f000:5fb9]   MEM: writel 000001f0 <= 00010001
9542.9582    RH.U    [f000:5fb9]   MEM: writel 000001f4 <= 00010001
9542.9583    RH.U    [f000:5fcb]   MEM: writel 00000008 <= 7fff7fff
9542.9584    RH.U    [f000:5fcb]   MEM: writel 0000000c <= 7fff7fff
9542.9585    RH.U    [f000:5fd7]   MEM: writel 00000018 <= bfffbfff
9542.9586    RH.U    [f000:5fd7]   MEM: writel 0000001c <= bfffbfff
9542.9587    RH.U    [f000:5fd7]   MEM: writel 00000028 <= dfffdfff
9542.9588    RH.U    [f000:5fd7]   MEM: writel 0000002c <= dfffdfff
9542.9589    RH.U    [f000:5fd7]   MEM: writel 00000038 <= efffefff
9542.958a    RH.U    [f000:5fd7]   MEM: writel 0000003c <= efffefff
9542.958b    RH.U    [f000:5fd7]   MEM: writel 00000048 <= f7fff7ff
9542.958c    RH.U    [f000:5fd7]   MEM: writel 0000004c <= f7fff7ff
9542.958d    RH.U    [f000:5fd7]   MEM: writel 00000058 <= fbfffbff
9542.958e    RH.U    [f000:5fd7]   MEM: writel 0000005c <= fbfffbff
9542.958f    RH.U    [f000:5fd7]   MEM: writel 00000068 <= fdfffdff
9542.9590    RH.U    [f000:5fd7]   MEM: writel 0000006c <= fdfffdff
9542.9591    RH.U    [f000:5fd7]   MEM: writel 00000078 <= fefffeff
9542.9592    RH.U    [f000:5fd7]   MEM: writel 0000007c <= fefffeff
9542.9593    RH.U    [f000:5fd7]   MEM: writel 00000088 <= ff7fff7f
9542.9594    RH.U    [f000:5fd7]   MEM: writel 0000008c <= ff7fff7f
9542.9595    RH.U    [f000:5fd7]   MEM: writel 00000098 <= ffbfffbf
9542.9596    RH.U    [f000:5fd7]   MEM: writel 0000009c <= ffbfffbf
9542.9597    RH.U    [f000:5fd7]   MEM: writel 000000a8 <= ffdfffdf
9542.9598    RH.U    [f000:5fd7]   MEM: writel 000000ac <= ffdfffdf
9542.9599    RH.U    [f000:5fd7]   MEM: writel 000000b8 <= ffefffef
9542.959a    RH.U    [f000:5fd7]   MEM: writel 000000bc <= ffefffef
9542.959b    RH.U    [f000:5fd7]   MEM: writel 000000c8 <= fff7fff7
9542.959c    RH.U    [f000:5fd7]   MEM: writel 000000cc <= fff7fff7
9542.959d    RH.U    [f000:5fd7]   MEM: writel 000000d8 <= fffbfffb
9542.959e    RH.U    [f000:5fd7]   MEM: writel 000000dc <= fffbfffb
9542.959f    RH.U    [f000:5fd7]   MEM: writel 000000e8 <= fffdfffd
9542.95a0    RH.U    [f000:5fd7]   MEM: writel 000000ec <= fffdfffd
9542.95a1    RH.U    [f000:5fd7]   MEM: writel 000000f8 <= fffefffe
9542.95a2    RH.U    [f000:5fd7]   MEM: writel 000000fc <= fffefffe
9542.95a3    RH.U    [f000:5fd7]   MEM: writel 00000108 <= 7fff7fff
9542.95a4    RH.U    [f000:5fd7]   MEM: writel 0000010c <= 7fff7fff
9542.95a5    RH.U    [f000:5fd7]   MEM: writel 00000118 <= bfffbfff
9542.95a6    RH.U    [f000:5fd7]   MEM: writel 0000011c <= bfffbfff
9542.95a7    RH.U    [f000:5fd7]   MEM: writel 00000128 <= dfffdfff
9542.95a8    RH.U    [f000:5fd7]   MEM: writel 0000012c <= dfffdfff
9542.95a9    RH.U    [f000:5fd7]   MEM: writel 00000138 <= efffefff
9542.95aa    RH.U    [f000:5fd7]   MEM: writel 0000013c <= efffefff
9542.95ab    RH.U    [f000:5fd7]   MEM: writel 00000148 <= f7fff7ff
9542.95ac    RH.U    [f000:5fd7]   MEM: writel 0000014c <= f7fff7ff
9542.95ad    RH.U    [f000:5fd7]   MEM: writel 00000158 <= fbfffbff
9542.95ae    RH.U    [f000:5fd7]   MEM: writel 0000015c <= fbfffbff
9542.95af    RH.U    [f000:5fd7]   MEM: writel 00000168 <= fdfffdff
9542.95b0    RH.U    [f000:5fd7]   MEM: writel 0000016c <= fdfffdff
9542.95b1    RH.U    [f000:5fd7]   MEM: writel 00000178 <= fefffeff
9542.95b2    RH.U    [f000:5fd7]   MEM: writel 0000017c <= fefffeff
9542.95b3    RH.U    [f000:5fd7]   MEM: writel 00000188 <= ff7fff7f
9542.95b4    RH.U    [f000:5fd7]   MEM: writel 0000018c <= ff7fff7f
9542.95b5    RH.U    [f000:5fd7]   MEM: writel 00000198 <= ffbfffbf
9542.95b6    RH.U    [f000:5fd7]   MEM: writel 0000019c <= ffbfffbf
9542.95b7    RH.U    [f000:5fd7]   MEM: writel 000001a8 <= ffdfffdf
9542.95b8    RH.U    [f000:5fd7]   MEM: writel 000001ac <= ffdfffdf
9542.95b9    RH.U    [f000:5fd7]   MEM: writel 000001b8 <= ffefffef
9542.95ba    RH.U    [f000:5fd7]   MEM: writel 000001bc <= ffefffef
9542.95bb    RH.U    [f000:5fd7]   MEM: writel 000001c8 <= fff7fff7
9542.95bc    RH.U    [f000:5fd7]   MEM: writel 000001cc <= fff7fff7
9542.95bd    RH.U    [f000:5fd7]   MEM: writel 000001d8 <= fffbfffb
9542.95be    RH.U    [f000:5fd7]   MEM: writel 000001dc <= fffbfffb
9542.95bf    RH.U    [f000:5fd7]   MEM: writel 000001e8 <= fffdfffd
9542.95c0    RH.U    [f000:5fd7]   MEM: writel 000001ec <= fffdfffd
9542.95c1    RH.U    [f000:5fd7]   MEM: writel 000001f8 <= fffefffe
9542.95c2    RH.U    [f000:5fd7]   MEM: writel 000001fc <= fffefffe
9542.95c3    RH.U    [f000:5fea]   MEM: writel 00000200 <= 7fff7fff
9542.95c4    RH.U    [f000:5fea]   MEM: writel 00000204 <= 7fff7fff
9542.95c5    RH.U    [f000:5ff9]   MEM: writel 00000210 <= bfffbfff
9542.95c6    RH.U    [f000:5ff9]   MEM: writel 00000214 <= bfffbfff
9542.95c7    RH.U    [f000:5ff9]   MEM: writel 00000220 <= dfffdfff
9542.95c8    RH.U    [f000:5ff9]   MEM: writel 00000224 <= dfffdfff
9542.95c9    RH.U    [f000:5ff9]   MEM: writel 00000230 <= efffefff
9542.95ca    RH.U    [f000:5ff9]   MEM: writel 00000234 <= efffefff
9542.95cb    RH.U    [f000:5ff9]   MEM: writel 00000240 <= f7fff7ff
9542.95cc    RH.U    [f000:5ff9]   MEM: writel 00000244 <= f7fff7ff
9542.95cd    RH.U    [f000:5ff9]   MEM: writel 00000250 <= fbfffbff
9542.95ce    RH.U    [f000:5ff9]   MEM: writel 00000254 <= fbfffbff
9542.95cf    RH.U    [f000:5ff9]   MEM: writel 00000260 <= fdfffdff
9542.95d0    RH.U    [f000:5ff9]   MEM: writel 00000264 <= fdfffdff
9542.95d1    RH.U    [f000:5ff9]   MEM: writel 00000270 <= fefffeff
9542.95d2    RH.U    [f000:5ff9]   MEM: writel 00000274 <= fefffeff
9542.95d3    RH.U    [f000:5ff9]   MEM: writel 00000280 <= ff7fff7f
9542.95d4    RH.U    [f000:5ff9]   MEM: writel 00000284 <= ff7fff7f
9542.95d5    RH.U    [f000:5ff9]   MEM: writel 00000290 <= ffbfffbf
9542.95d6    RH.U    [f000:5ff9]   MEM: writel 00000294 <= ffbfffbf
9542.95d7    RH.U    [f000:5ff9]   MEM: writel 000002a0 <= ffdfffdf
9542.95d8    RH.U    [f000:5ff9]   MEM: writel 000002a4 <= ffdfffdf
9542.95d9    RH.U    [f000:5ff9]   MEM: writel 000002b0 <= ffefffef
9542.95da    RH.U    [f000:5ff9]   MEM: writel 000002b4 <= ffefffef
9542.95db    RH.U    [f000:5ff9]   MEM: writel 000002c0 <= fff7fff7
9542.95dc    RH.U    [f000:5ff9]   MEM: writel 000002c4 <= fff7fff7
9542.95dd    RH.U    [f000:5ff9]   MEM: writel 000002d0 <= fffbfffb
9542.95de    RH.U    [f000:5ff9]   MEM: writel 000002d4 <= fffbfffb
9542.95df    RH.U    [f000:5ff9]   MEM: writel 000002e0 <= fffdfffd
9542.95e0    RH.U    [f000:5ff9]   MEM: writel 000002e4 <= fffdfffd
9542.95e1    RH.U    [f000:5ff9]   MEM: writel 000002f0 <= fffefffe
9542.95e2    RH.U    [f000:5ff9]   MEM: writel 000002f4 <= fffefffe
9542.95e3    RH.U    [f000:5ff9]   MEM: writel 00000300 <= 7fff7fff
9542.95e4    RH.U    [f000:5ff9]   MEM: writel 00000304 <= 7fff7fff
9542.95e5    RH.U    [f000:5ff9]   MEM: writel 00000310 <= bfffbfff
9542.95e6    RH.U    [f000:5ff9]   MEM: writel 00000314 <= bfffbfff
9542.95e7    RH.U    [f000:5ff9]   MEM: writel 00000320 <= dfffdfff
9542.95e8    RH.U    [f000:5ff9]   MEM: writel 00000324 <= dfffdfff
9542.95e9    RH.U    [f000:5ff9]   MEM: writel 00000330 <= efffefff
9542.95ea    RH.U    [f000:5ff9]   MEM: writel 00000334 <= efffefff
9542.95eb    RH.U    [f000:5ff9]   MEM: writel 00000340 <= f7fff7ff
9542.95ec    RH.U    [f000:5ff9]   MEM: writel 00000344 <= f7fff7ff
9542.95ed    RH.U    [f000:5ff9]   MEM: writel 00000350 <= fbfffbff
9542.95ee    RH.U    [f000:5ff9]   MEM: writel 00000354 <= fbfffbff
9542.95ef    RH.U    [f000:5ff9]   MEM: writel 00000360 <= fdfffdff
9542.95f0    RH.U    [f000:5ff9]   MEM: writel 00000364 <= fdfffdff
9542.95f1    RH.U    [f000:5ff9]   MEM: writel 00000370 <= fefffeff
9542.95f2    RH.U    [f000:5ff9]   MEM: writel 00000374 <= fefffeff
9542.95f3    RH.U    [f000:5ff9]   MEM: writel 00000380 <= ff7fff7f
9542.95f4    RH.U    [f000:5ff9]   MEM: writel 00000384 <= ff7fff7f
9542.95f5    RH.U    [f000:5ff9]   MEM: writel 00000390 <= ffbfffbf
9542.95f6    RH.U    [f000:5ff9]   MEM: writel 00000394 <= ffbfffbf
9542.95f7    RH.U    [f000:5ff9]   MEM: writel 000003a0 <= ffdfffdf
9542.95f8    RH.U    [f000:5ff9]   MEM: writel 000003a4 <= ffdfffdf
9542.95f9    RH.U    [f000:5ff9]   MEM: writel 000003b0 <= ffefffef
9542.95fa    RH.U    [f000:5ff9]   MEM: writel 000003b4 <= ffefffef
9542.95fb    RH.U    [f000:5ff9]   MEM: writel 000003c0 <= fff7fff7
9542.95fc    RH.U    [f000:5ff9]   MEM: writel 000003c4 <= fff7fff7
9542.95fd    RH.U    [f000:5ff9]   MEM: writel 000003d0 <= fffbfffb
9542.95fe    RH.U    [f000:5ff9]   MEM: writel 000003d4 <= fffbfffb
9542.95ff    RH.U    [f000:5ff9]   MEM: writel 000003e0 <= fffdfffd
9542.9600    RH.U    [f000:5ff9]   MEM: writel 000003e4 <= fffdfffd
9542.9601    RH.U    [f000:5ff9]   MEM: writel 000003f0 <= fffefffe
9542.9602    RH.U    [f000:5ff9]   MEM: writel 000003f4 <= fffefffe
9542.9603    RH.U    [f000:600b]   MEM: writel 00000208 <= 80008000
9542.9604    RH.U    [f000:600b]   MEM: writel 0000020c <= 80008000
9542.9605    RH.U    [f000:601a]   MEM: writel 00000218 <= 40004000
9542.9606    RH.U    [f000:601a]   MEM: writel 0000021c <= 40004000
9542.9607    RH.U    [f000:601a]   MEM: writel 00000228 <= 20002000
9542.9608    RH.U    [f000:601a]   MEM: writel 0000022c <= 20002000
9542.9609    RH.U    [f000:601a]   MEM: writel 00000238 <= 10001000
9542.960a    RH.U    [f000:601a]   MEM: writel 0000023c <= 10001000
9542.960b    RH.U    [f000:601a]   MEM: writel 00000248 <= 08000800
9542.960c    RH.U    [f000:601a]   MEM: writel 0000024c <= 08000800
9542.960d    RH.U    [f000:601a]   MEM: writel 00000258 <= 04000400
9542.960e    RH.U    [f000:601a]   MEM: writel 0000025c <= 04000400
9542.960f    RH.U    [f000:601a]   MEM: writel 00000268 <= 02000200
9542.9610    RH.U    [f000:601a]   MEM: writel 0000026c <= 02000200
9542.9611    RH.U    [f000:601a]   MEM: writel 00000278 <= 01000100
9542.9612    RH.U    [f000:601a]   MEM: writel 0000027c <= 01000100
9542.9613    RH.U    [f000:601a]   MEM: writel 00000288 <= 00800080
9542.9614    RH.U    [f000:601a]   MEM: writel 0000028c <= 00800080
9542.9615    RH.U    [f000:601a]   MEM: writel 00000298 <= 00400040
9542.9616    RH.U    [f000:601a]   MEM: writel 0000029c <= 00400040
9542.9617    RH.U    [f000:601a]   MEM: writel 000002a8 <= 00200020
9542.9618    RH.U    [f000:601a]   MEM: writel 000002ac <= 00200020
9542.9619    RH.U    [f000:601a]   MEM: writel 000002b8 <= 00100010
9542.961a    RH.U    [f000:601a]   MEM: writel 000002bc <= 00100010
9542.961b    RH.U    [f000:601a]   MEM: writel 000002c8 <= 00080008
9542.961c    RH.U    [f000:601a]   MEM: writel 000002cc <= 00080008
9542.961d    RH.U    [f000:601a]   MEM: writel 000002d8 <= 00040004
9542.961e    RH.U    [f000:601a]   MEM: writel 000002dc <= 00040004
9542.961f    RH.U    [f000:601a]   MEM: writel 000002e8 <= 00020002
9542.9620    RH.U    [f000:601a]   MEM: writel 000002ec <= 00020002
9542.9621    RH.U    [f000:601a]   MEM: writel 000002f8 <= 00010001
9542.9622    RH.U    [f000:601a]   MEM: writel 000002fc <= 00010001
9542.9623    RH.U    [f000:601a]   MEM: writel 00000308 <= 80008000
9542.9624    RH.U    [f000:601a]   MEM: writel 0000030c <= 80008000
9542.9625    RH.U    [f000:601a]   MEM: writel 00000318 <= 40004000
9542.9626    RH.U    [f000:601a]   MEM: writel 0000031c <= 40004000
9542.9627    RH.U    [f000:601a]   MEM: writel 00000328 <= 20002000
9542.9628    RH.U    [f000:601a]   MEM: writel 0000032c <= 20002000
9542.9629    RH.U    [f000:601a]   MEM: writel 00000338 <= 10001000
9542.962a    RH.U    [f000:601a]   MEM: writel 0000033c <= 10001000
9542.962b    RH.U    [f000:601a]   MEM: writel 00000348 <= 08000800
9542.962c    RH.U    [f000:601a]   MEM: writel 0000034c <= 08000800
9542.962d    RH.U    [f000:601a]   MEM: writel 00000358 <= 04000400
9542.962e    RH.U    [f000:601a]   MEM: writel 0000035c <= 04000400
9542.962f    RH.U    [f000:601a]   MEM: writel 00000368 <= 02000200
9542.9630    RH.U    [f000:601a]   MEM: writel 0000036c <= 02000200
9542.9631    RH.U    [f000:601a]   MEM: writel 00000378 <= 01000100
9542.9632    RH.U    [f000:601a]   MEM: writel 0000037c <= 01000100
9542.9633    RH.U    [f000:601a]   MEM: writel 00000388 <= 00800080
9542.9634    RH.U    [f000:601a]   MEM: writel 0000038c <= 00800080
9542.9635    RH.U    [f000:601a]   MEM: writel 00000398 <= 00400040
9542.9636    RH.U    [f000:601a]   MEM: writel 0000039c <= 00400040
9542.9637    RH.U    [f000:601a]   MEM: writel 000003a8 <= 00200020
9542.9638    RH.U    [f000:601a]   MEM: writel 000003ac <= 00200020
9542.9639    RH.U    [f000:601a]   MEM: writel 000003b8 <= 00100010
9542.963a    RH.U    [f000:601a]   MEM: writel 000003bc <= 00100010
9542.963b    RH.U    [f000:601a]   MEM: writel 000003c8 <= 00080008
9542.963c    RH.U    [f000:601a]   MEM: writel 000003cc <= 00080008
9542.963d    RH.U    [f000:601a]   MEM: writel 000003d8 <= 00040004
9542.963e    RH.U    [f000:601a]   MEM: writel 000003dc <= 00040004
9542.963f    RH.U    [f000:601a]   MEM: writel 000003e8 <= 00020002
9542.9640    RH.U    [f000:601a]   MEM: writel 000003ec <= 00020002
9542.9641    RH.U    [f000:601a]   MEM: writel 000003f8 <= 00010001
9542.9642    RH.U    [f000:601a]   MEM: writel 000003fc <= 00010001
9643.9644    RH.U    [f000:6041]   CPU MSR: [00000250] <= 06060606.06060606
9645.9646    RH.U    [f000:6041]   MEM:  readb 00000000 => 00
9645.9647    RH.U    [f000:6041]   MEM:  readb 00000040 => 00
9645.9648    RH.U    [f000:6041]   MEM:  readb 00000080 => 80
9645.9649    RH.U    [f000:6041]   MEM:  readb 000000c0 => 08
9645.964a    RH.U    [f000:6041]   MEM:  readb 00000100 => 00
9645.964b    RH.U    [f000:6041]   MEM:  readb 00000140 => 00
9645.964c    RH.U    [f000:6041]   MEM:  readb 00000180 => 80
9645.964d    RH.U    [f000:6041]   MEM:  readb 000001c0 => 08
9645.964e    RH.U    [f000:6041]   MEM:  readb 00000200 => ff
9645.964f    RH.U    [f000:6041]   MEM:  readb 00000240 => ff
9645.9650    RH.U    [f000:6041]   MEM:  readb 00000280 => 7f
9645.9651    RH.U    [f000:6041]   MEM:  readb 000002c0 => f7
9645.9652    RH.U    [f000:6041]   MEM:  readb 00000300 => ff
9645.9653    RH.U    [f000:6041]   MEM:  readb 00000340 => ff
9645.9654    RH.U    [f000:6041]   MEM:  readb 00000380 => 7f
9645.9655    RH.U    [f000:6041]   MEM:  readb 000003c0 => f7
9645.9656    RH.U    [f000:6041]   MEM:  readl 00000000 => 80008000
9645.9657    RH.U    [f000:60c6]   MEM:  readl 00000004 => 80008000
9645.9658    RH.U    [f000:60be]   MEM:  readl 00000010 => 40004000
9645.9659    RH.U    [f000:60c6]   MEM:  readl 00000014 => 40004000
9645.965a    RH.U    [f000:60be]   MEM:  readl 00000020 => 20002000
9645.965b    RH.U    [f000:60c6]   MEM:  readl 00000024 => 20002000
9645.965c    RH.U    [f000:60be]   MEM:  readl 00000030 => 10001000
9645.965d    RH.U    [f000:60c6]   MEM:  readl 00000034 => 10001000
9645.965e    RH.U    [f000:60be]   MEM:  readl 00000040 => 08000800
9645.965f    RH.U    [f000:60c6]   MEM:  readl 00000044 => 08000800
9645.9660    RH.U    [f000:60be]   MEM:  readl 00000050 => 04000400
9645.9661    RH.U    [f000:60c6]   MEM:  readl 00000054 => 04000400
9645.9662    RH.U    [f000:60be]   MEM:  readl 00000060 => 02000200
9645.9663    RH.U    [f000:60c6]   MEM:  readl 00000064 => 02000200
9645.9664    RH.U    [f000:60be]   MEM:  readl 00000070 => 01000100
9645.9665    RH.U    [f000:60c6]   MEM:  readl 00000074 => 01000100
9645.9666    RH.U    [f000:60be]   MEM:  readl 00000080 => 00800080
9645.9667    RH.U    [f000:60c6]   MEM:  readl 00000084 => 00800080
9645.9668    RH.U    [f000:60be]   MEM:  readl 00000090 => 00400040
9645.9669    RH.U    [f000:60c6]   MEM:  readl 00000094 => 00400040
9645.966a    RH.U    [f000:60be]   MEM:  readl 000000a0 => 00200020
9645.966b    RH.U    [f000:60c6]   MEM:  readl 000000a4 => 00200020
9645.966c    RH.U    [f000:60be]   MEM:  readl 000000b0 => 00100010
9645.966d    RH.U    [f000:60c6]   MEM:  readl 000000b4 => 00100010
9645.966e    RH.U    [f000:60be]   MEM:  readl 000000c0 => 00080008
9645.966f    RH.U    [f000:60c6]   MEM:  readl 000000c4 => 00080008
9645.9670    RH.U    [f000:60be]   MEM:  readl 000000d0 => 00040004
9645.9671    RH.U    [f000:60c6]   MEM:  readl 000000d4 => 00040004
9645.9672    RH.U    [f000:60be]   MEM:  readl 000000e0 => 00020002
9645.9673    RH.U    [f000:60c6]   MEM:  readl 000000e4 => 00020002
9645.9674    RH.U    [f000:60be]   MEM:  readl 000000f0 => 00010001
9645.9675    RH.U    [f000:60c6]   MEM:  readl 000000f4 => 00010001
9645.9676    RH.U    [f000:60be]   MEM:  readl 00000100 => 80008000
9645.9677    RH.U    [f000:60c6]   MEM:  readl 00000104 => 80008000
9645.9678    RH.U    [f000:60be]   MEM:  readl 00000110 => 40004000
9645.9679    RH.U    [f000:60c6]   MEM:  readl 00000114 => 40004000
9645.967a    RH.U    [f000:60be]   MEM:  readl 00000120 => 20002000
9645.967b    RH.U    [f000:60c6]   MEM:  readl 00000124 => 20002000
9645.967c    RH.U    [f000:60be]   MEM:  readl 00000130 => 10001000
9645.967d    RH.U    [f000:60c6]   MEM:  readl 00000134 => 10001000
9645.967e    RH.U    [f000:60be]   MEM:  readl 00000140 => 08000800
9645.967f    RH.U    [f000:60c6]   MEM:  readl 00000144 => 08000800
9645.9680    RH.U    [f000:60be]   MEM:  readl 00000150 => 04000400
9645.9681    RH.U    [f000:60c6]   MEM:  readl 00000154 => 04000400
9645.9682    RH.U    [f000:60be]   MEM:  readl 00000160 => 02000200
9645.9683    RH.U    [f000:60c6]   MEM:  readl 00000164 => 02000200
9645.9684    RH.U    [f000:60be]   MEM:  readl 00000170 => 01000100
9645.9685    RH.U    [f000:60c6]   MEM:  readl 00000174 => 01000100
9645.9686    RH.U    [f000:60be]   MEM:  readl 00000180 => 00800080
9645.9687    RH.U    [f000:60c6]   MEM:  readl 00000184 => 00800080
9645.9688    RH.U    [f000:60be]   MEM:  readl 00000190 => 00400040
9645.9689    RH.U    [f000:60c6]   MEM:  readl 00000194 => 00400040
9645.968a    RH.U    [f000:60be]   MEM:  readl 000001a0 => 00200020
9645.968b    RH.U    [f000:60c6]   MEM:  readl 000001a4 => 00200020
9645.968c    RH.U    [f000:60be]   MEM:  readl 000001b0 => 00100010
9645.968d    RH.U    [f000:60c6]   MEM:  readl 000001b4 => 00100010
9645.968e    RH.U    [f000:60be]   MEM:  readl 000001c0 => 00080008
9645.968f    RH.U    [f000:60c6]   MEM:  readl 000001c4 => 00080008
9645.9690    RH.U    [f000:60be]   MEM:  readl 000001d0 => 00040004
9645.9691    RH.U    [f000:60c6]   MEM:  readl 000001d4 => 00040004
9645.9692    RH.U    [f000:60be]   MEM:  readl 000001e0 => 00020002
9645.9693    RH.U    [f000:60c6]   MEM:  readl 000001e4 => 00020002
9645.9694    RH.U    [f000:60be]   MEM:  readl 000001f0 => 00010001
9645.9695    RH.U    [f000:60c6]   MEM:  readl 000001f4 => 00010001
9645.9696    RH.U    [f000:60d8]   MEM:  readl 00000008 => 7fff7fff
9645.9697    RH.U    [f000:60ed]   MEM:  readl 0000000c => 7fff7fff
9645.9698    RH.U    [f000:60e4]   MEM:  readl 00000018 => bfffbfff
9645.9699    RH.U    [f000:60ed]   MEM:  readl 0000001c => bfffbfff
9645.969a    RH.U    [f000:60e4]   MEM:  readl 00000028 => dfffdfff
9645.969b    RH.U    [f000:60ed]   MEM:  readl 0000002c => dfffdfff
9645.969c    RH.U    [f000:60e4]   MEM:  readl 00000038 => efffefff
9645.969d    RH.U    [f000:60ed]   MEM:  readl 0000003c => efffefff
9645.969e    RH.U    [f000:60e4]   MEM:  readl 00000048 => f7fff7ff
9645.969f    RH.U    [f000:60ed]   MEM:  readl 0000004c => f7fbf7ff
96a1.96a2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
96a1.96a3    R..D    [f000:287e]   IO: outb 00ec <= 40
96a1.96a4    R..D    [f000:287e]   IO: outb 00ea <= 40
96a1.96a5    RH..    [f000:287e]   IO: outb 0cfc <= 00
96a1.96a6    R..D    [f000:287e]   IO: outb 00ed <= 00
96a1.96a7    R..D    [f000:287e]   IO: outb 00eb <= 00
96a8.96a9    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
96a8.96aa    R..D    [f000:2860]   IO: outb 00ea <= 54
96a8.96ab    R..D    [f000:2860]   IO: outb 00ee <= 54
96a8.96ac    RH..    [f000:2860]   IO:  inb 0cfc => 08
96a8.96ad    R..D    [f000:2860]   IO: outb 00eb <= 08
96a8.96ae    R..D    [f000:2860]   IO: outb 00ef <= 08
96af.96b0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
96af.96b1    R..D    [f000:287e]   IO: outb 00ec <= 54
96af.96b2    R..D    [f000:287e]   IO: outb 00ea <= 54
96af.96b3    RH..    [f000:287e]   IO: outb 0cfc <= 00
96af.96b4    R..D    [f000:287e]   IO: outb 00ed <= 00
96af.96b5    R..D    [f000:287e]   IO: outb 00eb <= 00
96b6.96b7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
96b6.96b8    R..D    [f000:287e]   IO: outb 00ec <= 40
96b6.96b9    R..D    [f000:287e]   IO: outb 00ea <= 40
96b6.96ba    RH..    [f000:287e]   IO: outb 0cfc <= 00
96b6.96bb    R..D    [f000:287e]   IO: outb 00ed <= 00
96b6.96bc    R..D    [f000:287e]   IO: outb 00eb <= 00
96bd.96be    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
96bd.96bf    R..D    [f000:2860]   IO: outb 00ea <= 54
96bd.96c0    R..D    [f000:2860]   IO: outb 00ee <= 54
96bd.96c1    RH..    [f000:2860]   IO:  inb 0cfd => 00
96bd.96c2    R..D    [f000:2860]   IO: outb 00eb <= 00
96bd.96c3    R..D    [f000:2860]   IO: outb 00ef <= 00
96c4.96c5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
96c4.96c6    R..D    [f000:287e]   IO: outb 00ec <= 54
96c4.96c7    R..D    [f000:287e]   IO: outb 00ea <= 54
96c4.96c8    RH..    [f000:287e]   IO: outb 0cfd <= 00
96c4.96c9    R..D    [f000:287e]   IO: outb 00ed <= 00
96c4.96ca    R..D    [f000:287e]   IO: outb 00eb <= 00
96cb.96cc    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
96cb.96cd    R..D    [f000:287e]   IO: outb 00ec <= 40
96cb.96ce    R..D    [f000:287e]   IO: outb 00ea <= 40
96cb.96cf    RH..    [f000:287e]   IO: outb 0cfc <= 00
96cb.96d0    R..D    [f000:287e]   IO: outb 00ed <= 00
96cb.96d1    R..D    [f000:287e]   IO: outb 00eb <= 00
96d2.96d3    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
96d2.96d4    R..D    [f000:2860]   IO: outb 00ea <= 54
96d2.96d5    R..D    [f000:2860]   IO: outb 00ee <= 54
96d2.96d6    RH..    [f000:2860]   IO:  inb 0cfd => 00
96d2.96d7    R..D    [f000:2860]   IO: outb 00eb <= 00
96d2.96d8    R..D    [f000:2860]   IO: outb 00ef <= 00
96d9.96da    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
96d9.96db    R..D    [f000:287e]   IO: outb 00ec <= 54
96d9.96dc    R..D    [f000:287e]   IO: outb 00ea <= 54
96d9.96dd    RH..    [f000:287e]   IO: outb 0cfd <= 00
96d9.96de    R..D    [f000:287e]   IO: outb 00ed <= 00
96d9.96df    R..D    [f000:287e]   IO: outb 00eb <= 00
96e0.96e1    RH.U    [f000:620f]   CPU MSR: [00000250] <= 00000000.00000000
96e0.96e2    R.Q.    [f000:621f]   MEM:  readw 000f6229 => 622e
96e4.96e5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000654
96e4.96e6    R..D    [f000:287e]   IO: outb 00ec <= 54
96e4.96e7    R..D    [f000:287e]   IO: outb 00ea <= 54
96e4.96e8    RH..    [f000:287e]   IO: outb 0cfd <= 00
96e4.96e9    R..D    [f000:287e]   IO: outb 00ed <= 00
96e4.96ea    R..D    [f000:287e]   IO: outb 00eb <= 00
96e4.96eb    R.Q.    [f000:6230]   MEM:  readw 000f6235 => 0656
96e4.96ec    R.Q.    [f000:6230]   MEM:  readw 000f623f => 6244
96ed.96ee    RH..    [f000:287e]   IO: outl 0cf8 <= 80000654
96ed.96ef    R..D    [f000:287e]   IO: outb 00ec <= 54
96ed.96f0    R..D    [f000:287e]   IO: outb 00ea <= 54
96ed.96f1    RH..    [f000:287e]   IO: outb 0cfe <= 16
96ed.96f2    R..D    [f000:287e]   IO: outb 00ed <= 16
96ed.96f3    R..D    [f000:287e]   IO: outb 00eb <= 16
96ed.96f4    R.Q.    [f000:6278]   MEM:  readw 000f6279 => 0646
96ed.96f5    R.Q.    [f000:6278]   MEM:  readw 000f6281 => 6286
96f6.96f7    RH..    [f000:2860]   IO: outl 0cf8 <= 80000644
96f6.96f8    R..D    [f000:2860]   IO: outb 00ea <= 44
96f6.96f9    R..D    [f000:2860]   IO: outb 00ee <= 44
96f6.96fa    RH..    [f000:2860]   IO:  inb 0cfe => 0a
96f6.96fb    R..D    [f000:2860]   IO: outb 00eb <= 0a
96f6.96fc    R..D    [f000:2860]   IO: outb 00ef <= 0a
96f6.96fd    R.Q.    [f000:6288]   MEM:  readl 000f6292 => 10000000
96f6.96fe    R.Q.    [f000:3558]   MEM:  readw 000f3559 => 355e
96f6.96ff    R.Q.    [f000:5e29]   MEM:  readw 000f5e3b => 5e40
9700.9701    RH..    [f000:2860]   IO: outl 0cf8 <= 80000654
9700.9702    R..D    [f000:2860]   IO: outb 00ea <= 54
9700.9703    R..D    [f000:2860]   IO: outb 00ee <= 54
9700.9704    RH..    [f000:2860]   IO:  inb 0cfd => 00
9700.9705    R..D    [f000:2860]   IO: outb 00eb <= 00
9700.9706    R..D    [f000:2860]   IO: outb 00ef <= 00
9700.9707    R.Q.    [f000:5e42]   MEM:  readw 000f5e49 => 0656
9700.9708    R.Q.    [f000:5e42]   MEM:  readw 000f5e51 => 5e56
9709.970a    RH..    [f000:2860]   IO: outl 0cf8 <= 80000654
9709.970b    R..D    [f000:2860]   IO: outb 00ea <= 54
9709.970c    R..D    [f000:2860]   IO: outb 00ee <= 54
9709.970d    RH..    [f000:2860]   IO:  inb 0cfe => 16
9709.970e    R..D    [f000:2860]   IO: outb 00eb <= 16
9709.970f    R..D    [f000:2860]   IO: outb 00ef <= 16
9709.9710    R.Q.    [f000:5e58]   MEM:  readw 000f5e5f => 2cbd
9709.9711    R.Q.    [f000:5e6a]   MEM:  readw 000f5e6b => 2cbd
9709.9712    R.Q.    [f000:5e6a]   MEM:  readl 000f5e72 => e0000000
9709.9713    R.Q.    [f000:5e6a]   MEM:  readw 000f5e91 => 0377
9709.9714    R.Q.    [f000:5e6a]   MEM:  readw 000f5e9b => 5ea0
9715.9716    RH..    [f000:287e]   IO: outl 0cf8 <= 80000374
9715.9717    R..D    [f000:287e]   IO: outb 00ec <= 74
9715.9718    R..D    [f000:287e]   IO: outb 00ea <= 74
9715.9719    RH..    [f000:287e]   IO: outb 0cff <= 86
9715.971a    R..D    [f000:287e]   IO: outb 00ed <= 86
9715.971b    R..D    [f000:287e]   IO: outb 00eb <= 86
9715.971c    R.Q.    [f000:3560]   MEM:  readw 000f3561 => c26b
9715.971d    R.Q.    [f000:3560]   MEM:  readw 000f356b => 036a
9715.971e    R.Q.    [f000:3560]   MEM:  readw 000f3571 => 3576
971f.9720    RH..    [f000:3560]   IO: outw 0098 <= c26b
971f.9721    RH..    [f000:3560]   IO: outw 0098 <= c26c
9723.9724    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
9723.9725    R..D    [f000:287e]   IO: outb 00ec <= 68
9723.9726    R..D    [f000:287e]   IO: outb 00ea <= 68
9723.9727    RH..    [f000:287e]   IO: outb 0cfe <= 32
9723.9728    R..D    [f000:287e]   IO: outb 00ed <= 32
9723.9729    R..D    [f000:287e]   IO: outb 00eb <= 32
9723.972a    R.Q.    [f000:3578]   MEM:  readw 000f357d => 3582
972b.972c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
972b.972d    R..D    [f000:2860]   IO: outb 00ea <= 54
972b.972e    R..D    [f000:2860]   IO: outb 00ee <= 54
972b.972f    RH..    [f000:2860]   IO:  inb 0cfc => 00
972b.9730    R..D    [f000:2860]   IO: outb 00eb <= 00
972b.9731    R..D    [f000:2860]   IO: outb 00ef <= 00
9732.9733    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9732.9734    R..D    [f000:287e]   IO: outb 00ec <= 54
9732.9735    R..D    [f000:287e]   IO: outb 00ea <= 54
9732.9736    RH..    [f000:287e]   IO: outb 0cfc <= 00
9732.9737    R..D    [f000:287e]   IO: outb 00ed <= 00
9732.9738    R..D    [f000:287e]   IO: outb 00eb <= 00
9732.9739    R.Q.    [f000:357a]   MEM:  readw 000f357d => 3582
973a.973b    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
973a.973c    R..D    [f000:2860]   IO: outb 00ea <= 54
973a.973d    R..D    [f000:2860]   IO: outb 00ee <= 54
973a.973e    RH..    [f000:2860]   IO:  inb 0cfd => 00
973a.973f    R..D    [f000:2860]   IO: outb 00eb <= 00
973a.9740    R..D    [f000:2860]   IO: outb 00ef <= 00
9741.9742    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9741.9743    R..D    [f000:287e]   IO: outb 00ec <= 54
9741.9744    R..D    [f000:287e]   IO: outb 00ea <= 54
9741.9745    RH..    [f000:287e]   IO: outb 0cfd <= 00
9741.9746    R..D    [f000:287e]   IO: outb 00ed <= 00
9741.9747    R..D    [f000:287e]   IO: outb 00eb <= 00
9741.9748    R.Q.    [f000:3590]   MEM:  readw 000f3591 => 0350
9741.9749    R.Q.    [f000:3590]   MEM:  readw 000f3595 => 359a
974a.974b    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
974a.974c    R..D    [f000:2860]   IO: outb 00ea <= 50
974a.974d    R..D    [f000:2860]   IO: outb 00ee <= 50
974a.974e    RH..    [f000:2860]   IO:  inb 0cfc => 66
974a.974f    R..D    [f000:2860]   IO: outb 00eb <= 66
974a.9750    R..D    [f000:2860]   IO: outb 00ef <= 66
974a.9751    R.Q.    [f000:359c]   MEM:  readw 000f359f => 35a4
9752.9753    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9752.9754    R..D    [f000:287e]   IO: outb 00ec <= 50
9752.9755    R..D    [f000:287e]   IO: outb 00ea <= 50
9752.9756    RH..    [f000:287e]   IO: outb 0cfc <= ee
9752.9757    R..D    [f000:287e]   IO: outb 00ed <= ee
9752.9758    R..D    [f000:287e]   IO: outb 00eb <= ee
9752.9759    R.Q.    [f000:35a6]   MEM:  readw 000f35a7 => 0351
9752.975a    R.Q.    [f000:35a6]   MEM:  readw 000f35ab => 35b0
975b.975c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
975b.975d    R..D    [f000:2860]   IO: outb 00ea <= 50
975b.975e    R..D    [f000:2860]   IO: outb 00ee <= 50
975b.975f    RH..    [f000:2860]   IO:  inb 0cfd => 66
975b.9760    R..D    [f000:2860]   IO: outb 00eb <= 66
975b.9761    R..D    [f000:2860]   IO: outb 00ef <= 66
975b.9762    R.Q.    [f000:35b2]   MEM:  readw 000f35b5 => 35ba
9763.9764    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9763.9765    R..D    [f000:287e]   IO: outb 00ec <= 50
9763.9766    R..D    [f000:287e]   IO: outb 00ea <= 50
9763.9767    RH..    [f000:287e]   IO: outb 0cfd <= ee
9763.9768    R..D    [f000:287e]   IO: outb 00ed <= ee
9763.9769    R..D    [f000:287e]   IO: outb 00eb <= ee
9763.976a    R.Q.    [f000:35bc]   MEM:  readw 000f35bd => 0352
9763.976b    R.Q.    [f000:35bc]   MEM:  readw 000f35c1 => 35c6
976c.976d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
976c.976e    R..D    [f000:2860]   IO: outb 00ea <= 50
976c.976f    R..D    [f000:2860]   IO: outb 00ee <= 50
976c.9770    RH..    [f000:2860]   IO:  inb 0cfe => 11
976c.9771    R..D    [f000:2860]   IO: outb 00eb <= 11
976c.9772    R..D    [f000:2860]   IO: outb 00ef <= 11
976c.9773    R.Q.    [f000:35c8]   MEM:  readw 000f35cd => 35d2
9774.9775    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9774.9776    R..D    [f000:287e]   IO: outb 00ec <= 50
9774.9777    R..D    [f000:287e]   IO: outb 00ea <= 50
9774.9778    RH..    [f000:287e]   IO: outb 0cfe <= 44
9774.9779    R..D    [f000:287e]   IO: outb 00ed <= 44
9774.977a    R..D    [f000:287e]   IO: outb 00eb <= 44
9774.977b    R.Q.    [f000:35d4]   MEM:  readw 000f35d5 => 0353
9774.977c    R.Q.    [f000:35d4]   MEM:  readw 000f35d9 => 35de
977d.977e    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
977d.977f    R..D    [f000:2860]   IO: outb 00ea <= 50
977d.9780    R..D    [f000:2860]   IO: outb 00ee <= 50
977d.9781    RH..    [f000:2860]   IO:  inb 0cff => 9f
977d.9782    R..D    [f000:2860]   IO: outb 00eb <= 9f
977d.9783    R..D    [f000:2860]   IO: outb 00ef <= 9f
977d.9784    R.Q.    [f000:35e0]   MEM:  readw 000f35e5 => 35ea
9785.9786    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9785.9787    R..D    [f000:287e]   IO: outb 00ec <= 50
9785.9788    R..D    [f000:287e]   IO: outb 00ea <= 50
9785.9789    RH..    [f000:287e]   IO: outb 0cff <= af
9785.978a    R..D    [f000:287e]   IO: outb 00ed <= af
9785.978b    R..D    [f000:287e]   IO: outb 00eb <= af
9785.978c    R.Q.    [f000:35ec]   MEM:  readw 000f35ed => 036b
9785.978d    R.Q.    [f000:35ec]   MEM:  readw 000f35f1 => 35f6
978e.978f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
978e.9790    R..D    [f000:2860]   IO: outb 00ea <= 68
978e.9791    R..D    [f000:2860]   IO: outb 00ee <= 68
978e.9792    RH..    [f000:2860]   IO:  inb 0cff => 10
978e.9793    R..D    [f000:2860]   IO: outb 00eb <= 10
978e.9794    R..D    [f000:2860]   IO: outb 00ef <= 10
978e.9795    R.Q.    [f000:35f8]   MEM:  readw 000f35fb => 3600
9796.9797    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
9796.9798    R..D    [f000:287e]   IO: outb 00ec <= 68
9796.9799    R..D    [f000:287e]   IO: outb 00ea <= 68
9796.979a    RH..    [f000:287e]   IO: outb 0cff <= 18
9796.979b    R..D    [f000:287e]   IO: outb 00ed <= 18
9796.979c    R..D    [f000:287e]   IO: outb 00eb <= 18
9796.979d    R.Q.    [f000:3602]   MEM:  readw 000f3607 => 0348
9796.979e    R.Q.    [f000:3602]   MEM:  readw 000f360d => 3612
979f.97a0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
979f.97a1    R..D    [f000:287e]   IO: outb 00ec <= 48
979f.97a2    R..D    [f000:287e]   IO: outb 00ea <= 48
979f.97a3    RH..    [f000:287e]   IO: outb 0cfc <= 00
979f.97a4    R..D    [f000:287e]   IO: outb 00ed <= 00
979f.97a5    R..D    [f000:287e]   IO: outb 00eb <= 00
979f.97a6    R.Q.    [f000:3614]   MEM:  readw 000f3615 => 0340
979f.97a7    R.Q.    [f000:3614]   MEM:  readw 000f361b => 3620
97a8.97a9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
97a8.97aa    R..D    [f000:287e]   IO: outb 00ec <= 40
97a8.97ab    R..D    [f000:287e]   IO: outb 00ea <= 40
97a8.97ac    RH..    [f000:287e]   IO: outb 0cfc <= 00
97a8.97ad    R..D    [f000:287e]   IO: outb 00ed <= 00
97a8.97ae    R..D    [f000:287e]   IO: outb 00eb <= 00
97a8.97af    R.Q.    [f000:3606]   MEM:  readw 000f3607 => 0348
97a8.97b0    R.Q.    [f000:3606]   MEM:  readw 000f360d => 3612
97b1.97b2    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
97b1.97b3    R..D    [f000:287e]   IO: outb 00ec <= 48
97b1.97b4    R..D    [f000:287e]   IO: outb 00ea <= 48
97b1.97b5    RH..    [f000:287e]   IO: outb 0cfd <= 00
97b1.97b6    R..D    [f000:287e]   IO: outb 00ed <= 00
97b1.97b7    R..D    [f000:287e]   IO: outb 00eb <= 00
97b8.97b9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
97b8.97ba    R..D    [f000:287e]   IO: outb 00ec <= 40
97b8.97bb    R..D    [f000:287e]   IO: outb 00ea <= 40
97b8.97bc    RH..    [f000:287e]   IO: outb 0cfd <= 00
97b8.97bd    R..D    [f000:287e]   IO: outb 00ed <= 00
97b8.97be    R..D    [f000:287e]   IO: outb 00eb <= 00
97bf.97c0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
97bf.97c1    R..D    [f000:287e]   IO: outb 00ec <= 48
97bf.97c2    R..D    [f000:287e]   IO: outb 00ea <= 48
97bf.97c3    RH..    [f000:287e]   IO: outb 0cfe <= 00
97bf.97c4    R..D    [f000:287e]   IO: outb 00ed <= 00
97bf.97c5    R..D    [f000:287e]   IO: outb 00eb <= 00
97c6.97c7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
97c6.97c8    R..D    [f000:287e]   IO: outb 00ec <= 40
97c6.97c9    R..D    [f000:287e]   IO: outb 00ea <= 40
97c6.97ca    RH..    [f000:287e]   IO: outb 0cfe <= 00
97c6.97cb    R..D    [f000:287e]   IO: outb 00ed <= 00
97c6.97cc    R..D    [f000:287e]   IO: outb 00eb <= 00
97cd.97ce    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
97cd.97cf    R..D    [f000:287e]   IO: outb 00ec <= 48
97cd.97d0    R..D    [f000:287e]   IO: outb 00ea <= 48
97cd.97d1    RH..    [f000:287e]   IO: outb 0cff <= 00
97cd.97d2    R..D    [f000:287e]   IO: outb 00ed <= 00
97cd.97d3    R..D    [f000:287e]   IO: outb 00eb <= 00
97d4.97d5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
97d4.97d6    R..D    [f000:287e]   IO: outb 00ec <= 40
97d4.97d7    R..D    [f000:287e]   IO: outb 00ea <= 40
97d4.97d8    RH..    [f000:287e]   IO: outb 0cff <= 00
97d4.97d9    R..D    [f000:287e]   IO: outb 00ed <= 00
97d4.97da    R..D    [f000:287e]   IO: outb 00eb <= 00
97d4.97db    R.Q.    [f000:3629]   MEM:  readw 000f362f => 0340
97d4.97dc    R.Q.    [f000:3629]   MEM:  readw 000f3635 => 363a
97dd.97de    RH..    [f000:3629]   IO: outw 0098 <= c26d
97e0.97e1    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
97e0.97e2    R..D    [f000:287e]   IO: outb 00ec <= 40
97e0.97e3    R..D    [f000:287e]   IO: outb 00ea <= 40
97e0.97e4    RH..    [f000:287e]   IO: outb 0cfc <= 3f
97e0.97e5    R..D    [f000:287e]   IO: outb 00ed <= 3f
97e0.97e6    R..D    [f000:287e]   IO: outb 00eb <= 3f
97e0.97e7    R.Q.    [f000:363c]   MEM:  readl 000f3649 => 00100000
97e0.97e8    R.Q.    [f000:364f]   MEM:  readw 000f3653 => 3658
97e9.97ea    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
97e9.97eb    R..D    [f000:2860]   IO: outb 00ea <= 54
97e9.97ec    R..D    [f000:2860]   IO: outb 00ee <= 54
97e9.97ed    RH..    [f000:2860]   IO:  inb 0cfc => 00
97e9.97ee    R..D    [f000:2860]   IO: outb 00eb <= 00
97e9.97ef    R..D    [f000:2860]   IO: outb 00ef <= 00
97f0.97f1    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
97f0.97f2    R..D    [f000:287e]   IO: outb 00ec <= 54
97f0.97f3    R..D    [f000:287e]   IO: outb 00ea <= 54
97f0.97f4    RH..    [f000:287e]   IO: outb 0cfc <= 80
97f0.97f5    R..D    [f000:287e]   IO: outb 00ed <= 80
97f0.97f6    R..D    [f000:287e]   IO: outb 00eb <= 80
97f0.97f7    R.Q.    [f000:365a]   MEM:  readw 000f365b => c26e
97f0.97f8    R.Q.    [f000:365a]   MEM:  readw 000f3661 => 3666
97f9.97fa    RH..    [f000:365a]   IO: outw 0098 <= c26e
97f9.97fb    R.Q.    [f000:629c]   MEM:  readl 000f62a7 => 12345678
97f9.97fc    R.Q.    [f000:629c]   MEM:  readl 000f62b3 => 40000000
97f9.97fd    R.Q.    [f000:629c]   MEM:  readl 000f62b7 => 12345678
97f9.97fe    R..D    [f000:629c]   IO: outb 00eb <= 6e
97ff.9800    RH.U    [f000:629c]   MEM: writel 00000000 <= 12345678
97ff.9801    RH.U    [f000:629c]   MEM:  readl 40000000 => 80a82055
97ff.9802    R.Q.    [f000:62bd]   MEM:  readl 000f62c3 => 80000000
97ff.9803    R.Q.    [f000:62bd]   MEM:  readl 000f62c7 => 12345678
97ff.9804    RH.U    [f000:62bd]   MEM:  readl 80000000 => a7a37b02
97ff.9805    R.Q.    [f000:62cd]   MEM:  readl 000f62d3 => 00010000
97ff.9806    R.Q.    [f000:62cd]   MEM:  readl 000f62d7 => 12345678
97ff.9807    RH.U    [f000:62cd]   MEM:  readl 00010000 => 12345678
97ff.9808    R.Q.    [f000:62df]   MEM:  readl 000f62e7 => 00001000
97ff.9809    R.Q.    [f000:62df]   MEM:  readl 000f62eb => 12345678
97ff.980a    RH.U    [f000:62df]   MEM:  readl 00001000 => 091f0142
97ff.980b    R.Q.    [f000:62f1]   MEM:  readl 000f62f7 => 00002000
97ff.980c    R.Q.    [f000:62f1]   MEM:  readl 000f62fb => 12345678
97ff.980d    RH.U    [f000:62f1]   MEM:  readl 00002000 => 12345678
97ff.980e    R.Q.    [f000:6313]   MEM:  readl 000f631b => 00040000
97ff.980f    R.Q.    [f000:6313]   MEM:  readl 000f631f => 12345678
97ff.9810    RH.U    [f000:6313]   MEM:  readl 00040000 => 4331c8d0
97ff.9811    R.Q.    [f000:6325]   MEM:  readw 000f6335 => 633a
9813.9814    RH..    [f000:287e]   IO: outl 0cf8 <= 80000670
9813.9815    R..D    [f000:287e]   IO: outb 00ec <= 70
9813.9816    R..D    [f000:287e]   IO: outb 00ea <= 70
9813.9817    RH..    [f000:287e]   IO: outb 0cfc <= 2a
9813.9818    R..D    [f000:287e]   IO: outb 00ed <= 2a
9813.9819    R..D    [f000:287e]   IO: outb 00eb <= 2a
9813.981a    R.Q.    [f000:3668]   MEM:  readw 000f3669 => c26f
9813.981b    R.Q.    [f000:3668]   MEM:  readw 000f3673 => 3678
981c.981d    RH..    [f000:3668]   IO: outw 0098 <= c26f
981f.9820    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
981f.9821    R..D    [f000:2860]   IO: outb 00ea <= 54
981f.9822    R..D    [f000:2860]   IO: outb 00ee <= 54
981f.9823    RH..    [f000:2860]   IO:  inb 0cfc => 80
981f.9824    R..D    [f000:2860]   IO: outb 00eb <= 80
981f.9825    R..D    [f000:2860]   IO: outb 00ef <= 80
9826.9827    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9826.9828    R..D    [f000:287e]   IO: outb 00ec <= 54
9826.9829    R..D    [f000:287e]   IO: outb 00ea <= 54
9826.982a    RH..    [f000:287e]   IO: outb 0cfc <= 00
9826.982b    R..D    [f000:287e]   IO: outb 00ed <= 00
9826.982c    R..D    [f000:287e]   IO: outb 00eb <= 00
9826.982d    R.Q.    [f000:363e]   MEM:  readl 000f3649 => 00100000
982e.982f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
982e.9830    R..D    [f000:2860]   IO: outb 00ea <= 54
982e.9831    R..D    [f000:2860]   IO: outb 00ee <= 54
982e.9832    RH..    [f000:2860]   IO:  inb 0cfc => 00
982e.9833    R..D    [f000:2860]   IO: outb 00eb <= 00
982e.9834    R..D    [f000:2860]   IO: outb 00ef <= 00
9835.9836    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9835.9837    R..D    [f000:287e]   IO: outb 00ec <= 54
9835.9838    R..D    [f000:287e]   IO: outb 00ea <= 54
9835.9839    RH..    [f000:287e]   IO: outb 0cfc <= 08
9835.983a    R..D    [f000:287e]   IO: outb 00ed <= 08
9835.983b    R..D    [f000:287e]   IO: outb 00eb <= 08
983c.983d    RH..    [f000:365a]   IO: outw 0098 <= c26e
983c.983e    R..D    [f000:629c]   IO: outb 00eb <= 6e
983f.9840    RH.U    [f000:629c]   MEM: writel 00000000 <= 12345678
983f.9841    RH.U    [f000:629c]   MEM:  readl 40000000 => 08406843
983f.9842    RH.U    [f000:62bd]   MEM:  readl 80000000 => 9494d0c1
983f.9843    RH.U    [f000:62cd]   MEM:  readl 00010000 => 12345678
983f.9844    RH.U    [f000:62df]   MEM:  readl 00001000 => 420ea020
983f.9845    RH.U    [f000:62f1]   MEM:  readl 00002000 => 12345678
983f.9846    RH.U    [f000:6313]   MEM:  readl 00040000 => c1678c41
9848.9849    RH..    [f000:287e]   IO: outl 0cf8 <= 80000670
9848.984a    R..D    [f000:287e]   IO: outb 00ec <= 70
9848.984b    R..D    [f000:287e]   IO: outb 00ea <= 70
9848.984c    RH..    [f000:287e]   IO: outb 0cfd <= 2a
9848.984d    R..D    [f000:287e]   IO: outb 00ed <= 2a
9848.984e    R..D    [f000:287e]   IO: outb 00eb <= 2a
984f.9850    RH..    [f000:3668]   IO: outw 0098 <= c26f
9852.9853    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
9852.9854    R..D    [f000:2860]   IO: outb 00ea <= 54
9852.9855    R..D    [f000:2860]   IO: outb 00ee <= 54
9852.9856    RH..    [f000:2860]   IO:  inb 0cfc => 08
9852.9857    R..D    [f000:2860]   IO: outb 00eb <= 08
9852.9858    R..D    [f000:2860]   IO: outb 00ef <= 08
9859.985a    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9859.985b    R..D    [f000:287e]   IO: outb 00ec <= 54
9859.985c    R..D    [f000:287e]   IO: outb 00ea <= 54
9859.985d    RH..    [f000:287e]   IO: outb 0cfc <= 00
9859.985e    R..D    [f000:287e]   IO: outb 00ed <= 00
9859.985f    R..D    [f000:287e]   IO: outb 00eb <= 00
9859.9860    R.Q.    [f000:3684]   MEM:  readw 000f3685 => 036b
9859.9861    R.Q.    [f000:3684]   MEM:  readw 000f3689 => 368e
9862.9863    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
9862.9864    R..D    [f000:2860]   IO: outb 00ea <= 68
9862.9865    R..D    [f000:2860]   IO: outb 00ee <= 68
9862.9866    RH..    [f000:2860]   IO:  inb 0cff => 18
9862.9867    R..D    [f000:2860]   IO: outb 00eb <= 18
9862.9868    R..D    [f000:2860]   IO: outb 00ef <= 18
9862.9869    R.Q.    [f000:3690]   MEM:  readw 000f3693 => 3698
986a.986b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
986a.986c    R..D    [f000:287e]   IO: outb 00ec <= 68
986a.986d    R..D    [f000:287e]   IO: outb 00ea <= 68
986a.986e    RH..    [f000:287e]   IO: outb 0cff <= 10
986a.986f    R..D    [f000:287e]   IO: outb 00ed <= 10
986a.9870    R..D    [f000:287e]   IO: outb 00eb <= 10
986a.9871    R.Q.    [f000:369a]   MEM:  readw 000f369b => 036a
986a.9872    R.Q.    [f000:369a]   MEM:  readw 000f36a1 => 36a6
9873.9874    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
9873.9875    R..D    [f000:287e]   IO: outb 00ec <= 68
9873.9876    R..D    [f000:287e]   IO: outb 00ea <= 68
9873.9877    RH..    [f000:287e]   IO: outb 0cfe <= 00
9873.9878    R..D    [f000:287e]   IO: outb 00ed <= 00
9873.9879    R..D    [f000:287e]   IO: outb 00eb <= 00
9873.987a    R.Q.    [f000:36a8]   MEM:  readw 000f36a9 => 0650
9873.987b    R.Q.    [f000:36a8]   MEM:  readw 000f36ad => 36b2
987c.987d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000650
987c.987e    R..D    [f000:2860]   IO: outb 00ea <= 50
987c.987f    R..D    [f000:2860]   IO: outb 00ee <= 50
987c.9880    RH..    [f000:2860]   IO:  inb 0cfc => 03
987c.9881    R..D    [f000:2860]   IO: outb 00eb <= 03
987c.9882    R..D    [f000:2860]   IO: outb 00ef <= 03
987c.9883    R.Q.    [f000:36e2]   MEM:  readw 000f36e3 => f949
9884.9885    RH..    [f000:302e]   IO: outb 0080 <= e7
9886.9887    RH..    [f000:302e]   IO: outb 0084 <= 03
9886.9888    R.Q.    [f000:3044]   MEM:  readw 000f3045 => 069e
9886.9889    R.Q.    [f000:36e5]   MEM:  readw 000f36eb => 36f0
9886.988a    RH..    [f000:36e5]   IO: outw 0098 <= c2a0
9886.988b    R.Q.    [f000:6356]   MEM:  readw 000f6357 => 0670
9886.988c    R.Q.    [f000:6356]   MEM:  readw 000f6361 => 6366
988e.988f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000670
988e.9890    R..D    [f000:2860]   IO: outb 00ea <= 70
988e.9891    R..D    [f000:2860]   IO: outb 00ee <= 70
988e.9892    RH..    [f000:2860]   IO:  inb 0cfc => 2a
988e.9893    R..D    [f000:2860]   IO: outb 00eb <= 2a
988e.9894    R..D    [f000:2860]   IO: outb 00ef <= 2a
988e.9895    R.Q.    [f000:6368]   MEM:  readw 000f638d => 0678
988e.9896    R.Q.    [f000:6368]   MEM:  readw 000f6397 => 639c
9897.9898    RH..    [f000:287e]   IO: outl 0cf8 <= 80000678
9897.9899    R..D    [f000:287e]   IO: outb 00ec <= 78
9897.989a    R..D    [f000:287e]   IO: outb 00ea <= 78
9897.989b    RH..    [f000:287e]   IO: outb 0cfc <= 10
9897.989c    R..D    [f000:287e]   IO: outb 00ed <= 10
9897.989d    R..D    [f000:287e]   IO: outb 00eb <= 10
989e.989f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000670
989e.98a0    R..D    [f000:2860]   IO: outb 00ea <= 70
989e.98a1    R..D    [f000:2860]   IO: outb 00ee <= 70
989e.98a2    RH..    [f000:2860]   IO:  inb 0cfd => 2a
989e.98a3    R..D    [f000:2860]   IO: outb 00eb <= 2a
989e.98a4    R..D    [f000:2860]   IO: outb 00ef <= 2a
98a5.98a6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000678
98a5.98a7    R..D    [f000:287e]   IO: outb 00ec <= 78
98a5.98a8    R..D    [f000:287e]   IO: outb 00ea <= 78
98a5.98a9    RH..    [f000:287e]   IO: outb 0cfd <= 10
98a5.98aa    R..D    [f000:287e]   IO: outb 00ed <= 10
98a5.98ab    R..D    [f000:287e]   IO: outb 00eb <= 10
98a5.98ac    R.Q.    [f000:36f2]   MEM:  readw 000f36f3 => 36f8
98a5.98ad    R.Q.    [f000:63aa]   MEM:  readl 000f63b7 => 00100000
98a5.98ae    R.Q.    [f000:63aa]   MEM:  readw 000f63bd => 00db
98a5.98af    R.Q.    [f000:63bf]   MEM:  readw 000f63c9 => 63ce
98b0.98b1    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
98b0.98b2    R..D    [f000:2860]   IO: outb 00ea <= 68
98b0.98b3    R..D    [f000:2860]   IO: outb 00ee <= 68
98b0.98b4    RH..    [f000:2860]   IO:  inb 0cfc => 00
98b0.98b5    R..D    [f000:2860]   IO: outb 00eb <= 00
98b0.98b6    R..D    [f000:2860]   IO: outb 00ef <= 00
98b0.98b7    R.Q.    [f000:63d0]   MEM:  readw 000f63e3 => 63e8
98b8.98b9    RH..    [f000:287e]   IO: outl 0cf8 <= 80000668
98b8.98ba    R..D    [f000:287e]   IO: outb 00ec <= 68
98b8.98bb    R..D    [f000:287e]   IO: outb 00ea <= 68
98b8.98bc    RH..    [f000:287e]   IO: outb 0cfc <= 00
98b8.98bd    R..D    [f000:287e]   IO: outb 00ed <= 00
98b8.98be    R..D    [f000:287e]   IO: outb 00eb <= 00
98b8.98bf    R.Q.    [f000:63ea]   MEM:  readw 000f63ef => 0678
98b8.98c0    R.Q.    [f000:63ea]   MEM:  readw 000f63f9 => 63fe
98c1.98c2    RH..    [f000:2860]   IO: outl 0cf8 <= 80000678
98c1.98c3    R..D    [f000:2860]   IO: outb 00ea <= 78
98c1.98c4    R..D    [f000:2860]   IO: outb 00ee <= 78
98c1.98c5    RH..    [f000:2860]   IO:  inb 0cfc => 10
98c1.98c6    R..D    [f000:2860]   IO: outb 00eb <= 10
98c1.98c7    R..D    [f000:2860]   IO: outb 00ef <= 10
98c1.98c8    R.Q.    [f000:6400]   MEM:  readw 000f6405 => 0658
98c1.98c9    R.Q.    [f000:6400]   MEM:  readw 000f640f => 6414
98ca.98cb    RH..    [f000:287e]   IO: outl 0cf8 <= 80000658
98ca.98cc    R..D    [f000:287e]   IO: outb 00ec <= 58
98ca.98cd    R..D    [f000:287e]   IO: outb 00ea <= 58
98ca.98ce    RH..    [f000:287e]   IO: outb 0cfc <= 10
98ca.98cf    R..D    [f000:287e]   IO: outb 00ed <= 10
98ca.98d0    R..D    [f000:287e]   IO: outb 00eb <= 10
98ca.98d1    R.Q.    [f000:6416]   MEM:  readw 000f641b => 0668
98ca.98d2    R.Q.    [f000:6416]   MEM:  readw 000f6425 => 642a
98d3.98d4    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
98d3.98d5    R..D    [f000:2860]   IO: outb 00ea <= 68
98d3.98d6    R..D    [f000:2860]   IO: outb 00ee <= 68
98d3.98d7    RH..    [f000:2860]   IO:  inb 0cfc => 00
98d3.98d8    R..D    [f000:2860]   IO: outb 00eb <= 00
98d3.98d9    R..D    [f000:2860]   IO: outb 00ef <= 00
98d3.98da    R.Q.    [f000:642c]   MEM:  readw 000f6437 => 643c
98db.98dc    RH..    [f000:287e]   IO: outl 0cf8 <= 80000668
98db.98dd    R..D    [f000:287e]   IO: outb 00ec <= 68
98db.98de    R..D    [f000:287e]   IO: outb 00ea <= 68
98db.98df    RH..    [f000:287e]   IO: outb 0cfc <= 00
98db.98e0    R..D    [f000:287e]   IO: outb 00ed <= 00
98db.98e1    R..D    [f000:287e]   IO: outb 00eb <= 00
98db.98e2    R.Q.    [f000:643e]   MEM:  readw 000f6443 => 0668
98db.98e3    R.Q.    [f000:643e]   MEM:  readw 000f644d => 6452
98e4.98e5    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
98e4.98e6    R..D    [f000:2860]   IO: outb 00ea <= 68
98e4.98e7    R..D    [f000:2860]   IO: outb 00ee <= 68
98e4.98e8    RH..    [f000:2860]   IO:  inb 0cfc => 00
98e4.98e9    R..D    [f000:2860]   IO: outb 00eb <= 00
98e4.98ea    R..D    [f000:2860]   IO: outb 00ef <= 00
98e4.98eb    R.Q.    [f000:6454]   MEM:  readw 000f6467 => 646c
98ec.98ed    RH..    [f000:287e]   IO: outl 0cf8 <= 80000668
98ec.98ee    R..D    [f000:287e]   IO: outb 00ec <= 68
98ec.98ef    R..D    [f000:287e]   IO: outb 00ea <= 68
98ec.98f0    RH..    [f000:287e]   IO: outb 0cfc <= 00
98ec.98f1    R..D    [f000:287e]   IO: outb 00ed <= 00
98ec.98f2    R..D    [f000:287e]   IO: outb 00eb <= 00
98ec.98f3    R.Q.    [f000:646e]   MEM:  readw 000f6473 => 0660
98ec.98f4    R.Q.    [f000:646e]   MEM:  readw 000f647d => 6482
98f5.98f6    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
98f5.98f7    R..D    [f000:2860]   IO: outb 00ea <= 60
98f5.98f8    R..D    [f000:2860]   IO: outb 00ee <= 60
98f5.98f9    RH..    [f000:2860]   IO:  inb 0cfc => 00
98f5.98fa    R..D    [f000:2860]   IO: outb 00eb <= 00
98f5.98fb    R..D    [f000:2860]   IO: outb 00ef <= 00
98f5.98fc    R.Q.    [f000:6484]   MEM:  readw 000f648f => 6494
98fd.98fe    RH..    [f000:287e]   IO: outl 0cf8 <= 80000660
98fd.98ff    R..D    [f000:287e]   IO: outb 00ec <= 60
98fd.9900    R..D    [f000:287e]   IO: outb 00ea <= 60
98fd.9901    RH..    [f000:287e]   IO: outb 0cfc <= 00
98fd.9902    R..D    [f000:287e]   IO: outb 00ed <= 00
98fd.9903    R..D    [f000:287e]   IO: outb 00eb <= 00
98fd.9904    R.Q.    [f000:6496]   MEM:  readw 000f64a1 => ff09
98fd.9905    R.Q.    [f000:63ac]   MEM:  readl 000f63b7 => 00100000
98fd.9906    R.Q.    [f000:63ac]   MEM:  readw 000f63bd => 00db
9907.9908    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9907.9909    R..D    [f000:2860]   IO: outb 00ea <= 68
9907.990a    R..D    [f000:2860]   IO: outb 00ee <= 68
9907.990b    RH..    [f000:2860]   IO:  inb 0cfd => 00
9907.990c    R..D    [f000:2860]   IO: outb 00eb <= 00
9907.990d    R..D    [f000:2860]   IO: outb 00ef <= 00
990e.990f    RH..    [f000:287e]   IO: outl 0cf8 <= 80000668
990e.9910    R..D    [f000:287e]   IO: outb 00ec <= 68
990e.9911    R..D    [f000:287e]   IO: outb 00ea <= 68
990e.9912    RH..    [f000:287e]   IO: outb 0cfd <= 01
990e.9913    R..D    [f000:287e]   IO: outb 00ed <= 01
990e.9914    R..D    [f000:287e]   IO: outb 00eb <= 01
9915.9916    RH..    [f000:2860]   IO: outl 0cf8 <= 80000678
9915.9917    R..D    [f000:2860]   IO: outb 00ea <= 78
9915.9918    R..D    [f000:2860]   IO: outb 00ee <= 78
9915.9919    RH..    [f000:2860]   IO:  inb 0cfd => 10
9915.991a    R..D    [f000:2860]   IO: outb 00eb <= 10
9915.991b    R..D    [f000:2860]   IO: outb 00ef <= 10
991c.991d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000658
991c.991e    R..D    [f000:287e]   IO: outb 00ec <= 58
991c.991f    R..D    [f000:287e]   IO: outb 00ea <= 58
991c.9920    RH..    [f000:287e]   IO: outb 0cfd <= 10
991c.9921    R..D    [f000:287e]   IO: outb 00ed <= 10
991c.9922    R..D    [f000:287e]   IO: outb 00eb <= 10
9923.9924    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9923.9925    R..D    [f000:2860]   IO: outb 00ea <= 68
9923.9926    R..D    [f000:2860]   IO: outb 00ee <= 68
9923.9927    RH..    [f000:2860]   IO:  inb 0cfd => 01
9923.9928    R..D    [f000:2860]   IO: outb 00eb <= 01
9923.9929    R..D    [f000:2860]   IO: outb 00ef <= 01
992a.992b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000668
992a.992c    R..D    [f000:287e]   IO: outb 00ec <= 68
992a.992d    R..D    [f000:287e]   IO: outb 00ea <= 68
992a.992e    RH..    [f000:287e]   IO: outb 0cfd <= 01
992a.992f    R..D    [f000:287e]   IO: outb 00ed <= 01
992a.9930    R..D    [f000:287e]   IO: outb 00eb <= 01
9931.9932    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9931.9933    R..D    [f000:2860]   IO: outb 00ea <= 68
9931.9934    R..D    [f000:2860]   IO: outb 00ee <= 68
9931.9935    RH..    [f000:2860]   IO:  inb 0cfd => 01
9931.9936    R..D    [f000:2860]   IO: outb 00eb <= 01
9931.9937    R..D    [f000:2860]   IO: outb 00ef <= 01
9938.9939    RH..    [f000:287e]   IO: outl 0cf8 <= 80000668
9938.993a    R..D    [f000:287e]   IO: outb 00ec <= 68
9938.993b    R..D    [f000:287e]   IO: outb 00ea <= 68
9938.993c    RH..    [f000:287e]   IO: outb 0cfd <= 09
9938.993d    R..D    [f000:287e]   IO: outb 00ed <= 09
9938.993e    R..D    [f000:287e]   IO: outb 00eb <= 09
993f.9940    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
993f.9941    R..D    [f000:2860]   IO: outb 00ea <= 60
993f.9942    R..D    [f000:2860]   IO: outb 00ee <= 60
993f.9943    RH..    [f000:2860]   IO:  inb 0cfd => 00
993f.9944    R..D    [f000:2860]   IO: outb 00eb <= 00
993f.9945    R..D    [f000:2860]   IO: outb 00ef <= 00
9946.9947    RH..    [f000:287e]   IO: outl 0cf8 <= 80000660
9946.9948    R..D    [f000:287e]   IO: outb 00ec <= 60
9946.9949    R..D    [f000:287e]   IO: outb 00ea <= 60
9946.994a    RH..    [f000:287e]   IO: outb 0cfd <= 00
9946.994b    R..D    [f000:287e]   IO: outb 00ed <= 00
9946.994c    R..D    [f000:287e]   IO: outb 00eb <= 00
9946.994d    R.Q.    [f000:649a]   MEM:  readw 000f64a1 => ff09
9946.994e    R.Q.    [f000:36fa]   MEM:  readw 000f36fb => c2af
994f.9950    RH..    [f000:36fa]   IO: outw 0098 <= c2af
9951.9952    RH..    [f000:3047]   IO: outb 0080 <= e8
9951.9953    R.Q.    [f000:3702]   MEM:  readw 000f3703 => c270
9951.9954    R.Q.    [f000:3702]   MEM:  readw 000f3709 => 370e
9955.9956    RH..    [f000:3702]   IO: outw 0098 <= c270
9955.9957    R.Q.    [f000:64a4]   MEM:  readw 000f64b3 => 64b8
9959.995a    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9959.995b    R..D    [f000:2860]   IO: outb 00ea <= 58
9959.995c    R..D    [f000:2860]   IO: outb 00ee <= 58
9959.995d    RH..    [f000:2860]   IO:  inb 0cfc => 10
9959.995e    R..D    [f000:2860]   IO: outb 00eb <= 10
9959.995f    R..D    [f000:2860]   IO: outb 00ef <= 10
9959.9960    R.Q.    [f000:64a9]   MEM:  readw 000f64b3 => 64b8
9961.9962    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9961.9963    R..D    [f000:2860]   IO: outb 00ea <= 58
9961.9964    R..D    [f000:2860]   IO: outb 00ee <= 58
9961.9965    RH..    [f000:2860]   IO:  inb 0cfd => 10
9961.9966    R..D    [f000:2860]   IO: outb 00eb <= 10
9961.9967    R..D    [f000:2860]   IO: outb 00ef <= 10
9968.9969    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9968.996a    R..D    [f000:2860]   IO: outb 00ea <= 58
9968.996b    R..D    [f000:2860]   IO: outb 00ee <= 58
9968.996c    RH..    [f000:2860]   IO:  inb 0cfe => 00
9968.996d    R..D    [f000:2860]   IO: outb 00eb <= 00
9968.996e    R..D    [f000:2860]   IO: outb 00ef <= 00
996f.9970    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
996f.9971    R..D    [f000:2860]   IO: outb 00ea <= 58
996f.9972    R..D    [f000:2860]   IO: outb 00ee <= 58
996f.9973    RH..    [f000:2860]   IO:  inb 0cff => 00
996f.9974    R..D    [f000:2860]   IO: outb 00eb <= 00
996f.9975    R..D    [f000:2860]   IO: outb 00ef <= 00
996f.9976    R.Q.    [f000:64e9]   MEM:  readw 000f64f3 => 64f8
9977.9978    RH..    [f000:287e]   IO: outl 0cf8 <= 8000064c
9977.9979    R..D    [f000:287e]   IO: outb 00ec <= 4c
9977.997a    R..D    [f000:287e]   IO: outb 00ea <= 4c
9977.997b    RH..    [f000:287e]   IO: outb 0cff <= 10
9977.997c    R..D    [f000:287e]   IO: outb 00ed <= 10
9977.997d    R..D    [f000:287e]   IO: outb 00eb <= 10
9977.997e    R.Q.    [f000:64fa]   MEM:  readw 000f64ff => 064e
9977.997f    R.Q.    [f000:64fa]   MEM:  readw 000f6511 => 6516
9980.9981    RH..    [f000:287e]   IO: outl 0cf8 <= 8000064c
9980.9982    R..D    [f000:287e]   IO: outb 00ec <= 4c
9980.9983    R..D    [f000:287e]   IO: outb 00ea <= 4c
9980.9984    RH..    [f000:287e]   IO: outb 0cfe <= 20
9980.9985    R..D    [f000:287e]   IO: outb 00ed <= 20
9980.9986    R..D    [f000:287e]   IO: outb 00eb <= 20
9980.9987    R.Q.    [f000:6518]   MEM:  readw 000f651d => 064d
9980.9988    R.Q.    [f000:6518]   MEM:  readw 000f652f => 6534
9989.998a    RH..    [f000:287e]   IO: outl 0cf8 <= 8000064c
9989.998b    R..D    [f000:287e]   IO: outb 00ec <= 4c
9989.998c    R..D    [f000:287e]   IO: outb 00ea <= 4c
9989.998d    RH..    [f000:287e]   IO: outb 0cfd <= 02
9989.998e    R..D    [f000:287e]   IO: outb 00ed <= 02
9989.998f    R..D    [f000:287e]   IO: outb 00eb <= 02
9989.9990    R.Q.    [f000:6536]   MEM:  readw 000f653f => 6544
9989.9991    R.Q.    [f000:736a]   MEM:  readw 000f736d => 0658
9989.9992    R.Q.    [f000:736a]   MEM:  readw 000f7375 => 737a
9993.9994    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9993.9995    R..D    [f000:2860]   IO: outb 00ea <= 58
9993.9996    R..D    [f000:2860]   IO: outb 00ee <= 58
9993.9997    RH..    [f000:2860]   IO:  inb 0cfc => 10
9993.9998    R..D    [f000:2860]   IO: outb 00eb <= 10
9993.9999    R..D    [f000:2860]   IO: outb 00ef <= 10
9993.999a    R.Q.    [f000:7382]   MEM:  readw 000f7383 => 0660
9993.999b    R.Q.    [f000:7382]   MEM:  readw 000f738b => 7390
999c.999d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
999c.999e    R..D    [f000:2860]   IO: outb 00ea <= 60
999c.999f    R..D    [f000:2860]   IO: outb 00ee <= 60
999c.99a0    RH..    [f000:2860]   IO:  inb 0cfc => 00
999c.99a1    R..D    [f000:2860]   IO: outb 00eb <= 00
999c.99a2    R..D    [f000:2860]   IO: outb 00ef <= 00
999c.99a3    R.Q.    [f000:7392]   MEM:  readw 000f7399 => 739e
99a4.99a5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000660
99a4.99a6    R..D    [f000:287e]   IO: outb 00ec <= 60
99a4.99a7    R..D    [f000:287e]   IO: outb 00ea <= 60
99a4.99a8    RH..    [f000:287e]   IO: outb 0cfc <= 02
99a4.99a9    R..D    [f000:287e]   IO: outb 00ed <= 02
99a4.99aa    R..D    [f000:287e]   IO: outb 00eb <= 02
99a4.99ab    R.Q.    [f000:736c]   MEM:  readw 000f736d => 0658
99a4.99ac    R.Q.    [f000:736c]   MEM:  readw 000f7375 => 737a
99ad.99ae    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99ad.99af    R..D    [f000:2860]   IO: outb 00ea <= 58
99ad.99b0    R..D    [f000:2860]   IO: outb 00ee <= 58
99ad.99b1    RH..    [f000:2860]   IO:  inb 0cfd => 10
99ad.99b2    R..D    [f000:2860]   IO: outb 00eb <= 10
99ad.99b3    R..D    [f000:2860]   IO: outb 00ef <= 10
99b4.99b5    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
99b4.99b6    R..D    [f000:2860]   IO: outb 00ea <= 60
99b4.99b7    R..D    [f000:2860]   IO: outb 00ee <= 60
99b4.99b8    RH..    [f000:2860]   IO:  inb 0cfd => 00
99b4.99b9    R..D    [f000:2860]   IO: outb 00eb <= 00
99b4.99ba    R..D    [f000:2860]   IO: outb 00ef <= 00
99bb.99bc    RH..    [f000:287e]   IO: outl 0cf8 <= 80000660
99bb.99bd    R..D    [f000:287e]   IO: outb 00ec <= 60
99bb.99be    R..D    [f000:287e]   IO: outb 00ea <= 60
99bb.99bf    RH..    [f000:287e]   IO: outb 0cfd <= 02
99bb.99c0    R..D    [f000:287e]   IO: outb 00ed <= 02
99bb.99c1    R..D    [f000:287e]   IO: outb 00eb <= 02
99c2.99c3    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99c2.99c4    R..D    [f000:2860]   IO: outb 00ea <= 58
99c2.99c5    R..D    [f000:2860]   IO: outb 00ee <= 58
99c2.99c6    RH..    [f000:2860]   IO:  inb 0cfe => 00
99c2.99c7    R..D    [f000:2860]   IO: outb 00eb <= 00
99c2.99c8    R..D    [f000:2860]   IO: outb 00ef <= 00
99c9.99ca    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99c9.99cb    R..D    [f000:2860]   IO: outb 00ea <= 58
99c9.99cc    R..D    [f000:2860]   IO: outb 00ee <= 58
99c9.99cd    RH..    [f000:2860]   IO:  inb 0cff => 00
99c9.99ce    R..D    [f000:2860]   IO: outb 00eb <= 00
99c9.99cf    R..D    [f000:2860]   IO: outb 00ef <= 00
99c9.99d0    R.Q.    [f000:6546]   MEM:  readw 000f6551 => 0658
99c9.99d1    R.Q.    [f000:6546]   MEM:  readw 000f655b => 6560
99d2.99d3    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99d2.99d4    R..D    [f000:2860]   IO: outb 00ea <= 58
99d2.99d5    R..D    [f000:2860]   IO: outb 00ee <= 58
99d2.99d6    RH..    [f000:2860]   IO:  inb 0cfc => 10
99d2.99d7    R..D    [f000:2860]   IO: outb 00eb <= 10
99d2.99d8    R..D    [f000:2860]   IO: outb 00ef <= 10
99d2.99d9    R.Q.    [f000:6550]   MEM:  readw 000f6551 => 0658
99d2.99da    R.Q.    [f000:6550]   MEM:  readw 000f655b => 6560
99db.99dc    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99db.99dd    R..D    [f000:2860]   IO: outb 00ea <= 58
99db.99de    R..D    [f000:2860]   IO: outb 00ee <= 58
99db.99df    RH..    [f000:2860]   IO:  inb 0cfd => 10
99db.99e0    R..D    [f000:2860]   IO: outb 00eb <= 10
99db.99e1    R..D    [f000:2860]   IO: outb 00ef <= 10
99e2.99e3    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99e2.99e4    R..D    [f000:2860]   IO: outb 00ea <= 58
99e2.99e5    R..D    [f000:2860]   IO: outb 00ee <= 58
99e2.99e6    RH..    [f000:2860]   IO:  inb 0cfe => 00
99e2.99e7    R..D    [f000:2860]   IO: outb 00eb <= 00
99e2.99e8    R..D    [f000:2860]   IO: outb 00ef <= 00
99e9.99ea    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99e9.99eb    R..D    [f000:2860]   IO: outb 00ea <= 58
99e9.99ec    R..D    [f000:2860]   IO: outb 00ee <= 58
99e9.99ed    RH..    [f000:2860]   IO:  inb 0cff => 00
99e9.99ee    R..D    [f000:2860]   IO: outb 00eb <= 00
99e9.99ef    R..D    [f000:2860]   IO: outb 00ef <= 00
99e9.99f0    R.Q.    [f000:654e]   MEM:  readw 000f6551 => 0658
99e9.99f1    R.Q.    [f000:654e]   MEM:  readw 000f655b => 6560
99f2.99f3    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99f2.99f4    R..D    [f000:2860]   IO: outb 00ea <= 58
99f2.99f5    R..D    [f000:2860]   IO: outb 00ee <= 58
99f2.99f6    RH..    [f000:2860]   IO:  inb 0cfc => 10
99f2.99f7    R..D    [f000:2860]   IO: outb 00eb <= 10
99f2.99f8    R..D    [f000:2860]   IO: outb 00ef <= 10
99f9.99fa    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
99f9.99fb    R..D    [f000:2860]   IO: outb 00ea <= 58
99f9.99fc    R..D    [f000:2860]   IO: outb 00ee <= 58
99f9.99fd    RH..    [f000:2860]   IO:  inb 0cfd => 10
99f9.99fe    R..D    [f000:2860]   IO: outb 00eb <= 10
99f9.99ff    R..D    [f000:2860]   IO: outb 00ef <= 10
9a00.9a01    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a00.9a02    R..D    [f000:2860]   IO: outb 00ea <= 58
9a00.9a03    R..D    [f000:2860]   IO: outb 00ee <= 58
9a00.9a04    RH..    [f000:2860]   IO:  inb 0cfe => 00
9a00.9a05    R..D    [f000:2860]   IO: outb 00eb <= 00
9a00.9a06    R..D    [f000:2860]   IO: outb 00ef <= 00
9a07.9a08    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a07.9a09    R..D    [f000:2860]   IO: outb 00ea <= 58
9a07.9a0a    R..D    [f000:2860]   IO: outb 00ee <= 58
9a07.9a0b    RH..    [f000:2860]   IO:  inb 0cff => 00
9a07.9a0c    R..D    [f000:2860]   IO: outb 00eb <= 00
9a07.9a0d    R..D    [f000:2860]   IO: outb 00ef <= 00
9a0e.9a0f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a0e.9a10    R..D    [f000:2860]   IO: outb 00ea <= 58
9a0e.9a11    R..D    [f000:2860]   IO: outb 00ee <= 58
9a0e.9a12    RH..    [f000:2860]   IO:  inb 0cfc => 10
9a0e.9a13    R..D    [f000:2860]   IO: outb 00eb <= 10
9a0e.9a14    R..D    [f000:2860]   IO: outb 00ef <= 10
9a15.9a16    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a15.9a17    R..D    [f000:2860]   IO: outb 00ea <= 58
9a15.9a18    R..D    [f000:2860]   IO: outb 00ee <= 58
9a15.9a19    RH..    [f000:2860]   IO:  inb 0cfd => 10
9a15.9a1a    R..D    [f000:2860]   IO: outb 00eb <= 10
9a15.9a1b    R..D    [f000:2860]   IO: outb 00ef <= 10
9a1c.9a1d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a1c.9a1e    R..D    [f000:2860]   IO: outb 00ea <= 58
9a1c.9a1f    R..D    [f000:2860]   IO: outb 00ee <= 58
9a1c.9a20    RH..    [f000:2860]   IO:  inb 0cfe => 00
9a1c.9a21    R..D    [f000:2860]   IO: outb 00eb <= 00
9a1c.9a22    R..D    [f000:2860]   IO: outb 00ef <= 00
9a23.9a24    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a23.9a25    R..D    [f000:2860]   IO: outb 00ea <= 58
9a23.9a26    R..D    [f000:2860]   IO: outb 00ee <= 58
9a23.9a27    RH..    [f000:2860]   IO:  inb 0cff => 00
9a23.9a28    R..D    [f000:2860]   IO: outb 00eb <= 00
9a23.9a29    R..D    [f000:2860]   IO: outb 00ef <= 00
9a2a.9a2b    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a2a.9a2c    R..D    [f000:2860]   IO: outb 00ea <= 58
9a2a.9a2d    R..D    [f000:2860]   IO: outb 00ee <= 58
9a2a.9a2e    RH..    [f000:2860]   IO:  inb 0cfc => 10
9a2a.9a2f    R..D    [f000:2860]   IO: outb 00eb <= 10
9a2a.9a30    R..D    [f000:2860]   IO: outb 00ef <= 10
9a2a.9a31    R.Q.    [f000:656a]   MEM:  readw 000f6579 => 657e
9a32.9a33    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
9a32.9a34    R..D    [f000:2860]   IO: outb 00ea <= 60
9a32.9a35    R..D    [f000:2860]   IO: outb 00ee <= 60
9a32.9a36    RH..    [f000:2860]   IO:  inb 0cfc => 02
9a32.9a37    R..D    [f000:2860]   IO: outb 00eb <= 02
9a32.9a38    R..D    [f000:2860]   IO: outb 00ef <= 02
9a32.9a39    R.Q.    [f000:6580]   MEM:  readw 000f658b => 6590
9a3a.9a3b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000660
9a3a.9a3c    R..D    [f000:287e]   IO: outb 00ec <= 60
9a3a.9a3d    R..D    [f000:287e]   IO: outb 00ea <= 60
9a3a.9a3e    RH..    [f000:287e]   IO: outb 0cfc <= 00
9a3a.9a3f    R..D    [f000:287e]   IO: outb 00ed <= 00
9a3a.9a40    R..D    [f000:287e]   IO: outb 00eb <= 00
9a41.9a42    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a41.9a43    R..D    [f000:2860]   IO: outb 00ea <= 58
9a41.9a44    R..D    [f000:2860]   IO: outb 00ee <= 58
9a41.9a45    RH..    [f000:2860]   IO:  inb 0cfd => 10
9a41.9a46    R..D    [f000:2860]   IO: outb 00eb <= 10
9a41.9a47    R..D    [f000:2860]   IO: outb 00ef <= 10
9a48.9a49    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
9a48.9a4a    R..D    [f000:2860]   IO: outb 00ea <= 60
9a48.9a4b    R..D    [f000:2860]   IO: outb 00ee <= 60
9a48.9a4c    RH..    [f000:2860]   IO:  inb 0cfd => 02
9a48.9a4d    R..D    [f000:2860]   IO: outb 00eb <= 02
9a48.9a4e    R..D    [f000:2860]   IO: outb 00ef <= 02
9a4f.9a50    RH..    [f000:287e]   IO: outl 0cf8 <= 80000660
9a4f.9a51    R..D    [f000:287e]   IO: outb 00ec <= 60
9a4f.9a52    R..D    [f000:287e]   IO: outb 00ea <= 60
9a4f.9a53    RH..    [f000:287e]   IO: outb 0cfd <= 00
9a4f.9a54    R..D    [f000:287e]   IO: outb 00ed <= 00
9a4f.9a55    R..D    [f000:287e]   IO: outb 00eb <= 00
9a56.9a57    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a56.9a58    R..D    [f000:2860]   IO: outb 00ea <= 58
9a56.9a59    R..D    [f000:2860]   IO: outb 00ee <= 58
9a56.9a5a    RH..    [f000:2860]   IO:  inb 0cfe => 00
9a56.9a5b    R..D    [f000:2860]   IO: outb 00eb <= 00
9a56.9a5c    R..D    [f000:2860]   IO: outb 00ef <= 00
9a5d.9a5e    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a5d.9a5f    R..D    [f000:2860]   IO: outb 00ea <= 58
9a5d.9a60    R..D    [f000:2860]   IO: outb 00ee <= 58
9a5d.9a61    RH..    [f000:2860]   IO:  inb 0cff => 00
9a5d.9a62    R..D    [f000:2860]   IO: outb 00eb <= 00
9a5d.9a63    R..D    [f000:2860]   IO: outb 00ef <= 00
9a64.9a65    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a64.9a66    R..D    [f000:2860]   IO: outb 00ea <= 58
9a64.9a67    R..D    [f000:2860]   IO: outb 00ee <= 58
9a64.9a68    RH..    [f000:2860]   IO:  inb 0cfc => 10
9a64.9a69    R..D    [f000:2860]   IO: outb 00eb <= 10
9a64.9a6a    R..D    [f000:2860]   IO: outb 00ef <= 10
9a6b.9a6c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a6b.9a6d    R..D    [f000:2860]   IO: outb 00ea <= 58
9a6b.9a6e    R..D    [f000:2860]   IO: outb 00ee <= 58
9a6b.9a6f    RH..    [f000:2860]   IO:  inb 0cfd => 10
9a6b.9a70    R..D    [f000:2860]   IO: outb 00eb <= 10
9a6b.9a71    R..D    [f000:2860]   IO: outb 00ef <= 10
9a72.9a73    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a72.9a74    R..D    [f000:2860]   IO: outb 00ea <= 58
9a72.9a75    R..D    [f000:2860]   IO: outb 00ee <= 58
9a72.9a76    RH..    [f000:2860]   IO:  inb 0cfe => 00
9a72.9a77    R..D    [f000:2860]   IO: outb 00eb <= 00
9a72.9a78    R..D    [f000:2860]   IO: outb 00ef <= 00
9a79.9a7a    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a79.9a7b    R..D    [f000:2860]   IO: outb 00ea <= 58
9a79.9a7c    R..D    [f000:2860]   IO: outb 00ee <= 58
9a79.9a7d    RH..    [f000:2860]   IO:  inb 0cff => 00
9a79.9a7e    R..D    [f000:2860]   IO: outb 00eb <= 00
9a79.9a7f    R..D    [f000:2860]   IO: outb 00ef <= 00
9a80.9a81    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a80.9a82    R..D    [f000:2860]   IO: outb 00ea <= 58
9a80.9a83    R..D    [f000:2860]   IO: outb 00ee <= 58
9a80.9a84    RH..    [f000:2860]   IO:  inb 0cfc => 10
9a80.9a85    R..D    [f000:2860]   IO: outb 00eb <= 10
9a80.9a86    R..D    [f000:2860]   IO: outb 00ef <= 10
9a87.9a88    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a87.9a89    R..D    [f000:2860]   IO: outb 00ea <= 58
9a87.9a8a    R..D    [f000:2860]   IO: outb 00ee <= 58
9a87.9a8b    RH..    [f000:2860]   IO:  inb 0cfd => 10
9a87.9a8c    R..D    [f000:2860]   IO: outb 00eb <= 10
9a87.9a8d    R..D    [f000:2860]   IO: outb 00ef <= 10
9a8e.9a8f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a8e.9a90    R..D    [f000:2860]   IO: outb 00ea <= 58
9a8e.9a91    R..D    [f000:2860]   IO: outb 00ee <= 58
9a8e.9a92    RH..    [f000:2860]   IO:  inb 0cfe => 00
9a8e.9a93    R..D    [f000:2860]   IO: outb 00eb <= 00
9a8e.9a94    R..D    [f000:2860]   IO: outb 00ef <= 00
9a95.9a96    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a95.9a97    R..D    [f000:2860]   IO: outb 00ea <= 58
9a95.9a98    R..D    [f000:2860]   IO: outb 00ee <= 58
9a95.9a99    RH..    [f000:2860]   IO:  inb 0cff => 00
9a95.9a9a    R..D    [f000:2860]   IO: outb 00eb <= 00
9a95.9a9b    R..D    [f000:2860]   IO: outb 00ef <= 00
9a9c.9a9d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9a9c.9a9e    R..D    [f000:2860]   IO: outb 00ea <= 58
9a9c.9a9f    R..D    [f000:2860]   IO: outb 00ee <= 58
9a9c.9aa0    RH..    [f000:2860]   IO:  inb 0cfc => 10
9a9c.9aa1    R..D    [f000:2860]   IO: outb 00eb <= 10
9a9c.9aa2    R..D    [f000:2860]   IO: outb 00ef <= 10
9aa3.9aa4    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9aa3.9aa5    R..D    [f000:2860]   IO: outb 00ea <= 58
9aa3.9aa6    R..D    [f000:2860]   IO: outb 00ee <= 58
9aa3.9aa7    RH..    [f000:2860]   IO:  inb 0cfd => 10
9aa3.9aa8    R..D    [f000:2860]   IO: outb 00eb <= 10
9aa3.9aa9    R..D    [f000:2860]   IO: outb 00ef <= 10
9aaa.9aab    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9aaa.9aac    R..D    [f000:2860]   IO: outb 00ea <= 58
9aaa.9aad    R..D    [f000:2860]   IO: outb 00ee <= 58
9aaa.9aae    RH..    [f000:2860]   IO:  inb 0cfe => 00
9aaa.9aaf    R..D    [f000:2860]   IO: outb 00eb <= 00
9aaa.9ab0    R..D    [f000:2860]   IO: outb 00ef <= 00
9ab1.9ab2    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9ab1.9ab3    R..D    [f000:2860]   IO: outb 00ea <= 58
9ab1.9ab4    R..D    [f000:2860]   IO: outb 00ee <= 58
9ab1.9ab5    RH..    [f000:2860]   IO:  inb 0cff => 00
9ab1.9ab6    R..D    [f000:2860]   IO: outb 00eb <= 00
9ab1.9ab7    R..D    [f000:2860]   IO: outb 00ef <= 00
9ab8.9ab9    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9ab8.9aba    R..D    [f000:2860]   IO: outb 00ea <= 58
9ab8.9abb    R..D    [f000:2860]   IO: outb 00ee <= 58
9ab8.9abc    RH..    [f000:2860]   IO:  inb 0cfc => 10
9ab8.9abd    R..D    [f000:2860]   IO: outb 00eb <= 10
9ab8.9abe    R..D    [f000:2860]   IO: outb 00ef <= 10
9abf.9ac0    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9abf.9ac1    R..D    [f000:2860]   IO: outb 00ea <= 58
9abf.9ac2    R..D    [f000:2860]   IO: outb 00ee <= 58
9abf.9ac3    RH..    [f000:2860]   IO:  inb 0cfd => 10
9abf.9ac4    R..D    [f000:2860]   IO: outb 00eb <= 10
9abf.9ac5    R..D    [f000:2860]   IO: outb 00ef <= 10
9ac6.9ac7    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9ac6.9ac8    R..D    [f000:2860]   IO: outb 00ea <= 58
9ac6.9ac9    R..D    [f000:2860]   IO: outb 00ee <= 58
9ac6.9aca    RH..    [f000:2860]   IO:  inb 0cfe => 00
9ac6.9acb    R..D    [f000:2860]   IO: outb 00eb <= 00
9ac6.9acc    R..D    [f000:2860]   IO: outb 00ef <= 00
9acd.9ace    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9acd.9acf    R..D    [f000:2860]   IO: outb 00ea <= 58
9acd.9ad0    R..D    [f000:2860]   IO: outb 00ee <= 58
9acd.9ad1    RH..    [f000:2860]   IO:  inb 0cff => 00
9acd.9ad2    R..D    [f000:2860]   IO: outb 00eb <= 00
9acd.9ad3    R..D    [f000:2860]   IO: outb 00ef <= 00
9acd.9ad4    R.Q.    [f000:3710]   MEM:  readw 000f3711 => 3716
9acd.9ad5    R.Q.    [f000:65d3]   MEM:  readw 000f65e1 => 65e6
9ad6.9ad7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
9ad6.9ad8    R..D    [f000:287e]   IO: outb 00ec <= 48
9ad6.9ad9    R..D    [f000:287e]   IO: outb 00ea <= 48
9ad6.9ada    RH..    [f000:287e]   IO: outb 0cfc <= 00
9ad6.9adb    R..D    [f000:287e]   IO: outb 00ed <= 00
9ad6.9adc    R..D    [f000:287e]   IO: outb 00eb <= 00
9ad6.9add    R.Q.    [f000:65e8]   MEM:  readw 000f65ed => 0340
9ad6.9ade    R.Q.    [f000:65e8]   MEM:  readw 000f65f7 => 65fc
9adf.9ae0    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
9adf.9ae1    R..D    [f000:287e]   IO: outb 00ec <= 40
9adf.9ae2    R..D    [f000:287e]   IO: outb 00ea <= 40
9adf.9ae3    RH..    [f000:287e]   IO: outb 0cfc <= 00
9adf.9ae4    R..D    [f000:287e]   IO: outb 00ed <= 00
9adf.9ae5    R..D    [f000:287e]   IO: outb 00eb <= 00
9adf.9ae6    R.Q.    [f000:65d7]   MEM:  readw 000f65e1 => 65e6
9ae7.9ae8    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
9ae7.9ae9    R..D    [f000:287e]   IO: outb 00ec <= 48
9ae7.9aea    R..D    [f000:287e]   IO: outb 00ea <= 48
9ae7.9aeb    RH..    [f000:287e]   IO: outb 0cfd <= 00
9ae7.9aec    R..D    [f000:287e]   IO: outb 00ed <= 00
9ae7.9aed    R..D    [f000:287e]   IO: outb 00eb <= 00
9aee.9aef    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
9aee.9af0    R..D    [f000:287e]   IO: outb 00ec <= 40
9aee.9af1    R..D    [f000:287e]   IO: outb 00ea <= 40
9aee.9af2    RH..    [f000:287e]   IO: outb 0cfd <= 00
9aee.9af3    R..D    [f000:287e]   IO: outb 00ed <= 00
9aee.9af4    R..D    [f000:287e]   IO: outb 00eb <= 00
9af5.9af6    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
9af5.9af7    R..D    [f000:287e]   IO: outb 00ec <= 48
9af5.9af8    R..D    [f000:287e]   IO: outb 00ea <= 48
9af5.9af9    RH..    [f000:287e]   IO: outb 0cfe <= 00
9af5.9afa    R..D    [f000:287e]   IO: outb 00ed <= 00
9af5.9afb    R..D    [f000:287e]   IO: outb 00eb <= 00
9afc.9afd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
9afc.9afe    R..D    [f000:287e]   IO: outb 00ec <= 40
9afc.9aff    R..D    [f000:287e]   IO: outb 00ea <= 40
9afc.9b00    RH..    [f000:287e]   IO: outb 0cfe <= 00
9afc.9b01    R..D    [f000:287e]   IO: outb 00ed <= 00
9afc.9b02    R..D    [f000:287e]   IO: outb 00eb <= 00
9b03.9b04    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
9b03.9b05    R..D    [f000:287e]   IO: outb 00ec <= 48
9b03.9b06    R..D    [f000:287e]   IO: outb 00ea <= 48
9b03.9b07    RH..    [f000:287e]   IO: outb 0cff <= 00
9b03.9b08    R..D    [f000:287e]   IO: outb 00ed <= 00
9b03.9b09    R..D    [f000:287e]   IO: outb 00eb <= 00
9b0a.9b0b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
9b0a.9b0c    R..D    [f000:287e]   IO: outb 00ec <= 40
9b0a.9b0d    R..D    [f000:287e]   IO: outb 00ea <= 40
9b0a.9b0e    RH..    [f000:287e]   IO: outb 0cff <= 00
9b0a.9b0f    R..D    [f000:287e]   IO: outb 00ed <= 00
9b0a.9b10    R..D    [f000:287e]   IO: outb 00eb <= 00
9b0a.9b11    R.Q.    [f000:6609]   MEM:  readw 000f661b => 6620
9b12.9b13    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9b12.9b14    R..D    [f000:2860]   IO: outb 00ea <= 58
9b12.9b15    R..D    [f000:2860]   IO: outb 00ee <= 58
9b12.9b16    RH..    [f000:2860]   IO:  inb 0cfc => 10
9b12.9b17    R..D    [f000:2860]   IO: outb 00eb <= 10
9b12.9b18    R..D    [f000:2860]   IO: outb 00ef <= 10
9b12.9b19    R.Q.    [f000:662c]   MEM:  readw 000f662d => 0660
9b12.9b1a    R.Q.    [f000:662c]   MEM:  readw 000f6637 => 663c
9b1b.9b1c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
9b1b.9b1d    R..D    [f000:2860]   IO: outb 00ea <= 60
9b1b.9b1e    R..D    [f000:2860]   IO: outb 00ee <= 60
9b1b.9b1f    RH..    [f000:2860]   IO:  inb 0cfc => 00
9b1b.9b20    R..D    [f000:2860]   IO: outb 00eb <= 00
9b1b.9b21    R..D    [f000:2860]   IO: outb 00ef <= 00
9b1b.9b22    R.Q.    [f000:6653]   MEM:  readl 000f6656 => 00010000
9b1b.9b23    R.Q.    [f000:665e]   MEM:  readw 000f665f => 0668
9b1b.9b24    R.Q.    [f000:665e]   MEM:  readw 000f6669 => 666e
9b25.9b26    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9b25.9b27    R..D    [f000:2860]   IO: outb 00ea <= 68
9b25.9b28    R..D    [f000:2860]   IO: outb 00ee <= 68
9b25.9b29    RH..    [f000:2860]   IO:  inb 0cfc => 00
9b25.9b2a    R..D    [f000:2860]   IO: outb 00eb <= 00
9b25.9b2b    R..D    [f000:2860]   IO: outb 00ef <= 00
9b25.9b2c    R.Q.    [f000:6670]   MEM:  readw 000f6685 => 668a
9b2d.9b2e    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9b2d.9b2f    R..D    [f000:2860]   IO: outb 00ea <= 58
9b2d.9b30    R..D    [f000:2860]   IO: outb 00ee <= 58
9b2d.9b31    RH..    [f000:2860]   IO:  inb 0cfc => 10
9b2d.9b32    R..D    [f000:2860]   IO: outb 00eb <= 10
9b2d.9b33    R..D    [f000:2860]   IO: outb 00ef <= 10
9b2d.9b34    R.Q.    [f000:668c]   MEM:  readw 000f6699 => 0100
9b2d.9b35    R.Q.    [f000:668c]   MEM:  readw 000f669d => 0085
9b2d.9b36    R.Q.    [f000:669f]   MEM:  readw 000f66b5 => 66ba
9b37.9b38    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
9b37.9b39    R..D    [f000:287e]   IO: outb 00ec <= 48
9b37.9b3a    R..D    [f000:287e]   IO: outb 00ea <= 48
9b37.9b3b    RH..    [f000:287e]   IO: outb 0cfc <= 00
9b37.9b3c    R..D    [f000:287e]   IO: outb 00ed <= 00
9b37.9b3d    R..D    [f000:287e]   IO: outb 00eb <= 00
9b37.9b3e    R.Q.    [f000:66bc]   MEM:  readw 000f66c1 => 0340
9b37.9b3f    R.Q.    [f000:66d3]   MEM:  readw 000f66d9 => 66de
9b40.9b41    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
9b40.9b42    R..D    [f000:287e]   IO: outb 00ec <= 40
9b40.9b43    R..D    [f000:287e]   IO: outb 00ea <= 40
9b40.9b44    RH..    [f000:287e]   IO: outb 0cfc <= 10
9b40.9b45    R..D    [f000:287e]   IO: outb 00ed <= 10
9b40.9b46    R..D    [f000:287e]   IO: outb 00eb <= 10
9b40.9b47    R.Q.    [f000:66e0]   MEM:  readw 000f66eb => ff24
9b40.9b48    R.Q.    [f000:6611]   MEM:  readw 000f661b => 6620
9b49.9b4a    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9b49.9b4b    R..D    [f000:2860]   IO: outb 00ea <= 58
9b49.9b4c    R..D    [f000:2860]   IO: outb 00ee <= 58
9b49.9b4d    RH..    [f000:2860]   IO:  inb 0cfd => 10
9b49.9b4e    R..D    [f000:2860]   IO: outb 00eb <= 10
9b49.9b4f    R..D    [f000:2860]   IO: outb 00ef <= 10
9b50.9b51    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
9b50.9b52    R..D    [f000:2860]   IO: outb 00ea <= 60
9b50.9b53    R..D    [f000:2860]   IO: outb 00ee <= 60
9b50.9b54    RH..    [f000:2860]   IO:  inb 0cfd => 00
9b50.9b55    R..D    [f000:2860]   IO: outb 00eb <= 00
9b50.9b56    R..D    [f000:2860]   IO: outb 00ef <= 00
9b57.9b58    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9b57.9b59    R..D    [f000:2860]   IO: outb 00ea <= 68
9b57.9b5a    R..D    [f000:2860]   IO: outb 00ee <= 68
9b57.9b5b    RH..    [f000:2860]   IO:  inb 0cfd => 09
9b57.9b5c    R..D    [f000:2860]   IO: outb 00eb <= 09
9b57.9b5d    R..D    [f000:2860]   IO: outb 00ef <= 09
9b5e.9b5f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9b5e.9b60    R..D    [f000:2860]   IO: outb 00ea <= 58
9b5e.9b61    R..D    [f000:2860]   IO: outb 00ee <= 58
9b5e.9b62    RH..    [f000:2860]   IO:  inb 0cfd => 10
9b5e.9b63    R..D    [f000:2860]   IO: outb 00eb <= 10
9b5e.9b64    R..D    [f000:2860]   IO: outb 00ef <= 10
9b65.9b66    RH..    [f000:287e]   IO: outl 0cf8 <= 80000348
9b65.9b67    R..D    [f000:287e]   IO: outb 00ec <= 48
9b65.9b68    R..D    [f000:287e]   IO: outb 00ea <= 48
9b65.9b69    RH..    [f000:287e]   IO: outb 0cfd <= 10
9b65.9b6a    R..D    [f000:287e]   IO: outb 00ed <= 10
9b65.9b6b    R..D    [f000:287e]   IO: outb 00eb <= 10
9b6c.9b6d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000340
9b6c.9b6e    R..D    [f000:287e]   IO: outb 00ec <= 40
9b6c.9b6f    R..D    [f000:287e]   IO: outb 00ea <= 40
9b6c.9b70    RH..    [f000:287e]   IO: outb 0cfd <= 20
9b6c.9b71    R..D    [f000:287e]   IO: outb 00ed <= 20
9b6c.9b72    R..D    [f000:287e]   IO: outb 00eb <= 20
9b73.9b74    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9b73.9b75    R..D    [f000:2860]   IO: outb 00ea <= 58
9b73.9b76    R..D    [f000:2860]   IO: outb 00ee <= 58
9b73.9b77    RH..    [f000:2860]   IO:  inb 0cfe => 00
9b73.9b78    R..D    [f000:2860]   IO: outb 00eb <= 00
9b73.9b79    R..D    [f000:2860]   IO: outb 00ef <= 00
9b73.9b7a    R.Q.    [f000:66e4]   MEM:  readw 000f66eb => ff24
9b7b.9b7c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9b7b.9b7d    R..D    [f000:2860]   IO: outb 00ea <= 58
9b7b.9b7e    R..D    [f000:2860]   IO: outb 00ee <= 58
9b7b.9b7f    RH..    [f000:2860]   IO:  inb 0cff => 00
9b7b.9b80    R..D    [f000:2860]   IO: outb 00eb <= 00
9b7b.9b81    R..D    [f000:2860]   IO: outb 00ef <= 00
9b7b.9b82    R.Q.    [f000:66f8]   MEM:  readl 000f66fb => 00010000
9b7b.9b83    R.Q.    [f000:6706]   MEM:  readw 000f6713 => 6718
9b84.9b85    RH..    [f000:287e]   IO: outl 0cf8 <= 80000384
9b84.9b86    R..D    [f000:287e]   IO: outb 00ec <= 84
9b84.9b87    R..D    [f000:287e]   IO: outb 00ea <= 84
9b84.9b88    RH..    [f000:287e]   IO: outb 0cfd <= 80
9b84.9b89    R..D    [f000:287e]   IO: outb 00ed <= 80
9b84.9b8a    R..D    [f000:287e]   IO: outb 00eb <= 80
9b84.9b8b    R.Q.    [f000:671a]   MEM:  readw 000f671f => 0040
9b84.9b8c    R.Q.    [f000:660f]   MEM:  readw 000f661b => 6620
9b8d.9b8e    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9b8d.9b8f    R..D    [f000:2860]   IO: outb 00ea <= 58
9b8d.9b90    R..D    [f000:2860]   IO: outb 00ee <= 58
9b8d.9b91    RH..    [f000:2860]   IO:  inb 0cfc => 10
9b8d.9b92    R..D    [f000:2860]   IO: outb 00eb <= 10
9b8d.9b93    R..D    [f000:2860]   IO: outb 00ef <= 10
9b94.9b95    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
9b94.9b96    R..D    [f000:2860]   IO: outb 00ea <= 60
9b94.9b97    R..D    [f000:2860]   IO: outb 00ee <= 60
9b94.9b98    RH..    [f000:2860]   IO:  inb 0cfc => 00
9b94.9b99    R..D    [f000:2860]   IO: outb 00eb <= 00
9b94.9b9a    R..D    [f000:2860]   IO: outb 00ef <= 00
9b9b.9b9c    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9b9b.9b9d    R..D    [f000:2860]   IO: outb 00ea <= 58
9b9b.9b9e    R..D    [f000:2860]   IO: outb 00ee <= 58
9b9b.9b9f    RH..    [f000:2860]   IO:  inb 0cfd => 10
9b9b.9ba0    R..D    [f000:2860]   IO: outb 00eb <= 10
9b9b.9ba1    R..D    [f000:2860]   IO: outb 00ef <= 10
9ba2.9ba3    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
9ba2.9ba4    R..D    [f000:2860]   IO: outb 00ea <= 60
9ba2.9ba5    R..D    [f000:2860]   IO: outb 00ee <= 60
9ba2.9ba6    RH..    [f000:2860]   IO:  inb 0cfd => 00
9ba2.9ba7    R..D    [f000:2860]   IO: outb 00eb <= 00
9ba2.9ba8    R..D    [f000:2860]   IO: outb 00ef <= 00
9ba9.9baa    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9ba9.9bab    R..D    [f000:2860]   IO: outb 00ea <= 58
9ba9.9bac    R..D    [f000:2860]   IO: outb 00ee <= 58
9ba9.9bad    RH..    [f000:2860]   IO:  inb 0cfe => 00
9ba9.9bae    R..D    [f000:2860]   IO: outb 00eb <= 00
9ba9.9baf    R..D    [f000:2860]   IO: outb 00ef <= 00
9bb0.9bb1    RH..    [f000:2860]   IO: outl 0cf8 <= 80000658
9bb0.9bb2    R..D    [f000:2860]   IO: outb 00ea <= 58
9bb0.9bb3    R..D    [f000:2860]   IO: outb 00ee <= 58
9bb0.9bb4    RH..    [f000:2860]   IO:  inb 0cff => 00
9bb0.9bb5    R..D    [f000:2860]   IO: outb 00eb <= 00
9bb0.9bb6    R..D    [f000:2860]   IO: outb 00ef <= 00
9bb0.9bb7    R.Q.    [f000:3718]   MEM:  readw 000f3719 => c274
9bb0.9bb8    R.Q.    [f000:3718]   MEM:  readw 000f371f => 3724
9bb9.9bba    RH..    [f000:3718]   IO: outw 0098 <= c274
9bb9.9bbb    R.Q.    [f000:67ca]   MEM:  readw 000f67d7 => 67dc
9bbd.9bbe    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
9bbd.9bbf    R..D    [f000:2860]   IO: outb 00ea <= 54
9bbd.9bc0    R..D    [f000:2860]   IO: outb 00ee <= 54
9bbd.9bc1    RH..    [f000:2860]   IO:  inb 0cfc => 00
9bbd.9bc2    R..D    [f000:2860]   IO: outb 00eb <= 00
9bbd.9bc3    R..D    [f000:2860]   IO: outb 00ef <= 00
9bc4.9bc5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9bc4.9bc6    R..D    [f000:287e]   IO: outb 00ec <= 54
9bc4.9bc7    R..D    [f000:287e]   IO: outb 00ea <= 54
9bc4.9bc8    RH..    [f000:287e]   IO: outb 0cfc <= 00
9bc4.9bc9    R..D    [f000:287e]   IO: outb 00ed <= 00
9bc4.9bca    R..D    [f000:287e]   IO: outb 00eb <= 00
9bc4.9bcb    R.Q.    [f000:67cc]   MEM:  readw 000f67d7 => 67dc
9bcc.9bcd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
9bcc.9bce    R..D    [f000:2860]   IO: outb 00ea <= 54
9bcc.9bcf    R..D    [f000:2860]   IO: outb 00ee <= 54
9bcc.9bd0    RH..    [f000:2860]   IO:  inb 0cfd => 00
9bcc.9bd1    R..D    [f000:2860]   IO: outb 00eb <= 00
9bcc.9bd2    R..D    [f000:2860]   IO: outb 00ef <= 00
9bd3.9bd4    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9bd3.9bd5    R..D    [f000:287e]   IO: outb 00ec <= 54
9bd3.9bd6    R..D    [f000:287e]   IO: outb 00ea <= 54
9bd3.9bd7    RH..    [f000:287e]   IO: outb 0cfd <= 00
9bd3.9bd8    R..D    [f000:287e]   IO: outb 00ed <= 00
9bd3.9bd9    R..D    [f000:287e]   IO: outb 00eb <= 00
9bd3.9bda    R.Q.    [f000:67ee]   MEM:  readl 000f67fb => 00100000
9bd3.9bdb    R.Q.    [f000:6801]   MEM:  readw 000f680b => 6810
9bdc.9bdd    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9bdc.9bde    R..D    [f000:2860]   IO: outb 00ea <= 68
9bdc.9bdf    R..D    [f000:2860]   IO: outb 00ee <= 68
9bdc.9be0    RH..    [f000:2860]   IO:  inb 0cfc => 00
9bdc.9be1    R..D    [f000:2860]   IO: outb 00eb <= 00
9bdc.9be2    R..D    [f000:2860]   IO: outb 00ef <= 00
9bdc.9be3    R.Q.    [f000:6812]   MEM:  readw 000f6827 => 682c
9be4.9be5    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
9be4.9be6    R..D    [f000:2860]   IO: outb 00ea <= 60
9be4.9be7    R..D    [f000:2860]   IO: outb 00ee <= 60
9be4.9be8    RH..    [f000:2860]   IO:  inb 0cfc => 00
9be4.9be9    R..D    [f000:2860]   IO: outb 00eb <= 00
9be4.9bea    R..D    [f000:2860]   IO: outb 00ef <= 00
9be4.9beb    R.Q.    [f000:6850]   MEM:  readw 000f6851 => 0668
9be4.9bec    R.Q.    [f000:6850]   MEM:  readw 000f685b => 6860
9bed.9bee    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9bed.9bef    R..D    [f000:2860]   IO: outb 00ea <= 68
9bed.9bf0    R..D    [f000:2860]   IO: outb 00ee <= 68
9bed.9bf1    RH..    [f000:2860]   IO:  inb 0cfc => 00
9bed.9bf2    R..D    [f000:2860]   IO: outb 00eb <= 00
9bed.9bf3    R..D    [f000:2860]   IO: outb 00ef <= 00
9bed.9bf4    R.Q.    [f000:6862]   MEM:  readw 000f6873 => 6878
9bf5.9bf6    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
9bf5.9bf7    R..D    [f000:2860]   IO: outb 00ea <= 54
9bf5.9bf8    R..D    [f000:2860]   IO: outb 00ee <= 54
9bf5.9bf9    RH..    [f000:2860]   IO:  inb 0cfc => 00
9bf5.9bfa    R..D    [f000:2860]   IO: outb 00eb <= 00
9bf5.9bfb    R..D    [f000:2860]   IO: outb 00ef <= 00
9bfc.9bfd    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9bfc.9bfe    R..D    [f000:287e]   IO: outb 00ec <= 54
9bfc.9bff    R..D    [f000:287e]   IO: outb 00ea <= 54
9bfc.9c00    RH..    [f000:287e]   IO: outb 0cfc <= 80
9bfc.9c01    R..D    [f000:287e]   IO: outb 00ed <= 80
9bfc.9c02    R..D    [f000:287e]   IO: outb 00eb <= 80
9bfc.9c03    R.Q.    [f000:687a]   MEM:  readw 000f6885 => ff69
9bfc.9c04    R.Q.    [f000:67f0]   MEM:  readl 000f67fb => 00100000
9c05.9c06    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9c05.9c07    R..D    [f000:2860]   IO: outb 00ea <= 68
9c05.9c08    R..D    [f000:2860]   IO: outb 00ee <= 68
9c05.9c09    RH..    [f000:2860]   IO:  inb 0cfd => 09
9c05.9c0a    R..D    [f000:2860]   IO: outb 00eb <= 09
9c05.9c0b    R..D    [f000:2860]   IO: outb 00ef <= 09
9c0c.9c0d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000660
9c0c.9c0e    R..D    [f000:2860]   IO: outb 00ea <= 60
9c0c.9c0f    R..D    [f000:2860]   IO: outb 00ee <= 60
9c0c.9c10    RH..    [f000:2860]   IO:  inb 0cfd => 00
9c0c.9c11    R..D    [f000:2860]   IO: outb 00eb <= 00
9c0c.9c12    R..D    [f000:2860]   IO: outb 00ef <= 00
9c13.9c14    RH..    [f000:2860]   IO: outl 0cf8 <= 80000668
9c13.9c15    R..D    [f000:2860]   IO: outb 00ea <= 68
9c13.9c16    R..D    [f000:2860]   IO: outb 00ee <= 68
9c13.9c17    RH..    [f000:2860]   IO:  inb 0cfd => 09
9c13.9c18    R..D    [f000:2860]   IO: outb 00eb <= 09
9c13.9c19    R..D    [f000:2860]   IO: outb 00ef <= 09
9c1a.9c1b    RH..    [f000:2860]   IO: outl 0cf8 <= 80000354
9c1a.9c1c    R..D    [f000:2860]   IO: outb 00ea <= 54
9c1a.9c1d    R..D    [f000:2860]   IO: outb 00ee <= 54
9c1a.9c1e    RH..    [f000:2860]   IO:  inb 0cfc => 80
9c1a.9c1f    R..D    [f000:2860]   IO: outb 00eb <= 80
9c1a.9c20    R..D    [f000:2860]   IO: outb 00ef <= 80
9c21.9c22    RH..    [f000:287e]   IO: outl 0cf8 <= 80000354
9c21.9c23    R..D    [f000:287e]   IO: outb 00ec <= 54
9c21.9c24    R..D    [f000:287e]   IO: outb 00ea <= 54
9c21.9c25    RH..    [f000:287e]   IO: outb 0cfc <= 89
9c21.9c26    R..D    [f000:287e]   IO: outb 00ed <= 89
9c21.9c27    R..D    [f000:287e]   IO: outb 00eb <= 89
9c21.9c28    R.Q.    [f000:687e]   MEM:  readw 000f6885 => ff69
9c21.9c29    R.Q.    [f000:3726]   MEM:  readw 000f3727 => c276
9c21.9c2a    R.Q.    [f000:3726]   MEM:  readw 000f372d => 3732
9c2b.9c2c    RH..    [f000:3726]   IO: outw 0098 <= c276
9c2b.9c2d    R.Q.    [f000:69b6]   MEM:  readw 000f69b7 => 0670
9c2b.9c2e    R.Q.    [f000:69b6]   MEM:  readw 000f69c1 => 69c6
9c30.9c31    RH..    [f000:2860]   IO: outl 0cf8 <= 80000670
9c30.9c32    R..D    [f000:2860]   IO: outb 00ea <= 70
9c30.9c33    R..D    [f000:2860]   IO: outb 00ee <= 70
9c30.9c34    RH..    [f000:2860]   IO:  inb 0cfc => 2a
9c30.9c35    R..D    [f000:2860]   IO: outb 00eb <= 2a
9c30.9c36    R..D    [f000:2860]   IO: outb 00ef <= 2a
9c30.9c37    R.Q.    [f000:69df]   MEM:  readw 000f69e7 => 69ec
9c38.9c39    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
9c38.9c3a    R..D    [f000:2860]   IO: outb 00ea <= 50
9c38.9c3b    R..D    [f000:2860]   IO: outb 00ee <= 50
9c38.9c3c    RH..    [f000:2860]   IO:  inb 0cfd => ee
9c38.9c3d    R..D    [f000:2860]   IO: outb 00eb <= ee
9c38.9c3e    R..D    [f000:2860]   IO: outb 00ef <= ee
9c38.9c3f    R.Q.    [f000:69ee]   MEM:  readw 000f69f9 => 69fe
9c40.9c41    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9c40.9c42    R..D    [f000:287e]   IO: outb 00ec <= 50
9c40.9c43    R..D    [f000:287e]   IO: outb 00ea <= 50
9c40.9c44    RH..    [f000:287e]   IO: outb 0cfd <= 00
9c40.9c45    R..D    [f000:287e]   IO: outb 00ed <= 00
9c40.9c46    R..D    [f000:287e]   IO: outb 00eb <= 00
9c40.9c47    R.Q.    [f000:6a00]   MEM:  readw 000f6a0f => 6a14
9c48.9c49    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
9c48.9c4a    R..D    [f000:2860]   IO: outb 00ea <= 50
9c48.9c4b    R..D    [f000:2860]   IO: outb 00ee <= 50
9c48.9c4c    RH..    [f000:2860]   IO:  inb 0cfc => ee
9c48.9c4d    R..D    [f000:2860]   IO: outb 00eb <= ee
9c48.9c4e    R..D    [f000:2860]   IO: outb 00ef <= ee
9c48.9c4f    R.Q.    [f000:6a16]   MEM:  readw 000f6a23 => 6a28
9c50.9c51    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9c50.9c52    R..D    [f000:287e]   IO: outb 00ec <= 50
9c50.9c53    R..D    [f000:287e]   IO: outb 00ea <= 50
9c50.9c54    RH..    [f000:287e]   IO: outb 0cfc <= a0
9c50.9c55    R..D    [f000:287e]   IO: outb 00ed <= a0
9c50.9c56    R..D    [f000:287e]   IO: outb 00eb <= a0
9c50.9c57    R.Q.    [f000:6a2a]   MEM:  readw 000f6a31 => 0350
9c50.9c58    R.Q.    [f000:6a2a]   MEM:  readw 000f6a39 => 6a3e
9c59.9c5a    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
9c59.9c5b    R..D    [f000:2860]   IO: outb 00ea <= 50
9c59.9c5c    R..D    [f000:2860]   IO: outb 00ee <= 50
9c59.9c5d    RH..    [f000:2860]   IO:  inb 0cfc => a0
9c59.9c5e    R..D    [f000:2860]   IO: outb 00eb <= a0
9c59.9c5f    R..D    [f000:2860]   IO: outb 00ef <= a0
9c59.9c60    R.Q.    [f000:6a48]   MEM:  readw 000f6a53 => 6a58
9c61.9c62    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
9c61.9c63    R..D    [f000:2860]   IO: outb 00ea <= 50
9c61.9c64    R..D    [f000:2860]   IO: outb 00ee <= 50
9c61.9c65    RH..    [f000:2860]   IO:  inb 0cfd => 00
9c61.9c66    R..D    [f000:2860]   IO: outb 00eb <= 00
9c61.9c67    R..D    [f000:2860]   IO: outb 00ef <= 00
9c61.9c68    R.Q.    [f000:6a65]   MEM:  readw 000f6a6d => 6a72
9c69.9c6a    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
9c69.9c6b    R..D    [f000:2860]   IO: outb 00ea <= 50
9c69.9c6c    R..D    [f000:2860]   IO: outb 00ee <= 50
9c69.9c6d    RH..    [f000:2860]   IO:  inb 0cff => af
9c69.9c6e    R..D    [f000:2860]   IO: outb 00eb <= af
9c69.9c6f    R..D    [f000:2860]   IO: outb 00ef <= af
9c69.9c70    R.Q.    [f000:6a74]   MEM:  readw 000f6a81 => 6a86
9c71.9c72    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9c71.9c73    R..D    [f000:287e]   IO: outb 00ec <= 50
9c71.9c74    R..D    [f000:287e]   IO: outb 00ea <= 50
9c71.9c75    RH..    [f000:287e]   IO: outb 0cff <= af
9c71.9c76    R..D    [f000:287e]   IO: outb 00ed <= af
9c71.9c77    R..D    [f000:287e]   IO: outb 00eb <= af
9c71.9c78    R.Q.    [f000:3734]   MEM:  readw 000f3735 => 373a
9c71.9c79    R.Q.    [f000:6888]   MEM:  readw 000f6889 => 388c
9c71.9c7a    R.Q.    [f000:6888]   MEM:  readl 000f688d => 00080308
9c71.9c7b    R.Q.    [f000:6888]   MEM:  readw 000f6897 => 689c
9c7c.9c7d    RH..    [f000:763f]   IO: outb 0074 <= 0e
9c7c.9c7e    RH..    [f000:763f]   IO:  inb 0075 => 00
9c7c.9c7f    RH..    [f000:7663]   IO: outb 0074 <= 8c
9c7c.9c80    RH..    [f000:7663]   IO:  inb 0075 => 08
9c7c.9c81    R.Q.    [f000:689e]   MEM:  readw 000f68af => 68b4
9c83.9c84    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
9c83.9c85    R..D    [f000:2860]   IO: outb 00ea <= 50
9c83.9c86    R..D    [f000:2860]   IO: outb 00ee <= 50
9c83.9c87    RH..    [f000:2860]   IO:  inb 0cfe => 44
9c83.9c88    R..D    [f000:2860]   IO: outb 00eb <= 44
9c83.9c89    R..D    [f000:2860]   IO: outb 00ef <= 44
9c83.9c8a    R.Q.    [f000:68b6]   MEM:  readw 000f68c3 => 68c8
9c8b.9c8c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9c8b.9c8d    R..D    [f000:287e]   IO: outb 00ec <= 50
9c8b.9c8e    R..D    [f000:287e]   IO: outb 00ea <= 50
9c8b.9c8f    RH..    [f000:287e]   IO: outb 0cfe <= 14
9c8b.9c90    R..D    [f000:287e]   IO: outb 00ed <= 14
9c8b.9c91    R..D    [f000:287e]   IO: outb 00eb <= 14
9c8b.9c92    R.Q.    [f000:68ca]   MEM:  readw 000f68cf => c095
9c8b.9c93    R.Q.    [f000:68ca]   MEM:  readl 000f68d3 => 00400340
9c8b.9c94    R.Q.    [f000:68ca]   MEM:  readw 000f68dd => 68e2
9c95.9c96    RH..    [f000:763f]   IO: outb 0074 <= 0e
9c95.9c97    RH..    [f000:763f]   IO:  inb 0075 => 00
9c95.9c98    RH..    [f000:7663]   IO: outb 0074 <= 95
9c95.9c99    RH..    [f000:7663]   IO:  inb 0075 => 49
9c95.9c9a    R.Q.    [f000:68e4]   MEM:  readw 000f68f5 => 68fa
9c9c.9c9d    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
9c9c.9c9e    R..D    [f000:2860]   IO: outb 00ea <= 50
9c9c.9c9f    R..D    [f000:2860]   IO: outb 00ee <= 50
9c9c.9ca0    RH..    [f000:2860]   IO:  inb 0cfe => 14
9c9c.9ca1    R..D    [f000:2860]   IO: outb 00eb <= 14
9c9c.9ca2    R..D    [f000:2860]   IO: outb 00ef <= 14
9c9c.9ca3    R.Q.    [f000:68fc]   MEM:  readw 000f6909 => 690e
9ca4.9ca5    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9ca4.9ca6    R..D    [f000:287e]   IO: outb 00ec <= 50
9ca4.9ca7    R..D    [f000:287e]   IO: outb 00ea <= 50
9ca4.9ca8    RH..    [f000:287e]   IO: outb 0cfe <= 11
9ca4.9ca9    R..D    [f000:287e]   IO: outb 00ed <= 11
9ca4.9caa    R..D    [f000:287e]   IO: outb 00eb <= 11
9ca4.9cab    R.Q.    [f000:6910]   MEM:  readw 000f6915 => 0396
9ca4.9cac    R.Q.    [f000:6910]   MEM:  readl 000f6919 => 00010301
9ca4.9cad    R.Q.    [f000:6910]   MEM:  readw 000f6923 => 6928
9cae.9caf    RH..    [f000:763f]   IO: outb 0074 <= 0e
9cae.9cb0    RH..    [f000:763f]   IO:  inb 0075 => 00
9cae.9cb1    RH..    [f000:7663]   IO: outb 0074 <= 96
9cae.9cb2    RH..    [f000:7663]   IO:  inb 0075 => 01
9cae.9cb3    R.Q.    [f000:692a]   MEM:  readw 000f693b => 6940
9cb5.9cb6    RH..    [f000:2860]   IO: outl 0cf8 <= 80000350
9cb5.9cb7    R..D    [f000:2860]   IO: outb 00ea <= 50
9cb5.9cb8    R..D    [f000:2860]   IO: outb 00ee <= 50
9cb5.9cb9    RH..    [f000:2860]   IO:  inb 0cff => af
9cb5.9cba    R..D    [f000:2860]   IO: outb 00eb <= af
9cb5.9cbb    R..D    [f000:2860]   IO: outb 00ef <= af
9cb5.9cbc    R.Q.    [f000:6942]   MEM:  readw 000f694f => 6954
9cbd.9cbe    RH..    [f000:287e]   IO: outl 0cf8 <= 80000350
9cbd.9cbf    R..D    [f000:287e]   IO: outb 00ec <= 50
9cbd.9cc0    R..D    [f000:287e]   IO: outb 00ea <= 50
9cbd.9cc1    RH..    [f000:287e]   IO: outb 0cff <= 9f
9cbd.9cc2    R..D    [f000:287e]   IO: outb 00ed <= 9f
9cbd.9cc3    R..D    [f000:287e]   IO: outb 00eb <= 9f
9cbd.9cc4    R.Q.    [f000:6956]   MEM:  readw 000f695b => 019f
9cbd.9cc5    R.Q.    [f000:6956]   MEM:  readl 000f695f => 00000301
9cbd.9cc6    R.Q.    [f000:6956]   MEM:  readw 000f6969 => 696e
9cc7.9cc8    RH..    [f000:763f]   IO: outb 0074 <= 0e
9cc7.9cc9    RH..    [f000:763f]   IO:  inb 0075 => 00
9cc7.9cca    RH..    [f000:7663]   IO: outb 0074 <= 9f
9cc7.9ccb    RH..    [f000:7663]   IO:  inb 0075 => 3d
9cc7.9ccc    R.Q.    [f000:6970]   MEM:  readw 000f6981 => 6986
9cce.9ccf    RH..    [f000:2860]   IO: outl 0cf8 <= 80000368
9cce.9cd0    R..D    [f000:2860]   IO: outb 00ea <= 68
9cce.9cd1    R..D    [f000:2860]   IO: outb 00ee <= 68
9cce.9cd2    RH..    [f000:2860]   IO:  inb 0cfd => cb
9cce.9cd3    R..D    [f000:2860]   IO: outb 00eb <= cb
9cce.9cd4    R..D    [f000:2860]   IO: outb 00ef <= cb
9cce.9cd5    R.Q.    [f000:6988]   MEM:  readw 000f6995 => 699a
9cd6.9cd7    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
9cd6.9cd8    R..D    [f000:287e]   IO: outb 00ec <= 68
9cd6.9cd9    R..D    [f000:287e]   IO: outb 00ea <= 68
9cd6.9cda    RH..    [f000:287e]   IO: outb 0cfd <= eb
9cd6.9cdb    R..D    [f000:287e]   IO: outb 00ed <= eb
9cd6.9cdc    R..D    [f000:287e]   IO: outb 00eb <= eb
9cd6.9cdd    R.Q.    [f000:373c]   MEM:  readw 000f373d => c278
9cd6.9cde    R.Q.    [f000:373c]   MEM:  readw 000f3743 => 3748
9cdf.9ce0    RH..    [f000:373c]   IO: outw 0098 <= c278
9cdf.9ce1    R.Q.    [f000:6a8d]   MEM:  readw 000f6a95 => 6a9a
9ce3.9ce4    RH..    [f000:2860]   IO: outl 0cf8 <= 80000388
9ce3.9ce5    R..D    [f000:2860]   IO: outb 00ea <= 88
9ce3.9ce6    R..D    [f000:2860]   IO: outb 00ee <= 88
9ce3.9ce7    RH..    [f000:2860]   IO:  inb 0cfc => 80
9ce3.9ce8    R..D    [f000:2860]   IO: outb 00eb <= 80
9ce3.9ce9    R..D    [f000:2860]   IO: outb 00ef <= 80
9ce3.9cea    R.Q.    [f000:6a9c]   MEM:  readw 000f6aa1 => 8f57
9ce3.9ceb    R.Q.    [f000:6a9c]   MEM:  readw 000f6aa9 => 6aae
9cec.9ced    RH..    [f000:287e]   IO: outl 0cf8 <= 80008f54
9cec.9cee    R..D    [f000:287e]   IO: outb 00ec <= 54
9cec.9cef    R..D    [f000:287e]   IO: outb 00ea <= 54
9cec.9cf0    RH..    [f000:287e]   IO: outb 0cff <= 80
9cec.9cf1    R..D    [f000:287e]   IO: outb 00ed <= 80
9cec.9cf2    R..D    [f000:287e]   IO: outb 00eb <= 80
9cec.9cf3    R.Q.    [f000:6ab0]   MEM:  readw 000f6ab5 => 8fe5
9cec.9cf4    R.Q.    [f000:6ab0]   MEM:  readw 000f6abd => 6ac2
9cf5.9cf6    RH..    [f000:287e]   IO: outl 0cf8 <= 80008fe4
9cf5.9cf7    R..D    [f000:287e]   IO: outb 00ec <= e4
9cf5.9cf8    R..D    [f000:287e]   IO: outb 00ea <= e4
9cf5.9cf9    RH..    [f000:287e]   IO: outb 0cfd <= 80
9cf5.9cfa    R..D    [f000:287e]   IO: outb 00ed <= 80
9cf5.9cfb    R..D    [f000:287e]   IO: outb 00eb <= 80
9cf5.9cfc    R.Q.    [f000:374a]   MEM:  readw 000f374b => c27a
9cfd.9cfe    RH..    [f000:374a]   IO: outw 0098 <= c27a
9cfd.9cff    R.Q.    [f000:304e]   MEM:  readw 000f3053 => 06fd
Registering physical memory at 0x00000000 (0x000a0000 bytes)
Registering physical memory at 0x000c0000 (0x00020000 bytes)
Registering physical memory at 0x00100000 (0x00700000 bytes)
9d00.9d01    RH..    [f000:304e]   IO: outb 0080 <= e9
9d00.9d02    R.Q.    [f000:3752]   MEM:  readb 000f3752 => bc
9d00.9d03    R.Q.    [f000:3752]   MEM:  readw 000f3753 => 3758
9d00.9d04    R.Q.    [f000:6fca]   MEM:  readb 000f6fca => 66
9d00.9d05    R.Q.    [f000:6fca]   MEM:  readl 000f6fcd => 10000000
9d00.9d06    R.Q.    [f000:700a]   MEM:  readb 000f700a => c3
9d00.9d07    R.Q.    [f000:375a]   MEM:  readw 000f375b => 3760
9d00.9d08    R.Q.    [f000:3762]   MEM:  readw 000f3763 => 3768
9d00.9d09    R.Q.    [f000:376a]   MEM:  readw 000f376b => 3770
9d00.9d0a    R.Q.    [f000:7032]   MEM:  readw 000f7033 => 0670
9d00.9d0b    R.Q.    [f000:7032]   MEM:  readw 000f703d => 7042
9d00.9d0c    R.Q.    [f000:2860]   MEM:  readb 000f2860 => 66
9d0e.9d0f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000670
9d0e.9d10    R..D    [f000:2860]   IO: outb 00ea <= 70
9d0e.9d11    R..D    [f000:2860]   IO: outb 00ee <= 70
9d0e.9d12    RH..    [f000:2860]   IO:  inb 0cfc => 2a
9d0e.9d13    R..D    [f000:2860]   IO: outb 00eb <= 2a
9d0e.9d14    R..D    [f000:2860]   IO: outb 00ef <= 2a
9d0e.9d15    R.Q.    [f000:704e]   MEM:  readl 000f7051 => 00000100
9d0e.9d16    R.Q.    [f000:7037]   MEM:  readw 000f703d => 7042
9d17.9d18    RH..    [f000:2860]   IO: outl 0cf8 <= 80000670
9d17.9d19    R..D    [f000:2860]   IO: outb 00ea <= 70
9d17.9d1a    R..D    [f000:2860]   IO: outb 00ee <= 70
9d17.9d1b    RH..    [f000:2860]   IO:  inb 0cfd => 2a
9d17.9d1c    R..D    [f000:2860]   IO: outb 00eb <= 2a
9d17.9d1d    R..D    [f000:2860]   IO: outb 00ef <= 2a
9d1e.9d1f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000670
9d1e.9d20    R..D    [f000:2860]   IO: outb 00ea <= 70
9d1e.9d21    R..D    [f000:2860]   IO: outb 00ee <= 70
9d1e.9d22    RH..    [f000:2860]   IO:  inb 0cfe => 00
9d1e.9d23    R..D    [f000:2860]   IO: outb 00eb <= 00
9d1e.9d24    R..D    [f000:2860]   IO: outb 00ef <= 00
9d25.9d26    RH..    [f000:2860]   IO: outl 0cf8 <= 80000670
9d25.9d27    R..D    [f000:2860]   IO: outb 00ea <= 70
9d25.9d28    R..D    [f000:2860]   IO: outb 00ee <= 70
9d25.9d29    RH..    [f000:2860]   IO:  inb 0cff => 00
9d25.9d2a    R..D    [f000:2860]   IO: outb 00eb <= 00
9d25.9d2b    R..D    [f000:2860]   IO: outb 00ef <= 00
9d25.9d2c    R.Q.    [f000:705e]   MEM:  readw 000f706f => 2c09
9d25.9d2d    R.Q.    [f000:705e]   MEM:  readl 000f7079 => 00000100
9d25.9d2e    R.Q.    [f000:707f]   MEM:  readl 000f7082 => 10000000
9d25.9d2f    R.Q.    [f000:7088]   MEM:  readw 000f708d => 036a
9d25.9d30    R.Q.    [f000:7088]   MEM:  readw 000f7095 => 709a
9d31.9d32    RH..    [f000:287e]   IO: outl 0cf8 <= 80000368
9d31.9d33    R..D    [f000:287e]   IO: outb 00ec <= 68
9d31.9d34    R..D    [f000:287e]   IO: outb 00ea <= 68
9d31.9d35    RH..    [f000:287e]   IO: outb 0cfe <= a8
9d31.9d36    R..D    [f000:287e]   IO: outb 00ed <= a8
9d31.9d37    R..D    [f000:287e]   IO: outb 00eb <= a8
9d31.9d38    R.Q.    [f000:3772]   MEM:  readw 000f3773 => 3778
9d31.9d39    R.Q.    [f000:513a]   MEM:  readb 000f513a => b8
9d31.9d3a    R.Q.    [f000:513a]   MEM:  readw 000f513b => 0c96
9d31.9d3b    R.Q.    [f000:513a]   MEM:  readl 000f513f => 00000300
9d31.9d3c    R.Q.    [f000:513a]   MEM:  readw 000f5149 => 514e
9d3d.9d3e    RH..    [f000:763f]   IO: outb 0074 <= 0e
9d3d.9d3f    RH..    [f000:763f]   IO:  inb 0075 => 00
9d3d.9d40    RH..    [f000:7663]   IO: outb 0074 <= 96
9d3d.9d41    RH..    [f000:7663]   IO:  inb 0075 => 01
9d3d.9d42    R.Q.    [f000:377a]   MEM:  readw 000f377b => 3780
9d3d.9d43    R.Q.    [f000:71cb]   MEM:  readw 000f71d5 => 71da
9d45.9d46    RH..    [f000:287e]   IO: outl 0cf8 <= 800004d8
9d45.9d47    R..D    [f000:287e]   IO: outb 00ec <= d8
9d45.9d48    R..D    [f000:287e]   IO: outb 00ea <= d8
9d45.9d49    RH..    [f000:287e]   IO: outb 0cfd <= 00
9d45.9d4a    R..D    [f000:287e]   IO: outb 00ed <= 00
9d45.9d4b    R..D    [f000:287e]   IO: outb 00eb <= 00
9d45.9d4c    R.Q.    [f000:71dc]   MEM:  readw 000f71e1 => 0389
9d45.9d4d    R.Q.    [f000:71dc]   MEM:  readw 000f71e9 => 71ee
9d4e.9d4f    RH..    [f000:2860]   IO: outl 0cf8 <= 80000388
9d4e.9d50    R..D    [f000:2860]   IO: outb 00ea <= 88
9d4e.9d51    R..D    [f000:2860]   IO: outb 00ee <= 88
9d4e.9d52    RH..    [f000:2860]   IO:  inb 0cfd => 00
9d4e.9d53    R..D    [f000:2860]   IO: outb 00eb <= 00
9d4e.9d54    R..D    [f000:2860]   IO: outb 00ef <= 00
9d4e.9d55    R.Q.    [f000:71f0]   MEM:  readw 000f71f7 => 0388
9d4e.9d56    R.Q.    [f000:71f0]   MEM:  readw 000f71ff => 7204
9d57.9d58    RH..    [f000:2860]   IO: outl 0cf8 <= 80000388
9d57.9d59    R..D    [f000:2860]   IO: outb 00ea <= 88
9d57.9d5a    R..D    [f000:2860]   IO: outb 00ee <= 88
9d57.9d5b    RH..    [f000:2860]   IO:  inb 0cfc => 80
9d57.9d5c    R..D    [f000:2860]   IO: outb 00eb <= 80
9d57.9d5d    R..D    [f000:2860]   IO: outb 00ef <= 80
9d57.9d5e    R.Q.    [f000:7206]   MEM:  readw 000f720d => 0080
9d57.9d5f    R.Q.    [f000:7206]   MEM:  readw 000f7211 => 0128
9d57.9d60    R.Q.    [f000:3782]   MEM:  readw 000f3783 => 3788
9d57.9d61    R.Q.    [f000:70a1]   MEM:  readw 000f70a9 => 70ae
9d62.9d63    RH..    [f000:2860]   IO: outl 0cf8 <= 80000380
9d62.9d64    R..D    [f000:2860]   IO: outb 00ea <= 80
9d62.9d65    R..D    [f000:2860]   IO: outb 00ee <= 80
9d62.9d66    RH..    [f000:2860]   IO:  inb 0cfc => 00
9d62.9d67    R..D    [f000:2860]   IO: outb 00eb <= 00
9d62.9d68    R..D    [f000:2860]   IO: outb 00ef <= 00
9d62.9d69    R.Q.    [f000:70b0]   MEM:  readw 000f70c1 => 70c6
9d6a.9d6b    RH..    [f000:287e]   IO: outl 0cf8 <= 80000380
9d6a.9d6c    R..D    [f000:287e]   IO: outb 00ec <= 80
9d6a.9d6d    R..D    [f000:287e]   IO: outb 00ea <= 80
9d6a.9d6e    RH..    [f000:287e]   IO: outb 0cfc <= 55
9d6a.9d6f    R..D    [f000:287e]   IO: outb 00ed <= 55
9d6a.9d70    R..D    [f000:287e]   IO: outb 00eb <= 55
9d6a.9d71    R.Q.    [f000:70c8]   MEM:  readw 000f70cd => 0381
9d6a.9d72    R.Q.    [f000:70c8]   MEM:  readw 000f70d5 => 70da
9d73.9d74    RH..    [f000:2860]   IO: outl 0cf8 <= 80000380
9d73.9d75    R..D    [f000:2860]   IO: outb 00ea <= 80
9d73.9d76    R..D    [f000:2860]   IO: outb 00ee <= 80
9d73.9d77    RH..    [f000:2860]   IO:  inb 0cfd => 00
9d73.9d78    R..D    [f000:2860]   IO: outb 00eb <= 00
9d73.9d79    R..D    [f000:2860]   IO: outb 00ef <= 00
9d73.9d7a    R.Q.    [f000:70dc]   MEM:  readw 000f70ed => 70f2
9d7b.9d7c    RH..    [f000:287e]   IO: outl 0cf8 <= 80000380
9d7b.9d7d    R..D    [f000:287e]   IO: outb 00ec <= 80
9d7b.9d7e    R..D    [f000:287e]   IO: outb 00ea <= 80
9d7b.9d7f    RH..    [f000:287e]   IO: outb 0cfd <= 55
9d7b.9d80    R..D    [f000:287e]   IO: outb 00ed <= 55
9d7b.9d81    R..D    [f000:287e]   IO: outb 00eb <= 55
9d7b.9d82    R.Q.    [f000:70f4]   MEM:  readw 000f70f9 => 0382
9d7b.9d83    R.Q.    [f000:70f4]   MEM:  readw 000f7101 => 7106
9d84.9d85    RH..    [f000:2860]   IO: outl 0cf8 <= 80000380
9d84.9d86    R..D    [f000:2860]   IO: outb 00ea <= 80
9d84.9d87    R..D    [f000:2860]   IO: outb 00ee <= 80
9d84.9d88    RH..    [f000:2860]   IO:  inb 0cfe => 00
9d84.9d89    R..D    [f000:2860]   IO: outb 00eb <= 00
9d84.9d8a    R..D    [f000:2860]   IO: outb 00ef <= 00
9d84.9d8b    R.Q.    [f000:7108]   MEM:  readw 000f7119 => 711e
9d8c.9d8d    RH..    [f000:287e]   IO: outl 0cf8 <= 80000380
9d8c.9d8e    R..D    [f000:287e]   IO: outb 00ec <= 80
9d8c.9d8f    R..D    [f000:287e]   IO: outb 00ea <= 80
9d8c.9d90    RH..    [f000:287e]   IO: outb 0cfe <= 55
9d8c.9d91    R..D    [f000:287e]   IO: outb 00ed <= 55
9d8c.9d92    R..D    [f000:287e]   IO: outb 00eb <= 55
9d8c.9d93    R.Q.    [f000:7120]   MEM:  readw 000f7125 => 0383
9d8c.9d94    R.Q.    [f000:7120]   MEM:  readw 000f712d => 7132
9d95.9d96    RH..    [f000:2860]   IO: outl 0cf8 <= 80000380
9d95.9d97    R..D    [f000:2860]   IO: outb 00ea <= 80
9d95.9d98    R..D    [f000:2860]   IO: outb 00ee <= 80
9d95.9d99    RH..    [f000:2860]   IO:  inb 0cff => 00
9d95.9d9a    R..D    [f000:2860]   IO: outb 00eb <= 00
9d95.9d9b    R..D    [f000:2860]   IO: outb 00ef <= 00
9d95.9d9c    R.Q.    [f000:7134]   MEM:  readw 000f7141 => 7146
9d9d.9d9e    RH..    [f000:287e]   IO: outl 0cf8 <= 80000380
9d9d.9d9f    R..D    [f000:287e]   IO: outb 00ec <= 80
9d9d.9da0    R..D    [f000:287e]   IO: outb 00ea <= 80
9d9d.9da1    RH..    [f000:287e]   IO: outb 0cff <= 11
9d9d.9da2    R..D    [f000:287e]   IO: outb 00ed <= 11
9d9d.9da3    R..D    [f000:287e]   IO: outb 00eb <= 11
9d9d.9da4    R.Q.    [f000:7148]   MEM:  readl 000f7151 => ffffffff
9da5.9da6    R.Q.    [f000:7148]   MEM: writel 00000000 <= ffffffff
9da5.9da7    R.Q.    [f000:714f]   MEM:  readl 000f7151 => ffffffff
9da5.9da8    R.Q.    [f000:714f]   MEM: writel 00001000 <= ffffffff
9da5.9da9    R.Q.    [f000:714f]   MEM: writel 00002000 <= ffffffff
9da5.9daa    R.Q.    [f000:714f]   MEM: writel 00003000 <= ffffffff
9da5.9dab    R.Q.    [f000:714f]   MEM: writel 00004000 <= ffffffff
9da5.9dac    R.Q.    [f000:714f]   MEM: writel 00005000 <= ffffffff
9da5.9dad    R.Q.    [f000:714f]   MEM: writel 00006000 <= ffffffff
9da5.9dae    R.Q.    [f000:714f]   MEM: writel 00007000 <= ffffffff
9da5.9daf    R.Q.    [f000:714f]   MEM: writel 00008000 <= ffffffff
9da5.9db0    R.Q.    [f000:714f]   MEM: writel 00009000 <= ffffffff
9da5.9db1    R.Q.    [f000:714f]   MEM: writel 0000a000 <= ffffffff
9da5.9db2    R.Q.    [f000:714f]   MEM: writel 0000b000 <= ffffffff
9da5.9db3    R.Q.    [f000:714f]   MEM: writel 0000c000 <= ffffffff
9da5.9db4    R.Q.    [f000:714f]   MEM: writel 0000d000 <= ffffffff
9da5.9db5    R.Q.    [f000:714f]   MEM: writel 0000e000 <= ffffffff
9da5.9db6    R.Q.    [f000:714f]   MEM: writel 0000f000 <= ffffffff
9da5.9db7    R.Q.    [f000:714f]   MEM: writel 00010000 <= ffffffff
9da5.9db8    R.Q.    [f000:714f]   MEM: writel 00011000 <= ffffffff
9da5.9db9    R.Q.    [f000:714f]   MEM: writel 00012000 <= ffffffff
9da5.9dba    R.Q.    [f000:714f]   MEM: writel 00013000 <= ffffffff
9da5.9dbb    R.Q.    [f000:714f]   MEM: writel 00014000 <= ffffffff
9da5.9dbc    R.Q.    [f000:714f]   MEM: writel 00015000 <= ffffffff
9da5.9dbd    R.Q.    [f000:714f]   MEM: writel 00016000 <= ffffffff
9da5.9dbe    R.Q.    [f000:714f]   MEM: writel 00017000 <= ffffffff
9da5.9dbf    R.Q.    [f000:714f]   MEM: writel 00018000 <= ffffffff
9da5.9dc0    R.Q.    [f000:714f]   MEM: writel 00019000 <= ffffffff
9da5.9dc1    R.Q.    [f000:714f]   MEM: writel 0001a000 <= ffffffff
9da5.9dc2    R.Q.    [f000:714f]   MEM: writel 0001b000 <= ffffffff
9da5.9dc3    R.Q.    [f000:714f]   MEM: writel 0001c000 <= ffffffff
9da5.9dc4    R.Q.    [f000:714f]   MEM: writel 0001d000 <= ffffffff
9da5.9dc5    R.Q.    [f000:714f]   MEM: writel 0001e000 <= ffffffff
9da5.9dc6    R.Q.    [f000:714f]   MEM: writel 0001f000 <= ffffffff
9da5.9dc7    R.Q.    [f000:714f]   MEM: writel 00020000 <= ffffffff
9da5.9dc8    R.Q.    [f000:714f]   MEM: writel 00021000 <= ffffffff
9da5.9dc9    R.Q.    [f000:714f]   MEM: writel 00022000 <= ffffffff
9da5.9dca    R.Q.    [f000:714f]   MEM: writel 00023000 <= ffffffff
9da5.9dcb    R.Q.    [f000:714f]   MEM: writel 00024000 <= ffffffff
9da5.9dcc    R.Q.    [f000:714f]   MEM: writel 00025000 <= ffffffff
9da5.9dcd    R.Q.    [f000:714f]   MEM: writel 00026000 <= ffffffff
9da5.9dce    R.Q.    [f000:714f]   MEM: writel 00027000 <= ffffffff
9da5.9dcf    R.Q.    [f000:714f]   MEM: writel 00028000 <= ffffffff
9da5.9dd0    R.Q.    [f000:714f]   MEM: writel 00029000 <= ffffffff
9da5.9dd1    R.Q.    [f000:714f]   MEM: writel 0002a000 <= ffffffff
9da5.9dd2    R.Q.    [f000:714f]   MEM: writel 0002b000 <= ffffffff
9da5.9dd3    R.Q.    [f000:714f]   MEM: writel 0002c000 <= ffffffff
9da5.9dd4    R.Q.    [f000:714f]   MEM: writel 0002d000 <= ffffffff
9da5.9dd5    R.Q.    [f000:714f]   MEM: writel 0002e000 <= ffffffff
9da5.9dd6    R.Q.    [f000:714f]   MEM: writel 0002f000 <= ffffffff
9da5.9dd7    R.Q.    [f000:714f]   MEM: writel 00030000 <= ffffffff
9da5.9dd8    R.Q.    [f000:714f]   MEM: writel 00031000 <= ffffffff
9da5.9dd9    R.Q.    [f000:714f]   MEM: writel 00032000 <= ffffffff
9da5.9dda    R.Q.    [f000:714f]   MEM: writel 00033000 <= ffffffff
9da5.9ddb    R.Q.    [f000:714f]   MEM: writel 00034000 <= ffffffff
9da5.9ddc    R.Q.    [f000:714f]   MEM: writel 00035000 <= ffffffff
9da5.9ddd    R.Q.    [f000:714f]   MEM: writel 00036000 <= ffffffff
9da5.9dde    R.Q.    [f000:714f]   MEM: writel 00037000 <= ffffffff
9da5.9ddf    R.Q.    [f000:714f]   MEM: writel 00038000 <= ffffffff
9da5.9de0    R.Q.    [f000:714f]   MEM: writel 00039000 <= ffffffff
9da5.9de1    R.Q.    [f000:714f]   MEM: writel 0003a000 <= ffffffff
9da5.9de2    R.Q.    [f000:714f]   MEM: writel 0003b000 <= ffffffff
9da5.9de3    R.Q.    [f000:714f]   MEM: writel 0003c000 <= ffffffff
9da5.9de4    R.Q.    [f000:714f]   MEM: writel 0003d000 <= ffffffff
9da5.9de5    R.Q.    [f000:714f]   MEM: writel 0003e000 <= ffffffff
9da5.9de6    R.Q.    [f000:714f]   MEM: writel 0003f000 <= ffffffff
9da5.9de7    R.Q.    [f000:714f]   MEM: writel 00040000 <= ffffffff
9da5.9de8    R.Q.    [f000:714f]   MEM: writel 00041000 <= ffffffff
9da5.9de9    R.Q.    [f000:714f]   MEM: writel 00042000 <= ffffffff
9da5.9dea    R.Q.    [f000:714f]   MEM: writel 00043000 <= ffffffff
9da5.9deb    R.Q.    [f000:714f]   MEM: writel 00044000 <= ffffffff
9da5.9dec    R.Q.    [f000:714f]   MEM: writel 00045000 <= ffffffff
9da5.9ded    R.Q.    [f000:714f]   MEM: writel 00046000 <= ffffffff
9da5.9dee    R.Q.    [f000:714f]   MEM: writel 00047000 <= ffffffff
9da5.9def    R.Q.    [f000:714f]   MEM: writel 00048000 <= ffffffff
9da5.9df0    R.Q.    [f000:714f]   MEM: writel 00049000 <= ffffffff
9da5.9df1    R.Q.    [f000:714f]   MEM: writel 0004a000 <= ffffffff
9da5.9df2    R.Q.    [f000:714f]   MEM: writel 0004b000 <= ffffffff
9da5.9df3    R.Q.    [f000:714f]   MEM: writel 0004c000 <= ffffffff
9da5.9df4    R.Q.    [f000:714f]   MEM: writel 0004d000 <= ffffffff
9da5.9df5    R.Q.    [f000:714f]   MEM: writel 0004e000 <= ffffffff
9da5.9df6    R.Q.    [f000:714f]   MEM: writel 0004f000 <= ffffffff
9da5.9df7    R.Q.    [f000:714f]   MEM: writel 00050000 <= ffffffff
9da5.9df8    R.Q.    [f000:714f]   MEM: writel 00051000 <= ffffffff
9da5.9df9    R.Q.    [f000:714f]   MEM: writel 00052000 <= ffffffff
9da5.9dfa    R.Q.    [f000:714f]   MEM: writel 00053000 <= ffffffff
9da5.9dfb    R.Q.    [f000:714f]   MEM: writel 00054000 <= ffffffff
9da5.9dfc    R.Q.    [f000:714f]   MEM: writel 00055000 <= ffffffff
9da5.9dfd    R.Q.    [f000:714f]   MEM: writel 00056000 <= ffffffff
9da5.9dfe    R.Q.    [f000:714f]   MEM: writel 00057000 <= ffffffff
9da5.9dff    R.Q.    [f000:714f]   MEM: writel 00058000 <= ffffffff
9da5.9e00    R.Q.    [f000:714f]   MEM: writel 00059000 <= ffffffff
9da5.9e01    R.Q.    [f000:714f]   MEM: writel 0005a000 <= ffffffff
9da5.9e02    R.Q.    [f000:714f]   MEM: writel 0005b000 <= ffffffff
9da5.9e03    R.Q.    [f000:714f]   MEM: writel 0005c000 <= ffffffff
9da5.9e04    R.Q.    [f000:714f]   MEM: writel 0005d000 <= ffffffff
9da5.9e05    R.Q.    [f000:714f]   MEM: writel 0005e000 <= ffffffff
9da5.9e06    R.Q.    [f000:714f]   MEM: writel 0005f000 <= ffffffff
9da5.9e07    R.Q.    [f000:714f]   MEM: writel 00060000 <= ffffffff
9da5.9e08    R.Q.    [f000:714f]   MEM: writel 00061000 <= ffffffff
9da5.9e09    R.Q.    [f000:714f]   MEM: writel 00062000 <= ffffffff
9da5.9e0a    R.Q.    [f000:714f]   MEM: writel 00063000 <= ffffffff
9da5.9e0b    R.Q.    [f000:714f]   MEM: writel 00064000 <= ffffffff
9da5.9e0c    R.Q.    [f000:714f]   MEM: writel 00065000 <= ffffffff
9da5.9e0d    R.Q.    [f000:714f]   MEM: writel 00066000 <= ffffffff
9da5.9e0e    R.Q.    [f000:714f]   MEM: writel 00067000 <= ffffffff
9da5.9e0f    R.Q.    [f000:714f]   MEM: writel 00068000 <= ffffffff
9da5.9e10    R.Q.    [f000:714f]   MEM: writel 00069000 <= ffffffff
9da5.9e11    R.Q.    [f000:714f]   MEM: writel 0006a000 <= ffffffff
9da5.9e12    R.Q.    [f000:714f]   MEM: writel 0006b000 <= ffffffff
9da5.9e13    R.Q.    [f000:714f]   MEM: writel 0006c000 <= ffffffff
9da5.9e14    R.Q.    [f000:714f]   MEM: writel 0006d000 <= ffffffff
9da5.9e15    R.Q.    [f000:714f]   MEM: writel 0006e000 <= ffffffff
9da5.9e16    R.Q.    [f000:714f]   MEM: writel 0006f000 <= ffffffff
9da5.9e17    R.Q.    [f000:714f]   MEM: writel 00070000 <= ffffffff
9da5.9e18    R.Q.    [f000:714f]   MEM: writel 00071000 <= ffffffff
9da5.9e19    R.Q.    [f000:714f]   MEM: writel 00072000 <= ffffffff
9da5.9e1a    R.Q.    [f000:714f]   MEM: writel 00073000 <= ffffffff
9da5.9e1b    R.Q.    [f000:714f]   MEM: writel 00074000 <= ffffffff
9da5.9e1c    R.Q.    [f000:714f]   MEM: writel 00075000 <= ffffffff
9da5.9e1d    R.Q.    [f000:714f]   MEM: writel 00076000 <= ffffffff
9da5.9e1e    R.Q.    [f000:714f]   MEM: writel 00077000 <= ffffffff
9da5.9e1f    R.Q.    [f000:714f]   MEM: writel 00078000 <= ffffffff
9da5.9e20    R.Q.    [f000:714f]   MEM: writel 00079000 <= ffffffff
9da5.9e21    R.Q.    [f000:714f]   MEM: writel 0007a000 <= ffffffff
9da5.9e22    R.Q.    [f000:714f]   MEM: writel 0007b000 <= ffffffff
9da5.9e23    R.Q.    [f000:714f]   MEM: writel 0007c000 <= ffffffff
9da5.9e24    R.Q.    [f000:714f]   MEM: writel 0007d000 <= ffffffff
9da5.9e25    R.Q.    [f000:714f]   MEM: writel 0007e000 <= ffffffff
9da5.9e26    R.Q.    [f000:714f]   MEM: writel 0007f000 <= ffffffff
9da5.9e27    R.Q.    [f000:714f]   MEM: writel 00080000 <= ffffffff
9da5.9e28    R.Q.    [f000:714f]   MEM: writel 00081000 <= ffffffff
9da5.9e29    R.Q.    [f000:714f]   MEM: writel 00082000 <= ffffffff
9da5.9e2a    R.Q.    [f000:714f]   MEM: writel 00083000 <= ffffffff
9da5.9e2b    R.Q.    [f000:714f]   MEM: writel 00084000 <= ffffffff
9da5.9e2c    R.Q.    [f000:714f]   MEM: writel 00085000 <= ffffffff
9da5.9e2d    R.Q.    [f000:714f]   MEM: writel 00086000 <= ffffffff
9da5.9e2e    R.Q.    [f000:714f]   MEM: writel 00087000 <= ffffffff
9da5.9e2f    R.Q.    [f000:714f]   MEM: writel 00088000 <= ffffffff
9da5.9e30    R.Q.    [f000:714f]   MEM: writel 00089000 <= ffffffff
9da5.9e31    R.Q.    [f000:714f]   MEM: writel 0008a000 <= ffffffff
9da5.9e32    R.Q.    [f000:714f]   MEM: writel 0008b000 <= ffffffff
9da5.9e33    R.Q.    [f000:714f]   MEM: writel 0008c000 <= ffffffff
9da5.9e34    R.Q.    [f000:714f]   MEM: writel 0008d000 <= ffffffff
9da5.9e35    R.Q.    [f000:714f]   MEM: writel 0008e000 <= ffffffff
9da5.9e36    R.Q.    [f000:714f]   MEM: writel 0008f000 <= ffffffff
9da5.9e37    R.Q.    [f000:714f]   MEM: writel 00090000 <= ffffffff
9da5.9e38    R.Q.    [f000:714f]   MEM: writel 00091000 <= ffffffff
9da5.9e39    R.Q.    [f000:714f]   MEM: writel 00092000 <= ffffffff
9da5.9e3a    R.Q.    [f000:714f]   MEM: writel 00093000 <= ffffffff
9da5.9e3b    R.Q.    [f000:714f]   MEM: writel 00094000 <= ffffffff
9da5.9e3c    R.Q.    [f000:714f]   MEM: writel 00095000 <= ffffffff
9da5.9e3d    R.Q.    [f000:714f]   MEM: writel 00096000 <= ffffffff
9da5.9e3e    R.Q.    [f000:714f]   MEM: writel 00097000 <= ffffffff
9da5.9e3f    R.Q.    [f000:714f]   MEM: writel 00098000 <= ffffffff
9da5.9e40    R.Q.    [f000:714f]   MEM: writel 00099000 <= ffffffff
9da5.9e41    R.Q.    [f000:714f]   MEM: writel 0009a000 <= ffffffff
9da5.9e42    R.Q.    [f000:714f]   MEM: writel 0009b000 <= ffffffff
9da5.9e43    R.Q.    [f000:714f]   MEM: writel 0009c000 <= ffffffff
9da5.9e44    R.Q.    [f000:714f]   MEM: writel 0009d000 <= ffffffff
9da5.9e45    R.Q.    [f000:714f]   MEM: writel 0009e000 <= ffffffff
9da5.9e46    R.Q.    [f000:714f]   MEM: writel 0009f000 <= ffffffff
9e47.9e48    RHQ.    [f000:714f]   MEM: writel 000a0000 <= ffffffff
9e47.9e49    RHQ.    [f000:714f]   MEM: writel 000a0004 <= ffffffff
9e47.9e4a    RHQ.    [f000:714f]   MEM: writel 000a0008 <= ffffffff
9e47.9e4b    RHQ.    [f000:714f]   MEM: writel 000a000c <= ffffffff
