{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711450055941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711450055941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 16:17:35 2024 " "Processing started: Tue Mar 26 16:17:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711450055941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711450055941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711450055941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711450056261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 2 2 " "Found 2 design units, including 2 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "E:/bb/verilog codes/fsm/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm_tb " "Found entity 2: fsm_tb" {  } { { "fsm.v" "" { Text "E:/bb/verilog codes/fsm/fsm.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy1010.v 2 2 " "Found 2 design units, including 2 entities, in source file mealy1010.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy1010na " "Found entity 1: mealy1010na" {  } { { "mealy1010.v" "" { Text "E:/bb/verilog codes/fsm/mealy1010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""} { "Info" "ISGN_ENTITY_NAME" "2 mealy1010na_tb " "Found entity 2: mealy1010na_tb" {  } { { "mealy1010.v" "" { Text "E:/bb/verilog codes/fsm/mealy1010.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 moore1010na.v(4) " "Verilog HDL Expression warning at moore1010na.v(4): truncated literal to match 2 bits" {  } { { "moore1010na.v" "" { Text "E:/bb/verilog codes/fsm/moore1010na.v" 4 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1711450056301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1010na.v 2 2 " "Found 2 design units, including 2 entities, in source file moore1010na.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1010na " "Found entity 1: moore1010na" {  } { { "moore1010na.v" "" { Text "E:/bb/verilog codes/fsm/moore1010na.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""} { "Info" "ISGN_ENTITY_NAME" "2 moore1010na_tb " "Found entity 2: moore1010na_tb" {  } { { "moore1010na.v" "" { Text "E:/bb/verilog codes/fsm/moore1010na.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711450056301 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 moore1010a.v(4) " "Verilog HDL Expression warning at moore1010a.v(4): truncated literal to match 2 bits" {  } { { "moore1010a.v" "" { Text "E:/bb/verilog codes/fsm/moore1010a.v" 4 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1711450056311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1010a.v 2 2 " "Found 2 design units, including 2 entities, in source file moore1010a.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1010a " "Found entity 1: moore1010a" {  } { { "moore1010a.v" "" { Text "E:/bb/verilog codes/fsm/moore1010a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""} { "Info" "ISGN_ENTITY_NAME" "2 moore1010a_tb " "Found entity 2: moore1010a_tb" {  } { { "moore1010a.v" "" { Text "E:/bb/verilog codes/fsm/moore1010a.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy1010a.v 2 2 " "Found 2 design units, including 2 entities, in source file mealy1010a.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy1010a " "Found entity 1: mealy1010a" {  } { { "mealy1010a.v" "" { Text "E:/bb/verilog codes/fsm/mealy1010a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""} { "Info" "ISGN_ENTITY_NAME" "2 mealy1010a_tb " "Found entity 2: mealy1010a_tb" {  } { { "mealy1010a.v" "" { Text "E:/bb/verilog codes/fsm/mealy1010a.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "E:/bb/verilog codes/fsm/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_tb1 " "Found entity 2: fifo_tb1" {  } { { "fifo.v" "" { Text "E:/bb/verilog codes/fsm/fifo.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_write.v 1 1 " "Found 1 design units, including 1 entities, in source file file_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_write " "Found entity 1: file_write" {  } { { "file_write.v" "" { Text "E:/bb/verilog codes/fsm/file_write.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711450056311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "file_write " "Elaborating entity \"file_write\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711450056341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i file_write.v(5) " "Verilog HDL or VHDL warning at file_write.v(5): object \"i\" assigned a value but never read" {  } { { "file_write.v" "" { Text "E:/bb/verilog codes/fsm/file_write.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711450056341 "|file_write"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j file_write.v(6) " "Verilog HDL or VHDL warning at file_write.v(6): object \"j\" assigned a value but never read" {  } { { "file_write.v" "" { Text "E:/bb/verilog codes/fsm/file_write.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711450056341 "|file_write"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a file_write.v(7) " "Verilog HDL or VHDL warning at file_write.v(7): object \"a\" assigned a value but never read" {  } { { "file_write.v" "" { Text "E:/bb/verilog codes/fsm/file_write.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711450056341 "|file_write"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b file_write.v(7) " "Verilog HDL or VHDL warning at file_write.v(7): object \"b\" assigned a value but never read" {  } { { "file_write.v" "" { Text "E:/bb/verilog codes/fsm/file_write.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711450056341 "|file_write"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cin file_write.v(8) " "Verilog HDL or VHDL warning at file_write.v(8): object \"cin\" assigned a value but never read" {  } { { "file_write.v" "" { Text "E:/bb/verilog codes/fsm/file_write.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711450056341 "|file_write"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen file_write.v(12) " "Verilog HDL Unsupported Feature error at file_write.v(12): system function \"\$fopen\" is not supported for synthesis" {  } { { "file_write.v" "" { Text "E:/bb/verilog codes/fsm/file_write.v" 12 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Quartus II" 0 -1 1711450056341 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "file_write.v(21) " "Verilog HDL warning at file_write.v(21): ignoring unsupported system task" {  } { { "file_write.v" "" { Text "E:/bb/verilog codes/fsm/file_write.v" 21 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1711450056341 "|file_write"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1711450056341 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711450056380 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 26 16:17:36 2024 " "Processing ended: Tue Mar 26 16:17:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711450056380 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711450056380 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711450056380 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711450056380 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711450057103 ""}
