TRACE::2022-04-29.15:55:27::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:27::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:27::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:28::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:28::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-29.15:55:29::SCWPlatform::Opened new HwDB with name pl_top_0
TRACE::2022-04-29.15:55:29::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-04-29.15:55:29::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top"
		}]
}
TRACE::2022-04-29.15:55:29::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-04-29.15:55:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-29.15:55:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-29.15:55:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-29.15:55:29::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:29::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:29::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:29::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:29::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:29::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:29::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:29::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:29::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-04-29.15:55:29::SCWPlatform::Generating the sources  .
TRACE::2022-04-29.15:55:29::SCWBDomain::Generating boot domain sources.
TRACE::2022-04-29.15:55:29::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-04-29.15:55:29::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:29::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:29::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:29::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:29::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-29.15:55:29::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:29::SCWMssOS::mss does not exists at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:29::SCWMssOS::Creating sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:29::SCWMssOS::Adding the swdes entry, created swdb E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:29::SCWMssOS::updating the scw layer changes to swdes at   E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:29::SCWMssOS::Writing mss at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:29::SCWMssOS::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-29.15:55:29::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-29.15:55:29::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-29.15:55:29::SCWBDomain::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-29.15:55:33::SCWPlatform::Generating sources Done.
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-04-29.15:55:33::SCWMssOS::Could not open the swdb for E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-04-29.15:55:33::SCWMssOS::Could not open the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-04-29.15:55:33::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-29.15:55:33::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-29.15:55:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:55:33::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-29.15:55:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-29.15:55:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-29.15:55:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::mss does not exists at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::Creating sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::Adding the swdes entry, created swdb E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::updating the scw layer changes to swdes at   E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::Writing mss at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-29.15:55:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-29.15:55:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:33::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:33::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:33::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:33::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:33::SCWMssOS::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-29.15:55:33::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2022-04-29.15:55:34::SCWPlatform::Started generating the artifacts platform pl_top
TRACE::2022-04-29.15:55:34::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-29.15:55:34::SCWPlatform::Started generating the artifacts for system configuration pl_top
LOG::2022-04-29.15:55:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-29.15:55:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-29.15:55:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-29.15:55:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-04-29.15:55:34::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-29.15:55:34::SCWSystem::Not a boot domain 
LOG::2022-04-29.15:55:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-29.15:55:34::SCWDomain::Generating domain artifcats
TRACE::2022-04-29.15:55:34::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-29.15:55:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/sw/pl_top/qemu/
TRACE::2022-04-29.15:55:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/sw/pl_top/standalone_domain/qemu/
TRACE::2022-04-29.15:55:34::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-29.15:55:34::SCWMssOS::Could not open the swdb for E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2022-04-29.15:55:34::SCWMssOS::Could not open the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-04-29.15:55:34::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-29.15:55:34::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-29.15:55:34::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:55:34::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-29.15:55:34::SCWMssOS::Mss edits present, copying mssfile into export location E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-29.15:55:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-29.15:55:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-04-29.15:55:34::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-29.15:55:34::SCWMssOS::Copying to export directory.
TRACE::2022-04-29.15:55:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-29.15:55:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-29.15:55:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-29.15:55:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-29.15:55:34::SCWSystem::Completed Processing the sysconfig pl_top
LOG::2022-04-29.15:55:34::SCWPlatform::Completed generating the artifacts for system configuration pl_top
TRACE::2022-04-29.15:55:34::SCWPlatform::Started preparing the platform 
TRACE::2022-04-29.15:55:34::SCWSystem::Writing the bif file for system config pl_top
TRACE::2022-04-29.15:55:34::SCWSystem::dir created 
TRACE::2022-04-29.15:55:34::SCWSystem::Writing the bif 
TRACE::2022-04-29.15:55:34::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-29.15:55:34::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-29.15:55:34::SCWPlatform::Completed generating the platform
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8612ca75af702af2d9aef4e0babe444a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-29.15:55:34::SCWPlatform::updated the xpfm file.
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8612ca75af702af2d9aef4e0babe444a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8612ca75af702af2d9aef4e0babe444a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-04-29.15:55:34::SCWPlatform::Started generating the artifacts platform pl_top
TRACE::2022-04-29.15:55:34::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-29.15:55:34::SCWPlatform::Started generating the artifacts for system configuration pl_top
LOG::2022-04-29.15:55:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-29.15:55:34::SCWDomain::Generating domain artifcats
TRACE::2022-04-29.15:55:34::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-29.15:55:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/sw/pl_top/qemu/
TRACE::2022-04-29.15:55:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/sw/pl_top/standalone_domain/qemu/
TRACE::2022-04-29.15:55:34::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-29.15:55:34::SCWMssOS::Mss edits present, copying mssfile into export location E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-29.15:55:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-29.15:55:34::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-29.15:55:34::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-29.15:55:34::SCWMssOS::Copying to export directory.
TRACE::2022-04-29.15:55:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-29.15:55:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-29.15:55:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-29.15:55:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-29.15:55:34::SCWSystem::Completed Processing the sysconfig pl_top
LOG::2022-04-29.15:55:34::SCWPlatform::Completed generating the artifacts for system configuration pl_top
TRACE::2022-04-29.15:55:34::SCWPlatform::Started preparing the platform 
TRACE::2022-04-29.15:55:34::SCWSystem::Writing the bif file for system config pl_top
TRACE::2022-04-29.15:55:34::SCWSystem::dir created 
TRACE::2022-04-29.15:55:34::SCWSystem::Writing the bif 
TRACE::2022-04-29.15:55:34::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-29.15:55:34::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-29.15:55:34::SCWPlatform::Completed generating the platform
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:55:34::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:55:34::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:55:34::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:55:34::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:55:34::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8612ca75af702af2d9aef4e0babe444a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-29.15:55:34::SCWPlatform::updated the xpfm file.
LOG::2022-04-29.15:56:10::SCWPlatform::Started generating the artifacts platform pl_top
TRACE::2022-04-29.15:56:10::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-29.15:56:10::SCWPlatform::Started generating the artifacts for system configuration pl_top
LOG::2022-04-29.15:56:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-29.15:56:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-29.15:56:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-29.15:56:10::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-29.15:56:10::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:10::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:10::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:10::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:10::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:10::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:10::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:10::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:56:10::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:10::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:56:10::SCWBDomain::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-29.15:56:10::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-29.15:56:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-29.15:56:10::SCWBDomain::System Command Ran  E:&  cd  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl & make 
TRACE::2022-04-29.15:56:10::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2022-04-29.15:56:10::SCWBDomain::make[1]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-29.15:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2022-04-29.15:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-29.15:56:10::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-29.15:56:10::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:10::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:10::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2022-04-29.15:56:10::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:10::SCWBDomain::libsrc/bram_v4_3/src'

TRACE::2022-04-29.15:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-04-29.15:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-04-29.15:56:10::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-04-29.15:56:10::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:10::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:10::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-29.15:56:10::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:10::SCWBDomain::libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-29.15:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-04-29.15:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-29.15:56:10::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-29.15:56:10::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:10::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:10::SCWBDomain::/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-29.15:56:10::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:10::SCWBDomain::libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-29.15:56:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-29.15:56:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/ddrps_v1_0/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:11::SCWBDomain::libsrc/ddrps_v1_0/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/devcfg_v3_5/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:11::SCWBDomain::libsrc/devcfg_v3_5/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-29.15:56:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-29.15:56:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/dmaps_v2_5/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:11::SCWBDomain::libsrc/dmaps_v2_5/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-29.15:56:11::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-29.15:56:11::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/gpio_v4_5/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:11::SCWBDomain::libsrc/gpio_v4_5/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/qspips_v3_6/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:11::SCWBDomain::libsrc/qspips_v3_6/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:11::SCWBDomain::libsrc/scugic_v4_1/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-29.15:56:11::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-29.15:56:11::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/scutimer_v2_1/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:11::SCWBDomain::libsrc/scutimer_v2_1/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:11::SCWBDomain::libsrc/scuwdt_v2_1/src'

TRACE::2022-04-29.15:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-04-29.15:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-29.15:56:11::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-29.15:56:11::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:11::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:11::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2022-04-29.15:56:12::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:12::SCWBDomain::libsrc/sdps_v3_8/src'

TRACE::2022-04-29.15:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-04-29.15:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-29.15:56:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-29.15:56:12::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:12::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:12::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2022-04-29.15:56:12::SCWBDomain::make[3]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:12::SCWBDomain::/libsrc/standalone_v7_1/src/profile'

TRACE::2022-04-29.15:56:12::SCWBDomain::make[3]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:12::SCWBDomain::libsrc/standalone_v7_1/src/profile'

TRACE::2022-04-29.15:56:12::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:12::SCWBDomain::libsrc/standalone_v7_1/src'

TRACE::2022-04-29.15:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-04-29.15:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:12::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:12::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2022-04-29.15:56:12::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:12::SCWBDomain::libsrc/uartps_v3_8/src'

TRACE::2022-04-29.15:56:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-04-29.15:56:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:12::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:12::SCWBDomain::/libsrc/xadcps_v2_3/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:13::SCWBDomain::libsrc/xadcps_v2_3/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2022-04-29.15:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:13::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:13::SCWBDomain::libsrc/xilffs_v4_2/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2022-04-29.15:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:13::SCWBDomain::/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:13::SCWBDomain::libsrc/xilrsa_v1_5/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2022-04-29.15:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-04-29.15:56:13::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-04-29.15:56:13::SCWBDomain::les -g -Wall -Wextra"

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:13::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Compiling bram"

TRACE::2022-04-29.15:56:13::SCWBDomain::make[3]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:13::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::make[3]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:13::SCWBDomain::libsrc/bram_v4_3/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:13::SCWBDomain::libsrc/bram_v4_3/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-04-29.15:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-29.15:56:13::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-29.15:56:13::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:13::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:13::SCWBDomain::libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-04-29.15:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-29.15:56:13::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-29.15:56:13::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:13::SCWBDomain::/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2022-04-29.15:56:13::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:13::SCWBDomain::libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-29.15:56:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-04-29.15:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-29.15:56:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-29.15:56:13::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:14::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:14::SCWBDomain::/libsrc/ddrps_v1_0/src'

TRACE::2022-04-29.15:56:14::SCWBDomain::"Compiling ddrps"

TRACE::2022-04-29.15:56:14::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:14::SCWBDomain::libsrc/ddrps_v1_0/src'

TRACE::2022-04-29.15:56:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-04-29.15:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:14::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:14::SCWBDomain::/libsrc/devcfg_v3_5/src'

TRACE::2022-04-29.15:56:14::SCWBDomain::"Compiling devcfg"

TRACE::2022-04-29.15:56:15::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:15::SCWBDomain::libsrc/devcfg_v3_5/src'

TRACE::2022-04-29.15:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-04-29.15:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-29.15:56:15::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-29.15:56:15::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:15::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:15::SCWBDomain::/libsrc/dmaps_v2_5/src'

TRACE::2022-04-29.15:56:15::SCWBDomain::"Compiling dmaps"

TRACE::2022-04-29.15:56:16::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:16::SCWBDomain::libsrc/dmaps_v2_5/src'

TRACE::2022-04-29.15:56:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2022-04-29.15:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-04-29.15:56:16::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-04-29.15:56:16::SCWBDomain::les -g -Wall -Wextra"

TRACE::2022-04-29.15:56:16::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:16::SCWBDomain::/libsrc/gpio_v4_5/src'

TRACE::2022-04-29.15:56:16::SCWBDomain::"Compiling gpio"

TRACE::2022-04-29.15:56:17::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:17::SCWBDomain::libsrc/gpio_v4_5/src'

TRACE::2022-04-29.15:56:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-04-29.15:56:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:17::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:17::SCWBDomain::/libsrc/qspips_v3_6/src'

TRACE::2022-04-29.15:56:17::SCWBDomain::"Compiling qspips"

TRACE::2022-04-29.15:56:18::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:18::SCWBDomain::libsrc/qspips_v3_6/src'

TRACE::2022-04-29.15:56:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-04-29.15:56:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:18::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:18::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2022-04-29.15:56:18::SCWBDomain::"Compiling scugic"

TRACE::2022-04-29.15:56:19::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:19::SCWBDomain::libsrc/scugic_v4_1/src'

TRACE::2022-04-29.15:56:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-04-29.15:56:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-29.15:56:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-29.15:56:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:19::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:19::SCWBDomain::/libsrc/scutimer_v2_1/src'

TRACE::2022-04-29.15:56:19::SCWBDomain::"Compiling scutimer"

TRACE::2022-04-29.15:56:20::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:20::SCWBDomain::libsrc/scutimer_v2_1/src'

TRACE::2022-04-29.15:56:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-04-29.15:56:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:20::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:20::SCWBDomain::/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-29.15:56:20::SCWBDomain::"Compiling scuwdt"

TRACE::2022-04-29.15:56:21::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:21::SCWBDomain::libsrc/scuwdt_v2_1/src'

TRACE::2022-04-29.15:56:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-04-29.15:56:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-04-29.15:56:21::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-04-29.15:56:21::SCWBDomain::les -g -Wall -Wextra"

TRACE::2022-04-29.15:56:21::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:21::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2022-04-29.15:56:21::SCWBDomain::"Compiling sdps"

TRACE::2022-04-29.15:56:22::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:22::SCWBDomain::libsrc/sdps_v3_8/src'

TRACE::2022-04-29.15:56:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-04-29.15:56:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-29.15:56:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-29.15:56:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:22::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:22::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2022-04-29.15:56:22::SCWBDomain::"Compiling standalone"

TRACE::2022-04-29.15:56:25::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:25::SCWBDomain::libsrc/standalone_v7_1/src'

TRACE::2022-04-29.15:56:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-04-29.15:56:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:25::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:25::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2022-04-29.15:56:25::SCWBDomain::"Compiling uartps"

TRACE::2022-04-29.15:56:26::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:26::SCWBDomain::libsrc/uartps_v3_8/src'

TRACE::2022-04-29.15:56:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-04-29.15:56:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:26::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:26::SCWBDomain::/libsrc/xadcps_v2_3/src'

TRACE::2022-04-29.15:56:26::SCWBDomain::"Compiling xadcps"

TRACE::2022-04-29.15:56:28::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:28::SCWBDomain::libsrc/xadcps_v2_3/src'

TRACE::2022-04-29.15:56:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2022-04-29.15:56:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:28::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:28::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2022-04-29.15:56:28::SCWBDomain::"Compiling XilFFs Library"

TRACE::2022-04-29.15:56:29::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:29::SCWBDomain::libsrc/xilffs_v4_2/src'

TRACE::2022-04-29.15:56:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2022-04-29.15:56:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:29::SCWBDomain::make[2]: Entering directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2022-04-29.15:56:29::SCWBDomain::/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-29.15:56:29::SCWBDomain::make[2]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:29::SCWBDomain::libsrc/xilrsa_v1_5/src'

TRACE::2022-04-29.15:56:29::SCWBDomain::'Finished building libraries'

TRACE::2022-04-29.15:56:29::SCWBDomain::make[1]: Leaving directory 'E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-29.15:56:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-29.15:56:29::SCWBDomain::include -I.

TRACE::2022-04-29.15:56:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-29.15:56:29::SCWBDomain::9_0/include -I.

TRACE::2022-04-29.15:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-29.15:56:30::SCWBDomain::0/include -I.

TRACE::2022-04-29.15:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2022-04-29.15:56:30::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2022-04-29.15:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-29.15:56:30::SCWBDomain::0/include -I.

TRACE::2022-04-29.15:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2022-04-29.15:56:30::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2022-04-29.15:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-29.15:56:30::SCWBDomain::9_0/include -I.

TRACE::2022-04-29.15:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-29.15:56:30::SCWBDomain::0/include -I.

TRACE::2022-04-29.15:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-29.15:56:30::SCWBDomain::9_0/include -I.

TRACE::2022-04-29.15:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2022-04-29.15:56:30::SCWBDomain::_cortexa9_0/include -I.

TRACE::2022-04-29.15:56:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-29.15:56:31::SCWBDomain::9_0/include -I.

TRACE::2022-04-29.15:56:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2022-04-29.15:56:31::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-29.15:56:31::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2022-04-29.15:56:31::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-29.15:56:31::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2022-04-29.15:56:31::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections 
TRACE::2022-04-29.15:56:31::SCWBDomain::-Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-04-29.15:56:31::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-29.15:56:31::SCWSystem::Not a boot domain 
LOG::2022-04-29.15:56:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-29.15:56:31::SCWDomain::Generating domain artifcats
TRACE::2022-04-29.15:56:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-29.15:56:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/sw/pl_top/qemu/
TRACE::2022-04-29.15:56:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/sw/pl_top/standalone_domain/qemu/
TRACE::2022-04-29.15:56:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-29.15:56:31::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:31::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:31::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:31::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:31::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:31::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:31::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:31::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:31::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:31::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:31::SCWMssOS::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-29.15:56:31::SCWMssOS::Mss edits present, copying mssfile into export location E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-29.15:56:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-29.15:56:31::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-29.15:56:31::SCWMssOS::doing bsp build ... 
TRACE::2022-04-29.15:56:31::SCWMssOS::System Command Ran  E: & cd  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-04-29.15:56:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2022-04-29.15:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-29.15:56:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-29.15:56:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-04-29.15:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-04-29.15:56:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-04-29.15:56:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-04-29.15:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-29.15:56:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-29.15:56:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-04-29.15:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-29.15:56:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-29.15:56:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-04-29.15:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-04-29.15:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-29.15:56:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-29.15:56:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2022-04-29.15:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-29.15:56:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-29.15:56:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-04-29.15:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-04-29.15:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-04-29.15:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-29.15:56:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-29.15:56:32::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-04-29.15:56:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-04-29.15:56:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-29.15:56:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-29.15:56:33::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-04-29.15:56:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-29.15:56:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-29.15:56:33::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-04-29.15:56:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-04-29.15:56:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-29.15:56:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-29.15:56:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2022-04-29.15:56:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-04-29.15:56:34::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-04-29.15:56:34::SCWMssOS::les -g -Wall -Wextra"

TRACE::2022-04-29.15:56:34::SCWMssOS::"Compiling bram"

TRACE::2022-04-29.15:56:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-04-29.15:56:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-29.15:56:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-29.15:56:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:34::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2022-04-29.15:56:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-04-29.15:56:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-29.15:56:34::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-29.15:56:34::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:34::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2022-04-29.15:56:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-04-29.15:56:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-29.15:56:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-29.15:56:34::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:35::SCWMssOS::"Compiling ddrps"

TRACE::2022-04-29.15:56:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-04-29.15:56:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:35::SCWMssOS::"Compiling devcfg"

TRACE::2022-04-29.15:56:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-04-29.15:56:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-29.15:56:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-29.15:56:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:36::SCWMssOS::"Compiling dmaps"

TRACE::2022-04-29.15:56:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2022-04-29.15:56:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-04-29.15:56:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-04-29.15:56:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2022-04-29.15:56:37::SCWMssOS::"Compiling gpio"

TRACE::2022-04-29.15:56:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-04-29.15:56:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:38::SCWMssOS::"Compiling qspips"

TRACE::2022-04-29.15:56:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-04-29.15:56:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:39::SCWMssOS::"Compiling scugic"

TRACE::2022-04-29.15:56:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-04-29.15:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-29.15:56:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-29.15:56:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:40::SCWMssOS::"Compiling scutimer"

TRACE::2022-04-29.15:56:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-04-29.15:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:41::SCWMssOS::"Compiling scuwdt"

TRACE::2022-04-29.15:56:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-04-29.15:56:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-04-29.15:56:42::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-04-29.15:56:42::SCWMssOS::les -g -Wall -Wextra"

TRACE::2022-04-29.15:56:42::SCWMssOS::"Compiling sdps"

TRACE::2022-04-29.15:56:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-04-29.15:56:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-29.15:56:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-29.15:56:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-29.15:56:43::SCWMssOS::"Compiling standalone"

TRACE::2022-04-29.15:56:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-04-29.15:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:46::SCWMssOS::"Compiling uartps"

TRACE::2022-04-29.15:56:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-04-29.15:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-29.15:56:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-29.15:56:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-29.15:56:48::SCWMssOS::"Compiling xadcps"

TRACE::2022-04-29.15:56:49::SCWMssOS::'Finished building libraries'

TRACE::2022-04-29.15:56:49::SCWMssOS::Copying to export directory.
TRACE::2022-04-29.15:56:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-29.15:56:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-29.15:56:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-29.15:56:49::SCWSystem::Completed Processing the sysconfig pl_top
LOG::2022-04-29.15:56:49::SCWPlatform::Completed generating the artifacts for system configuration pl_top
TRACE::2022-04-29.15:56:49::SCWPlatform::Started preparing the platform 
TRACE::2022-04-29.15:56:49::SCWSystem::Writing the bif file for system config pl_top
TRACE::2022-04-29.15:56:49::SCWSystem::dir created 
TRACE::2022-04-29.15:56:49::SCWSystem::Writing the bif 
TRACE::2022-04-29.15:56:49::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-29.15:56:49::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-29.15:56:49::SCWPlatform::Completed generating the platform
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:49::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8612ca75af702af2d9aef4e0babe444a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-29.15:56:49::SCWPlatform::updated the xpfm file.
TRACE::2022-04-29.15:56:50::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:50::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:50::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:50::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:56:50::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:56:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:56:50::SCWPlatform::Trying to set the existing hwdb with name pl_top_0
TRACE::2022-04-29.15:56:50::SCWPlatform::Opened existing hwdb pl_top_0
TRACE::2022-04-29.15:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:56:50::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:56:50::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:56:50::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:21::SCWPlatform::Clearing the existing platform
TRACE::2022-04-29.15:57:21::SCWSystem::Clearing the existing sysconfig
TRACE::2022-04-29.15:57:21::SCWBDomain::clearing the fsbl build
TRACE::2022-04-29.15:57:21::SCWMssOS::Removing the swdes entry for  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:21::SCWMssOS::Removing the swdes entry for  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:21::SCWSystem::Clearing the domains completed.
TRACE::2022-04-29.15:57:21::SCWPlatform::Clearing the opened hw db.
TRACE::2022-04-29.15:57:21::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:21::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:21::SCWPlatform:: Platform location is E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:21::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:21::SCWPlatform::Removing the HwDB with name E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:21::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:21::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:21::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:21::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:21::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened new HwDB with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWReader::Active system found as  pl_top
TRACE::2022-04-29.15:57:22::SCWReader::Handling sysconfig pl_top
TRACE::2022-04-29.15:57:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-29.15:57:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-29.15:57:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-29.15:57:22::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-29.15:57:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:57:22::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:22::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:22::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-04-29.15:57:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-29.15:57:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:22::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWReader::No isolation master present  
TRACE::2022-04-29.15:57:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-29.15:57:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-29.15:57:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:22::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-29.15:57:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:57:22::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-29.15:57:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:22::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWReader::No isolation master present  
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:22::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:22::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:22::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:22::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:22::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:22::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::In reload Mss file.
TRACE::2022-04-29.15:57:23::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:23::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:23::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:23::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:23::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-29.15:57:23::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-04-29.15:57:23::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-04-29.15:57:23::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-29.15:57:23::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-29.15:57:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:57:23::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:23::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:23::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:23::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:23::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:23::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::Removing the swdes entry for  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::In reload Mss file.
TRACE::2022-04-29.15:57:23::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:23::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:23::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:23::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:23::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:23::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-29.15:57:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:57:23::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:23::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:23::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:23::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:23::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:23::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:23::SCWMssOS::Removing the swdes entry for  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:26::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:26::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:26::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:26::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:26::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:26::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:26::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:26::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:26::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:26::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:26::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:26::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:26::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-29.15:57:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:57:26::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:44::SCWMssOS::In reload Mss file.
TRACE::2022-04-29.15:57:44::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:44::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:44::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:44::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:44::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:44::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:44::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:44::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:44::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-29.15:57:44::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-04-29.15:57:44::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-04-29.15:57:44::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-29.15:57:44::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:44::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:44::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:44::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-29.15:57:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:57:44::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:44::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:44::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:44::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:44::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:44::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:44::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:44::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:44::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:44::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:44::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:44::SCWMssOS::Removing the swdes entry for  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2022-04-29.15:57:49::SCWPlatform::Started generating the artifacts platform pl_top
TRACE::2022-04-29.15:57:49::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-29.15:57:49::SCWPlatform::Started generating the artifacts for system configuration pl_top
LOG::2022-04-29.15:57:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-29.15:57:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-29.15:57:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-29.15:57:49::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-04-29.15:57:49::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-29.15:57:49::SCWSystem::Not a boot domain 
LOG::2022-04-29.15:57:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-29.15:57:49::SCWDomain::Generating domain artifcats
TRACE::2022-04-29.15:57:49::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-29.15:57:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/sw/pl_top/qemu/
TRACE::2022-04-29.15:57:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/sw/pl_top/standalone_domain/qemu/
TRACE::2022-04-29.15:57:49::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-29.15:57:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:49::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:49::SCWMssOS::No sw design opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::mss exists loading the mss file  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::Opened the sw design from mss  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::Adding the swdes entry E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-29.15:57:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-29.15:57:49::SCWMssOS::Opened the sw design.  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::Completed writing the mss file at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-29.15:57:49::SCWMssOS::Mss edits present, copying mssfile into export location E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-29.15:57:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-29.15:57:49::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-04-29.15:57:49::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-29.15:57:49::SCWMssOS::Copying to export directory.
TRACE::2022-04-29.15:57:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-29.15:57:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-29.15:57:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-29.15:57:49::SCWSystem::Completed Processing the sysconfig pl_top
LOG::2022-04-29.15:57:49::SCWPlatform::Completed generating the artifacts for system configuration pl_top
TRACE::2022-04-29.15:57:49::SCWPlatform::Started preparing the platform 
TRACE::2022-04-29.15:57:49::SCWSystem::Writing the bif file for system config pl_top
TRACE::2022-04-29.15:57:49::SCWSystem::dir created 
TRACE::2022-04-29.15:57:49::SCWSystem::Writing the bif 
TRACE::2022-04-29.15:57:49::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-29.15:57:49::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-29.15:57:49::SCWPlatform::Completed generating the platform
TRACE::2022-04-29.15:57:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:49::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:49::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWWriter::formatted JSON is {
	"platformName":	"pl_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pl_top",
	"platHandOff":	"E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/pl_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pl_top",
	"systems":	[{
			"systemName":	"pl_top",
			"systemDesc":	"pl_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pl_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"62d5565d40d4b1b68b749f2c198503bc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8612ca75af702af2d9aef4e0babe444a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-29.15:57:49::SCWPlatform::updated the xpfm file.
TRACE::2022-04-29.15:57:49::SCWPlatform::Trying to open the hw design at E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA given E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA absoulate path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform::DSA directory E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw
TRACE::2022-04-29.15:57:49::SCWPlatform:: Platform Path E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/hw/pl_top.xsa
TRACE::2022-04-29.15:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-04-29.15:57:49::SCWPlatform::Trying to set the existing hwdb with name pl_top_2
TRACE::2022-04-29.15:57:49::SCWPlatform::Opened existing hwdb pl_top_2
TRACE::2022-04-29.15:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-29.15:57:49::SCWMssOS::Checking the sw design at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-29.15:57:49::SCWMssOS::DEBUG:  swdes dump  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-29.15:57:49::SCWMssOS::Sw design exists and opened at  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
