Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jan 30 16:21:23 2025
| Host         : melian.ifi.uio.no running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.520ns  (logic 5.338ns (50.747%)  route 5.181ns (49.253%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           1.484     2.954    SW_IBUF[1]
    SLICE_X113Y91        LUT2 (Prop_lut2_I0_O)        0.152     3.106 r  LD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.697     6.803    LD_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.717    10.520 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.520    LD[3]
    H17                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.096ns  (logic 5.335ns (52.843%)  route 4.761ns (47.157%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           1.479     2.949    SW_IBUF[1]
    SLICE_X113Y91        LUT2 (Prop_lut2_I0_O)        0.150     3.099 r  LD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.282     6.380    LD_OBUF[0]
    T21                  OBUF (Prop_obuf_I_O)         3.716    10.096 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.096    LD[0]
    T21                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 5.125ns (52.395%)  route 4.656ns (47.605%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           1.479     2.949    SW_IBUF[1]
    SLICE_X113Y91        LUT2 (Prop_lut2_I0_O)        0.124     3.073 r  LD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.177     6.249    LD_OBUF[1]
    U22                  OBUF (Prop_obuf_I_O)         3.531     9.781 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.781    LD[1]
    U22                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 5.123ns (52.589%)  route 4.619ns (47.411%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           1.484     2.954    SW_IBUF[1]
    SLICE_X113Y91        LUT2 (Prop_lut2_I1_O)        0.124     3.078 r  LD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.135     6.212    LD_OBUF[2]
    U21                  OBUF (Prop_obuf_I_O)         3.530     9.742 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.742    LD[2]
    U21                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.967ns  (logic 1.500ns (50.550%)  route 1.467ns (49.450%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.495     0.719    SW_IBUF[0]
    SLICE_X113Y91        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  LD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.973     1.736    LD_OBUF[2]
    U21                  OBUF (Prop_obuf_I_O)         1.231     2.967 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.967    LD[2]
    U21                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.501ns (50.363%)  route 1.479ns (49.637%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.494     0.718    SW_IBUF[0]
    SLICE_X113Y91        LUT2 (Prop_lut2_I1_O)        0.045     0.763 r  LD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.986     1.748    LD_OBUF[1]
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.980 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.980    LD[1]
    U22                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.079ns  (logic 1.549ns (50.301%)  route 1.530ns (49.699%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.494     0.718    SW_IBUF[0]
    SLICE_X113Y91        LUT2 (Prop_lut2_I1_O)        0.048     0.766 r  LD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.037     1.802    LD_OBUF[0]
    T21                  OBUF (Prop_obuf_I_O)         1.277     3.079 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.079    LD[0]
    T21                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.256ns  (logic 1.550ns (47.613%)  route 1.706ns (52.387%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.495     0.719    SW_IBUF[0]
    SLICE_X113Y91        LUT2 (Prop_lut2_I1_O)        0.049     0.768 r  LD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.211     1.979    LD_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.277     3.256 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.256    LD[3]
    H17                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------





