{
    "NameTable": {
        "comp_2b": [
            "comp_2b",
            "fA2Uu",
            "module"
        ],
        "counter_0000": [
            "counter_0000",
            "DjtTS",
            "module"
        ],
        "ctr_out_bank_32_half": [
            "ctr_out_bank_32_half",
            "rVj8u",
            "module"
        ],
        "counter_0001": [
            "counter_0001",
            "ZeHqI",
            "module"
        ],
        "counter_0002": [
            "counter_0002",
            "gfKFe",
            "module"
        ],
        "comp_8b": [
            "comp_8b",
            "rpIIn",
            "module"
        ],
        "comp_10b": [
            "comp_10b",
            "ImfRL",
            "module"
        ],
        "det_stoch_mul": [
            "det_stoch_mul",
            "vKGVm",
            "module"
        ],
        "prg_4b": [
            "prg_4b",
            "LqjQm",
            "module"
        ],
        "shift_reg_32b": [
            "shift_reg_32b",
            "IBJVr",
            "module"
        ],
        "shift_reg_32b_half": [
            "shift_reg_32b_half",
            "SU8LJ",
            "module"
        ],
        "shift_reg_16b_noshift": [
            "shift_reg_16b_noshift",
            "cwdnH",
            "module"
        ],
        "pipe_mul_32b": [
            "pipe_mul_32b",
            "DLCLm",
            "module"
        ],
        "pipe_mul_4b": [
            "pipe_mul_4b",
            "T2cGB",
            "module"
        ],
        "pipe_mul_16b": [
            "pipe_mul_16b",
            "H4SVv",
            "module"
        ],
        "ctr_out_bank_32": [
            "ctr_out_bank_32",
            "FpAYW",
            "module"
        ],
        "pipe_mul_2b": [
            "pipe_mul_2b",
            "QRPpj",
            "module"
        ],
        "pipe_mul_5b_q_top": [
            "pipe_mul_5b_q_top",
            "dkPZz",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "Misc": {
        "cwd": "/misc/scratch/ajgrosze/lpr/project/rtl/pipe_mul_5bit_q",
        "daidir_abs": "/misc/scratch/ajgrosze/lpr/project/rtl/pipe_mul_5bit_q/pipe_mul.daidir",
        "daidir": "/misc/scratch/ajgrosze/lpr/project/rtl/pipe_mul_5bit_q/pipe_mul.daidir",
        "csrc": "csrc",
        "archive_dir": "archive.0",
        "csrc_abs": "/misc/scratch/ajgrosze/lpr/project/rtl/pipe_mul_5bit_q/csrc",
        "default_output_dir": "csrc"
    },
    "stat": {
        "mop/quad": 3.6201459854014599,
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.10198400000000001,
            "ru_maxrss_kb": 53940,
            "ru_stime_sec": 0.030995000000000002,
            "ru_minflt": 11913,
            "ru_nivcsw": 22,
            "ru_nvcsw": 156
        },
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.19097,
            "ru_maxrss_kb": 61332,
            "ru_stime_sec": 0.059990000000000002,
            "ru_minflt": 14202,
            "ru_nivcsw": 88,
            "ru_nvcsw": 260
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "nMops": 12399,
        "mopSpeed": 139336.52484660508,
        "nQuads": 3425,
        "Frontend(%)": 53.403152327590725,
        "totalObjSize": 275545,
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "quadSpeed": 38489.200548400877,
        "outputSizePerQuad": 80.0,
        "CodeGen(%)": 46.596847672409282
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 57500
    },
    "CompileProcesses": [
        "cgproc.4844.json"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "counter_0000",
        "counter_0001",
        "counter_0002",
        "comp_2b",
        "comp_8b",
        "comp_10b",
        "prg_4b",
        "det_stoch_mul",
        "shift_reg_32b",
        "shift_reg_32b_half",
        "shift_reg_16b_noshift",
        "pipe_mul_32b",
        "pipe_mul_16b",
        "pipe_mul_4b",
        "pipe_mul_2b",
        "ctr_out_bank_32",
        "ctr_out_bank_32_half",
        "pipe_mul_5b_q_top"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}