{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418058787545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418058787545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 09:13:06 2014 " "Processing started: Mon Dec 08 09:13:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418058787545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418058787545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta iot_shield_demo -c iot_shield_demo " "Command: quartus_sta iot_shield_demo -c iot_shield_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418058787545 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418058787717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418058788154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418058788216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418058788216 ""}
{ "Info" "ISTA_SDC_FOUND" "src/xillydemo.sdc " "Reading SDC File: 'src/xillydemo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1418058789183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "xillydemo.sdc 28 clk_125 port " "Ignored filter at xillydemo.sdc(28): clk_125 could not be matched with a port" {  } { { "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" "" { Text "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1418058789230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock xillydemo.sdc 28 Argument <targets> is an empty collection " "Ignored create_clock at xillydemo.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_125\" -period 8.000ns \[get_ports \{clk_125\}\] " "create_clock -name \"clk_125\" -period 8.000ns \[get_ports \{clk_125\}\]" {  } { { "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" "" { Text "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789230 ""}  } { { "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" "" { Text "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1418058789230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "xillydemo.sdc 29 clk_50 port " "Ignored filter at xillydemo.sdc(29): clk_50 could not be matched with a port" {  } { { "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" "" { Text "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1418058789230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock xillydemo.sdc 29 Argument <targets> is an empty collection " "Ignored create_clock at xillydemo.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{clk_50\}\] " "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{clk_50\}\]" {  } { { "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" "" { Text "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789230 ""}  } { { "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" "" { Text "C:/Git/iot_shield/RTL/iot_shield_demo/src/xillydemo.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1418058789230 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name fpga_clk\[0\] fpga_clk\[0\] " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name fpga_clk\[0\] fpga_clk\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 4 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 4 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1418058789246 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout " "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1418058789729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418058789761 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418058789776 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1418058789807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.981 " "Worst-case setup slack is 0.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.981               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.449               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.678               0.000 n/a  " "   12.678               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.989               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.989               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058790088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.248               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.399               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.405               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.498               0.000 n/a  " "    2.498               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058790151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.326 " "Worst-case recovery slack is 13.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.326               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   13.326               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058790166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.036 " "Worst-case removal slack is 1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.036               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058790166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.000               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.645               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.645               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.826               0.000 pcie_refclk  " "    4.826               0.000 pcie_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.838               0.000 fpga_clk\[0\]  " "    4.838               0.000 fpga_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.592               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    7.592               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.977               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    7.977               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058790182 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1418058790775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1418058790837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1418058792818 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout " "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793458 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1418058793458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.138 " "Worst-case setup slack is 1.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.138               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.138               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.679               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.083               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   13.083               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.522               0.000 n/a  " "   13.522               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058793614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.254               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.351               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.362               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.345               0.000 n/a  " "    2.345               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058793676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.537 " "Worst-case recovery slack is 13.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.537               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   13.537               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058793692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.942 " "Worst-case removal slack is 0.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.942               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058793708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.000               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.648               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.648               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.824               0.000 pcie_refclk  " "    4.824               0.000 pcie_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.852               0.000 fpga_clk\[0\]  " "    4.852               0.000 fpga_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.549               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    7.549               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.971               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    7.971               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058793723 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1418058794269 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout " "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058794924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058794924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058794924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1418058794924 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1418058794924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418058794924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.495 " "Worst-case setup slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.495               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.651               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.651               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.666               0.000 n/a  " "   15.666               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.590               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.590               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058795002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.086               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.180               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 n/a  " "    1.130               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058795080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.545 " "Worst-case recovery slack is 14.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.545               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   14.545               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058795096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.491               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058795127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.000               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.743               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.743               0.000 free_to_pcie_clks\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.508               0.000 fpga_clk\[0\]  " "    4.508               0.000 fpga_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 pcie_refclk  " "    4.570               0.000 pcie_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.681               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    7.681               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.994               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    7.994               0.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418058795143 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418058796547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418058796562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418058796921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 09:13:16 2014 " "Processing ended: Mon Dec 08 09:13:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418058796921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418058796921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418058796921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418058796921 ""}
