#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Sep  1 19:34:07 2019
# Process ID: 6604
# Current directory: Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1
# Command line: vivado.exe -log zynq_soc_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_wrapper.tcl
# Log file: Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/zynq_soc_wrapper.vds
# Journal file: Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source zynq_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/ZEDBOARD/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 334.645 ; gain = 60.313
Command: synth_design -top zynq_soc_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.055 ; gain = 76.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_soc_wrapper' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:59]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'd5m_iic_scl_iobuf' of component 'IOBUF' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:133]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'd5m_iic_sda_iobuf' of component 'IOBUF' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:140]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'hdmi_iic_scl_iobuf' of component 'IOBUF' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:147]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'hdmi_iic_sda_iobuf' of component 'IOBUF' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:154]
INFO: [Synth 8-3491] module 'zynq_soc' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7791' bound to instance 'zynq_soc_i' of component 'zynq_soc' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:161]
INFO: [Synth 8-638] synthesizing module 'zynq_soc' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7848]
INFO: [Synth 8-3491] module 'zynq_soc_CLK_GEN_148MHZ_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_CLK_GEN_148MHZ_0_stub.vhdl:5' bound to instance 'CLK_GEN_148MHZ' of component 'zynq_soc_CLK_GEN_148MHZ_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:8082]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_CLK_GEN_148MHZ_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_CLK_GEN_148MHZ_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'D5M_OUTPUT_imp_KZVKLU' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:46]
INFO: [Synth 8-3491] module 'zynq_soc_D5M_IIC_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_D5M_IIC_0_stub.vhdl:5' bound to instance 'D5M_IIC' of component 'zynq_soc_D5M_IIC_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:139]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_D5M_IIC_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_D5M_IIC_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'zynq_soc_VCC_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VCC_0_stub.vhdl:5' bound to instance 'VCC' of component 'zynq_soc_VCC_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:169]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VCC_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VCC_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'D5M_OUTPUT_imp_KZVKLU' (2#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:46]
INFO: [Synth 8-3491] module 'zynq_soc_DIP_SWITCHES_8BITS_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_DIP_SWITCHES_8BITS_0_stub.vhdl:5' bound to instance 'DIP_SWITCHES_8BITS' of component 'zynq_soc_DIP_SWITCHES_8BITS_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:8118]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_DIP_SWITCHES_8BITS_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_DIP_SWITCHES_8BITS_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'HDMI_OUTPUT_imp_13QHMTJ' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:439]
INFO: [Synth 8-3491] module 'zynq_soc_GND_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_GND_0_stub.vhdl:5' bound to instance 'GND' of component 'zynq_soc_GND_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:568]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_GND_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_GND_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'zynq_soc_HDMI_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_HDMI_0_stub.vhdl:5' bound to instance 'HDMI' of component 'zynq_soc_HDMI_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:572]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_HDMI_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_HDMI_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zynq_soc_HDMI_IIC_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_HDMI_IIC_0_stub.vhdl:5' bound to instance 'HDMI_IIC' of component 'zynq_soc_HDMI_IIC_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:587]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_HDMI_IIC_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_HDMI_IIC_0_stub.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'HDMI_OUTPUT_imp_13QHMTJ' (3#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:439]
INFO: [Synth 8-3491] module 'zynq_soc_LEDS_8BITS_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_LEDS_8BITS_0_stub.vhdl:5' bound to instance 'LEDS_8BITS' of component 'zynq_soc_LEDS_8BITS_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:8180]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_LEDS_8BITS_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_LEDS_8BITS_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'PS_VIDEO_imp_PVWY4M' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7356]
INFO: [Synth 8-638] synthesizing module 'D5M_imp_H6UO12' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:214]
INFO: [Synth 8-3491] module 'zynq_soc_VFP_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VFP_0_stub.vhdl:5' bound to instance 'VFP' of component 'zynq_soc_VFP_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:340]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VFP_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VFP_0_stub.vhdl:61]
INFO: [Synth 8-256] done synthesizing module 'D5M_imp_H6UO12' (4#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:214]
INFO: [Synth 8-638] synthesizing module 'PS_imp_1YJSW6I' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:6671]
INFO: [Synth 8-638] synthesizing module 'TO_PS_imp_1M0D9Z7' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:5529]
INFO: [Synth 8-3491] module 'zynq_soc_PS7_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_PS7_0_stub.vhdl:5' bound to instance 'PS7' of component 'zynq_soc_PS7_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:6101]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_PS7_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_PS7_0_stub.vhdl:120]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_PS7_axi_periph_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3499]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_3A6666' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1774]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_3A6666' (5#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1774]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1RENW4F' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1876]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1RENW4F' (6#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1876]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_3VVN0D' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1985]
INFO: [Synth 8-3491] module 'zynq_soc_auto_cc_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'zynq_soc_auto_cc_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2115]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_3VVN0D' (7#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1985]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1QIO7VG' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2210]
INFO: [Synth 8-3491] module 'zynq_soc_auto_cc_1' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_auto_cc_1_stub.vhdl:5' bound to instance 'auto_cc' of component 'zynq_soc_auto_cc_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2340]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_auto_cc_1_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1QIO7VG' (8#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2210]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_4ULRS' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2437]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_4ULRS' (9#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2437]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1UD4Y8P' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2544]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1UD4Y8P' (10#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2544]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1KI5VF' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2645]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1KI5VF' (11#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2645]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1T74Y56' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2746]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1T74Y56' (12#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2746]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1VEF3SS' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2870]
INFO: [Synth 8-3491] module 'zynq_soc_auto_pc_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'zynq_soc_auto_pc_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3053]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_pc_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1VEF3SS' (13#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2870]
INFO: [Synth 8-3491] module 'zynq_soc_xbar_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zynq_soc_xbar_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:4506]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_xbar_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_PS7_axi_periph_0' (14#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3499]
INFO: [Synth 8-3491] module 'zynq_soc_Sine_0_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_Sine_0_0_stub.vhdl:5' bound to instance 'Sine_0' of component 'zynq_soc_Sine_0_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:6416]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_Sine_0_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_Sine_0_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_axi_mem_intercon_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1D0AVJ7' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1403]
INFO: [Synth 8-3491] module 'zynq_soc_auto_pc_1' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'zynq_soc_auto_pc_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1646]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_pc_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_auto_pc_1_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1D0AVJ7' (15#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1403]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_KFERMP' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3155]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_KFERMP' (16#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3155]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1AA56YO' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3242]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1AA56YO' (17#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3242]
INFO: [Synth 8-3491] module 'zynq_soc_xbar_1' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'zynq_soc_xbar_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:5232]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_xbar_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_axi_mem_intercon_0' (18#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'TO_PS_imp_1M0D9Z7' (19#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:5529]
INFO: [Synth 8-638] synthesizing module 'V_DMA_imp_QVYQ8K' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1048]
INFO: [Synth 8-3491] module 'zynq_soc_VDMA1_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VDMA1_0_stub.vhdl:5' bound to instance 'VDMA1' of component 'zynq_soc_VDMA1_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1242]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VDMA1_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VDMA1_0_stub.vhdl:78]
INFO: [Synth 8-256] done synthesizing module 'V_DMA_imp_QVYQ8K' (20#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1048]
INFO: [Synth 8-256] done synthesizing module 'PS_imp_1YJSW6I' (21#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:6671]
INFO: [Synth 8-256] done synthesizing module 'PS_VIDEO_imp_PVWY4M' (22#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7356]
INFO: [Synth 8-638] synthesizing module 'SYSTEM_RESETS_imp_5I36KH' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:633]
INFO: [Synth 8-3491] module 'zynq_soc_rst_PS7_150M_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_rst_PS7_150M_0_stub.vhdl:5' bound to instance 'rst_PS7_150M' of component 'zynq_soc_rst_PS7_150M_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:682]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_rst_PS7_150M_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_rst_PS7_150M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zynq_soc_rst_PS7_75M_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_rst_PS7_75M_0_stub.vhdl:5' bound to instance 'rst_PS7_75M' of component 'zynq_soc_rst_PS7_75M_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:695]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_rst_PS7_75M_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_rst_PS7_75M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'SYSTEM_RESETS_imp_5I36KH' (23#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:633]
INFO: [Synth 8-638] synthesizing module 'VIDEO_PIPELINE_imp_1COWDW3' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:747]
INFO: [Synth 8-3491] module 'zynq_soc_GND_1' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_GND_1_stub.vhdl:5' bound to instance 'GND' of component 'zynq_soc_GND_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:904]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_GND_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_GND_1_stub.vhdl:12]
INFO: [Synth 8-3491] module 'zynq_soc_TIMMING_CONTROLELR_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_TIMMING_CONTROLELR_0_stub.vhdl:5' bound to instance 'TIMMING_CONTROLELR' of component 'zynq_soc_TIMMING_CONTROLELR_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:908]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_TIMMING_CONTROLELR_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_TIMMING_CONTROLELR_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'zynq_soc_VCC_1' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VCC_1_stub.vhdl:5' bound to instance 'VCC' of component 'zynq_soc_VCC_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:943]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VCC_1' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VCC_1_stub.vhdl:12]
INFO: [Synth 8-3491] module 'zynq_soc_VIDEO_OUT_0' declared at 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VIDEO_OUT_0_stub.vhdl:5' bound to instance 'VIDEO_OUT' of component 'zynq_soc_VIDEO_OUT_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:947]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VIDEO_OUT_0' [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/realtime/zynq_soc_VIDEO_OUT_0_stub.vhdl:41]
INFO: [Synth 8-256] done synthesizing module 'VIDEO_PIPELINE_imp_1COWDW3' (24#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc' (25#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7848]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_wrapper' (26#1) [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:59]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[31]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[30]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[29]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[28]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[27]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[26]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[25]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[24]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[23]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[22]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[21]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[20]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[19]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[18]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[17]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[16]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[15]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[14]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[13]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[12]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[11]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[10]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[9]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[31]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[30]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[29]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[28]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[27]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[26]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[25]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[24]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[23]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[22]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[21]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[20]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[19]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[18]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[17]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[16]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[15]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[14]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[13]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[12]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[11]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[10]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[9]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXIS_S2MM_tkeep[2]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[31]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[30]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[29]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[28]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[27]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[26]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[25]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[24]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[23]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[22]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[21]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[20]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[19]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[18]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[17]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[16]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[15]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[14]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[13]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[12]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[11]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[10]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_araddr[9]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[31]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[30]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[29]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[28]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[27]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[26]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[25]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[24]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[23]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[22]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[21]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[20]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[19]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[18]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[17]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[16]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[15]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[14]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[13]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[12]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[11]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[10]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXI_LITE_awaddr[9]
WARNING: [Synth 8-3331] design s01_couplers_imp_1AA56YO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1AA56YO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1AA56YO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1AA56YO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_KFERMP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_KFERMP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_KFERMP has unconnected port S_ACLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 468.152 ; gain = 125.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 468.152 ; gain = 125.152
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp49/zynq_soc_CLK_GEN_148MHZ_0_in_context.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp49/zynq_soc_CLK_GEN_148MHZ_0_in_context.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp51/zynq_soc_DIP_SWITCHES_8BITS_0_in_context.xdc] for cell 'zynq_soc_i/DIP_SWITCHES_8BITS'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp51/zynq_soc_DIP_SWITCHES_8BITS_0_in_context.xdc] for cell 'zynq_soc_i/DIP_SWITCHES_8BITS'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp53/zynq_soc_LEDS_8BITS_0_in_context.xdc] for cell 'zynq_soc_i/LEDS_8BITS'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp53/zynq_soc_LEDS_8BITS_0_in_context.xdc] for cell 'zynq_soc_i/LEDS_8BITS'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp55/zynq_soc_GND_1_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/GND'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp55/zynq_soc_GND_1_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/GND'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp57/zynq_soc_TIMMING_CONTROLELR_0_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp57/zynq_soc_TIMMING_CONTROLELR_0_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp59/zynq_soc_VCC_1_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VCC'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp59/zynq_soc_VCC_1_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VCC'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp61/zynq_soc_VIDEO_OUT_0_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp61/zynq_soc_VIDEO_OUT_0_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp63/zynq_soc_rst_PS7_150M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp63/zynq_soc_rst_PS7_150M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp65/zynq_soc_rst_PS7_75M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp65/zynq_soc_rst_PS7_75M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp67/zynq_soc_VDMA1_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp67/zynq_soc_VDMA1_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp71/zynq_soc_Sine_0_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp71/zynq_soc_Sine_0_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp73/zynq_soc_xbar_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp73/zynq_soc_xbar_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp75/zynq_soc_xbar_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp75/zynq_soc_xbar_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp77/zynq_soc_VFP_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/D5M/VFP'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp77/zynq_soc_VFP_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/D5M/VFP'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp79/zynq_soc_GND_1_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/GND'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp79/zynq_soc_GND_1_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/GND'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp83/zynq_soc_HDMI_IIC_0_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp83/zynq_soc_HDMI_IIC_0_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp85/zynq_soc_D5M_IIC_0_in_context.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp85/zynq_soc_D5M_IIC_0_in_context.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp87/zynq_soc_VCC_1_in_context.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/VCC'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp87/zynq_soc_VCC_1_in_context.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/VCC'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp89/zynq_soc_auto_pc_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp89/zynq_soc_auto_pc_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp91/zynq_soc_auto_cc_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp91/zynq_soc_auto_cc_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp93/zynq_soc_auto_cc_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp93/zynq_soc_auto_cc_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp95/zynq_soc_auto_pc_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp95/zynq_soc_auto_pc_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [Z:/ZEDBOARD/constraints/d5m_camera.xdc]
Finished Parsing XDC File [Z:/ZEDBOARD/constraints/d5m_camera.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/ZEDBOARD/constraints/d5m_camera.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Z:/ZEDBOARD/constraints/target_pins.xdc]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0'. [Z:/ZEDBOARD/constraints/target_pins.xdc:55]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_o/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:56]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_2'. [Z:/ZEDBOARD/constraints/target_pins.xdc:58]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [Z:/ZEDBOARD/constraints/target_pins.xdc:58]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [Z:/ZEDBOARD/constraints/target_pins.xdc:58]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [Z:/ZEDBOARD/constraints/target_pins.xdc:58]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/uFs3Rgb_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:60]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/hueTop_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:60]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/hueTop_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:61]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/hueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:61]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/hueBot_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:62]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/hueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:62]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/satUfTop_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:63]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/satValueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:63]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/satUfBott_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsv_blur4xInst/satValueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/uFs3Rgb_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:66]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/hueTop_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:66]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/hueTop_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:67]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/hueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:67]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/hueBot_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:68]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/hueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:68]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/satUfTop_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:69]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/satValueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:69]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/satUfBott_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:70]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/satValueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:70]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hsvInst/uFs3Rgb_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:72]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/hueTop_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:72]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/hueTop_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:73]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/hueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:73]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/hueBot_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/hueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/satUfTop_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:75]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/satValueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:75]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/satUfBott_reg[*]/C'. [Z:/ZEDBOARD/constraints/target_pins.xdc:76]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/hslInst/satValueQuot_reg[*]/D'. [Z:/ZEDBOARD/constraints/target_pins.xdc:76]
Finished Parsing XDC File [Z:/ZEDBOARD/constraints/target_pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [Z:/ZEDBOARD/constraints/target_pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zynq_soc_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/ZEDBOARD/constraints/target_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1116.961 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zynq_soc_i/DIP_SWITCHES_8BITS' at clock pin 's_axi_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zynq_soc_i/LEDS_8BITS' at clock pin 's_axi_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/D5M_OUTPUT/D5M_IIC' at clock pin 's_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC' at clock pin 's_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M' at clock pin 'slowest_sync_clk' is different from the actual clock period '12.999', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp69/zynq_soc_PS7_0_in_context.xdc, line 263).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_clk. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_clk. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_de. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_de. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_hsync. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_hsync. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_spdif. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_spdif. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[0]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[10]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[10]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[11]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[11]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[12]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[12]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[13]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[13]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[14]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[14]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[15]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[15]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[1]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[2]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[3]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[4]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[4]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[5]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[5]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[6]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[6]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[7]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[7]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[8]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[8]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[9]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[9]. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_vsync. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_vsync. (constraint file  Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-6604-BLACKHOLE/dcp81/zynq_soc_HDMI_0_in_context.xdc, line 42).
Applied set_property DONT_TOUCH = true for zynq_soc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/CLK_GEN_148MHZ. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/D5M_OUTPUT/D5M_IIC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/D5M_OUTPUT/VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/DIP_SWITCHES_8BITS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/HDMI_OUTPUT/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/HDMI_OUTPUT/HDMI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/HDMI_OUTPUT/HDMI_IIC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/LEDS_8BITS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/D5M/VFP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/VIDEO_PIPELINE/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/VIDEO_PIPELINE/VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_out1' to pin 'zynq_soc_i/CLK_GEN_148MHZ/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' to 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_out2' to pin 'zynq_soc_i/CLK_GEN_148MHZ/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' to 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/FCLK_CLK0' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/FCLK_CLK1' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/FCLK_CLK2' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |zynq_soc_CLK_GEN_148MHZ_0     |         1|
|2     |zynq_soc_DIP_SWITCHES_8BITS_0 |         1|
|3     |zynq_soc_LEDS_8BITS_0         |         1|
|4     |zynq_soc_D5M_IIC_0            |         1|
|5     |zynq_soc_VCC_0                |         1|
|6     |zynq_soc_GND_0                |         1|
|7     |zynq_soc_HDMI_0               |         1|
|8     |zynq_soc_HDMI_IIC_0           |         1|
|9     |zynq_soc_VFP_0                |         1|
|10    |zynq_soc_xbar_0               |         1|
|11    |zynq_soc_auto_cc_0            |         1|
|12    |zynq_soc_auto_cc_1            |         1|
|13    |zynq_soc_auto_pc_0            |         1|
|14    |zynq_soc_xbar_1               |         1|
|15    |zynq_soc_auto_pc_1            |         1|
|16    |zynq_soc_PS7_0                |         1|
|17    |zynq_soc_Sine_0_0             |         1|
|18    |zynq_soc_VDMA1_0              |         1|
|19    |zynq_soc_rst_PS7_150M_0       |         1|
|20    |zynq_soc_rst_PS7_75M_0        |         1|
|21    |zynq_soc_GND_1                |         1|
|22    |zynq_soc_TIMMING_CONTROLELR_0 |         1|
|23    |zynq_soc_VCC_1                |         1|
|24    |zynq_soc_VIDEO_OUT_0          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |zynq_soc_CLK_GEN_148MHZ_0_bbox     |     1|
|2     |zynq_soc_D5M_IIC_0_bbox            |     1|
|3     |zynq_soc_DIP_SWITCHES_8BITS_0_bbox |     1|
|4     |zynq_soc_GND_0_bbox                |     1|
|5     |zynq_soc_GND_1_bbox                |     1|
|6     |zynq_soc_HDMI_0_bbox               |     1|
|7     |zynq_soc_HDMI_IIC_0_bbox           |     1|
|8     |zynq_soc_LEDS_8BITS_0_bbox         |     1|
|9     |zynq_soc_PS7_0_bbox                |     1|
|10    |zynq_soc_Sine_0_0_bbox             |     1|
|11    |zynq_soc_TIMMING_CONTROLELR_0_bbox |     1|
|12    |zynq_soc_VCC_0_bbox                |     1|
|13    |zynq_soc_VCC_1_bbox                |     1|
|14    |zynq_soc_VDMA1_0_bbox              |     1|
|15    |zynq_soc_VFP_0_bbox                |     1|
|16    |zynq_soc_VIDEO_OUT_0_bbox          |     1|
|17    |zynq_soc_auto_cc_0_bbox            |     1|
|18    |zynq_soc_auto_cc_1_bbox            |     1|
|19    |zynq_soc_auto_pc_0_bbox            |     1|
|20    |zynq_soc_auto_pc_1_bbox            |     1|
|21    |zynq_soc_rst_PS7_150M_0_bbox       |     1|
|22    |zynq_soc_rst_PS7_75M_0_bbox        |     1|
|23    |zynq_soc_xbar_0_bbox               |     1|
|24    |zynq_soc_xbar_1_bbox               |     1|
|25    |IBUF                               |    23|
|26    |IOBUF                              |     4|
|27    |OBUF                               |    11|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------------------------+----------------------------+------+
|      |Instance                   |Module                      |Cells |
+------+---------------------------+----------------------------+------+
|1     |top                        |                            |  2992|
|2     |  zynq_soc_i               |zynq_soc                    |  2954|
|3     |    D5M_OUTPUT             |D5M_OUTPUT_imp_KZVKLU       |    48|
|4     |    HDMI_OUTPUT            |HDMI_OUTPUT_imp_13QHMTJ     |    69|
|5     |    PS_VIDEO               |PS_VIDEO_imp_PVWY4M         |  2626|
|6     |      D5M                  |D5M_imp_H6UO12              |    88|
|7     |      PS                   |PS_imp_1YJSW6I              |  2538|
|8     |        TO_PS              |TO_PS_imp_1M0D9Z7           |  2279|
|9     |          PS7_axi_periph   |zynq_soc_PS7_axi_periph_0   |  1318|
|10    |            m02_couplers   |m02_couplers_imp_3VVN0D     |   106|
|11    |            m03_couplers   |m03_couplers_imp_1QIO7VG    |   106|
|12    |            s00_couplers   |s00_couplers_imp_1VEF3SS    |   177|
|13    |          axi_mem_intercon |zynq_soc_axi_mem_intercon_0 |   619|
|14    |            m00_couplers   |m00_couplers_imp_1D0AVJ7    |   265|
|15    |        V_DMA              |V_DMA_imp_QVYQ8K            |   259|
|16    |    SYSTEM_RESETS          |SYSTEM_RESETS_imp_5I36KH    |    10|
|17    |    VIDEO_PIPELINE         |VIDEO_PIPELINE_imp_1COWDW3  |   109|
+------+---------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1116.961 ; gain = 773.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1116.961 ; gain = 125.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1116.961 ; gain = 773.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

134 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1116.961 ; gain = 782.316
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'Z:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/zynq_soc_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1116.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep  1 19:35:22 2019...
