// Seed: 3080543186
module module_0 (
    input  wand  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output logic id_3
);
  always @(posedge -1) begin : LABEL_0
    $signed(86);
    ;
    id_3 = id_1;
  end
  tri1 id_5 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd35
) (
    input uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply0 id_3,
    output logic id_4
);
  wire _id_6;
  bit [-1 : id_6] id_7;
  initial begin : LABEL_0
    id_7 = 1;
  end
  wire id_8;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_4
  );
  always id_4 = #id_9 id_2;
endmodule
