{"sha": "cdb77369ca02673e878b1a1b7856de0f979d2fec", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Y2RiNzczNjljYTAyNjczZTg3OGIxYTFiNzg1NmRlMGY5NzlkMmZlYw==", "commit": {"author": {"name": "Richard Earnshaw", "email": "rearnsha@arm.com", "date": "2019-10-17T13:55:11Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2019-10-17T13:55:11Z"}, "message": "[arm] Add default FPU for Marvell-pj4\n\nAccording to GAS, the Marvell PJ4 CPU has a VFPv3-D16 floating point\nunit, but GCC's CPU configuration tables omits this meaning that\n-mfpu=auto will not correctly select the FPU.  This patch fixes this\nby adding the +fp option to the architecture specification for this\ndevice.\n\n\t* config/arm/arm-cpus.in (marvel-pj4): Add +fp to the architecture.\n\nFrom-SVN: r277111", "tree": {"sha": "b1eb1fbc74d20ddb36c22cdd65cb0934aaf291f0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b1eb1fbc74d20ddb36c22cdd65cb0934aaf291f0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/cdb77369ca02673e878b1a1b7856de0f979d2fec", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cdb77369ca02673e878b1a1b7856de0f979d2fec", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cdb77369ca02673e878b1a1b7856de0f979d2fec", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cdb77369ca02673e878b1a1b7856de0f979d2fec/comments", "author": null, "committer": null, "parents": [{"sha": "2d57b12e2acd52b843adbcd6d5909cb0b9f7196b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2d57b12e2acd52b843adbcd6d5909cb0b9f7196b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2d57b12e2acd52b843adbcd6d5909cb0b9f7196b"}], "stats": {"total": 6, "additions": 5, "deletions": 1}, "files": [{"sha": "97cb06447b21bc82a976605a3af2379251321ab6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cdb77369ca02673e878b1a1b7856de0f979d2fec/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cdb77369ca02673e878b1a1b7856de0f979d2fec/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=cdb77369ca02673e878b1a1b7856de0f979d2fec", "patch": "@@ -1,3 +1,7 @@\n+2019-10-17  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\t* config/arm/arm-cpus.in (marvel-pj4): Add +fp to the architecture.\n+\n 2019-10-17  Yuliang Wang  <yuliang.wang@arm.com>\n \n \t* config/aarch64/aarch64-sve2.md (aarch64_sve2_eor3<mode>)"}, {"sha": "50379a0a10a96c7fd501b401adbd679737b7a322", "filename": "gcc/config/arm/arm-cpus.in", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cdb77369ca02673e878b1a1b7856de0f979d2fec/gcc%2Fconfig%2Farm%2Farm-cpus.in", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cdb77369ca02673e878b1a1b7856de0f979d2fec/gcc%2Fconfig%2Farm%2Farm-cpus.in", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-cpus.in?ref=cdb77369ca02673e878b1a1b7856de0f979d2fec", "patch": "@@ -1150,7 +1150,7 @@ end cpu cortex-m3\n \n begin cpu marvell-pj4\n  tune flags LDSCHED\n- architecture armv7-a+mp+sec\n+ architecture armv7-a+mp+sec+fp\n  costs marvell_pj4\n end cpu marvell-pj4\n "}]}