NAME,ADDRESS,SEQ,START,END,TYPE,READWRITE,DEFAULT,IS_REGISTER,GROUP
DRP.UCODEER_CLR,0,0,1,1,attr,rw,,y,GTX2_CHANNEL
DRP.RXDFELPMRESET_TIME,00D,0,15,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXDFELPMRESET_TIME,00E,1,0,5,attr,rw,,y,GTX2_CHANNEL 
DRP.RXCDRPHRESET_TIME,00D,0,10,14,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDRFREQRESET_TIME,00D,0,5,9,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUFRESET_TIME,00D,0,0,4,attr,rw,,y,GTX2_CHANNEL
DRP.RXPCSRESET_TIME,00E,0,11,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXPMARESET_TIME,00E,0,6,10,attr,rw,,y,GTX2_CHANNEL
DRP.RXISCANRESET_TIME,00F,0,10,14,attr,rw,,y,GTX2_CHANNEL
DRP.TXPCSRESET_TIME,00F,0,5,9,attr,rw,,y,GTX2_CHANNEL
DRP.TXPMARESET_TIME,00F,0,0,4,attr,rw,,y,GTX2_CHANNEL
DRP.RX_INT_DATAWIDTH,11,0,14,14,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DATA_WIDTH,11,0,11,13,attr,rw,,y,GTX2_CHANNEL
DRP.RX_CLK25_DIV,11,0,6,10,attr,rw,,y,GTX2_CHANNEL
DRP.RX_CM_SEL,11,0,4,5,attr,rw,,y,GTX2_CHANNEL
DRP.RX_CM_TRIM,11,0,1,3,attr,rw,,y,GTX2_CHANNEL
DRP.RXPRBS_ERR_LOOPBACK,11,0,0,0,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_BURST_SEQ_LEN,12,0,12,15,attr,rw,,y,GTX2_CHANNEL
DRP.OUTREFCLK_SEL_INV,12,0,10,11,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_BURST_VAL,12,0,7,9,attr,rw,,y,GTX2_CHANNEL
DRP.RXOOB_CFG,12,0,0,6,attr,rw,,y,GTX2_CHANNEL
DRP.SAS_MIN_COM,13,0,9,14,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_MIN_BURST,13,0,3,8,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_EIDLE_VAL,13,0,0,2,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_MIN_WAKE,14,0,6,11,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_MIN_INIT,14,0,0,5,attr,rw,,y,GTX2_CHANNEL
DRP.SAS_MAX_COM,15,0,6,12,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_MAX_BURST,15,0,0,5,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_MAX_WAKE,16,0,6,11,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_MAX_INIT,16,0,0,5,attr,rw,,y,GTX2_CHANNEL
DRP.TRANS_TIME_RATE,18,0,0,7,attr,rw,,y,GTX2_CHANNEL
DRP.TX_PREDRIVER_MODE,19,0,12,12,attr,rw,,y,GTX2_CHANNEL
DRP.TX_EIDLE_DEASSERT_DELAY,19,0,9,11,attr,rw,,y,GTX2_CHANNEL
DRP.TX_EIDLE_ASSERT_DELAY,19,0,6,8,attr,rw,,y,GTX2_CHANNEL
DRP.TX_LOOPBACK_DRIVE_HIZ,19,0,5,5,attr,rw,,y,GTX2_CHANNEL
DRP.TX_DRIVE_MODE,19,0,0,4,attr,rw,,y,GTX2_CHANNEL
DRP.PD_TRANS_TIME_TO_P2,01A,0,8,15,attr,rw,,y,GTX2_CHANNEL
DRP.PD_TRANS_TIME_NONE_P2,01A,0,0,7,attr,rw,,y,GTX2_CHANNEL
DRP.PD_TRANS_TIME_FROM_P2,01B,0,1,12,attr,rw,,y,GTX2_CHANNEL
DRP.PCS_PCIE_EN,01B,0,0,0,attr,rw,,y,GTX2_CHANNEL
DRP.TXBUF_RESET_ON_RATE_CHANGE,01C,0,15,15,attr,rw,,y,GTX2_CHANNEL
DRP.TXBUF_EN,01C,0,14,14,attr,rw,,y,GTX2_CHANNEL
DRP.TXGEARBOX_EN,01C,0,5,5,attr,rw,,y,GTX2_CHANNEL
DRP.GEARBOX_MODE,01C,0,0,2,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_GAIN_CFG,01D,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_GAIN_CFG,01E,1,0,6,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_LPM_HOLD_DURING_EIDLE,01E,0,14,14,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_H2_CFG,01F,0,0,11,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_H3_CFG,20,0,0,11,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_H4_CFG,21,0,0,10,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_H5_CFG,22,0,0,10,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_KL_CFG,23,0,0,12,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_UT_CFG,24,0,15,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_UT_CFG,25,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_OS_CFG,24,0,0,12,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_VP_CFG,26,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_VP_CFG,27,1,0,0,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_XYD_CFG,28,0,0,12,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_LPM_CFG,29,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXLPM_HF_CFG,02A,0,0,13,attr,rw,,y,GTX2_CHANNEL
DRP.RXLPM_LF_CFG,02B,0,0,13,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUALIFIER,02C,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUALIFIER,02D,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUALIFIER,02E,2,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUALIFIER,02F,3,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUALIFIER,30,4,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUAL_MASK,31,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUAL_MASK,32,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUAL_MASK,33,2,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUAL_MASK,34,3,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_QUAL_MASK,35,4,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_SDATA_MASK,36,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_SDATA_MASK,37,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_SDATA_MASK,38,2,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_SDATA_MASK,39,3,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_SDATA_MASK,03A,4,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_PRESCALE,03B,0,11,15,attr,rw,,y,GTX2_CHANNEL
DRP.ES_VERT_OFFSET,03B,0,0,8,attr,rw,,y,GTX2_CHANNEL
DRP.ES_HORZ_OFFSET,03C,0,0,11,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DISPERR_SEQ_MATCH,03D,0,15,15,attr,rw,,y,GTX2_CHANNEL
DRP.DEC_PCOMMA_DETECT,03D,0,14,14,attr,rw,,y,GTX2_CHANNEL
DRP.DEC_MCOMMA_DETECT,03D,0,13,13,attr,rw,,y,GTX2_CHANNEL
DRP.DEC_VALID_COMMA_ONLY,03D,0,12,12,attr,rw,,y,GTX2_CHANNEL
DRP.ES_ERRDET_EN,03D,0,9,9,attr,rw,,y,GTX2_CHANNEL
DRP.ES_EYE_SCAN_EN,03D,0,8,8,attr,rw,,y,GTX2_CHANNEL
DRP.ES_CONTROL,03D,0,0,5,attr,rw,,y,GTX2_CHANNEL
DRP.ALIGN_COMMA_ENABLE,03E,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.ALIGN_MCOMMA_VALUE,03F,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.RXSLIDE_MODE,40,0,14,15,attr,rw,,y,GTX2_CHANNEL
DRP.ALIGN_PCOMMA_VALUE,40,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.ALIGN_COMMA_WORD,41,0,13,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_SIG_VALID_DLY,41,0,8,12,attr,rw,,y,GTX2_CHANNEL
DRP.ALIGN_PCOMMA_DET,41,0,7,7,attr,rw,,y,GTX2_CHANNEL
DRP.ALIGN_MCOMMA_DET,41,0,6,6,attr,rw,,y,GTX2_CHANNEL
DRP.SHOW_REALIGN_COMMA,41,0,5,5,attr,rw,,y,GTX2_CHANNEL
DRP.ALIGN_COMMA_DOUBLE,41,0,4,4,attr,rw,,y,GTX2_CHANNEL
DRP.RXSLIDE_AUTO_WAIT,41,0,0,3,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_CORRECT_USE,44,0,14,14,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_1_ENABLE,44,0,10,13,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_1_1,44,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_MAX_LAT,45,0,10,15,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_1_2,45,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_MIN_LAT,46,0,10,15,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_1_3,46,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_REPEAT_WAIT,47,0,10,14,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_1_4,47,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_2_USE,48,0,14,14,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_2_ENABLE,48,0,10,13,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_2_1,48,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_KEEP_IDLE,49,0,13,13,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_PRECEDENCE,49,0,12,12,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_LEN,49,0,10,11,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_2_2,49,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_2_3,4A,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.RXGEARBOX_EN,4B,0,15,15,attr,rw,,y,GTX2_CHANNEL
DRP.CLK_COR_SEQ_2_4,4B,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_1_ENABLE,4C,0,12,15,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_1_1,4C,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_LEN,4D,0,14,15,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_1_2,4D,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_KEEP_ALIGN,4E,0,15,15,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_1_3,4E,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_1_4,4F,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_2_ENABLE,50,0,12,15,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_2_USE,50,0,11,11,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_2_1,50,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.FTS_LANE_DESKEW_CFG,51,0,12,15,attr,rw,,y,GTX2_CHANNEL
DRP.FTS_LANE_DESKEW_EN,51,0,11,11,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_2_2,51,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.FTS_DESKEW_SEQ_ENABLE,52,0,12,15,attr,rw,,y,GTX2_CHANNEL
DRP.CBCC_DATA_SOURCE_SEL,52,0,11,11,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_2_3,52,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_MAX_SKEW,53,0,12,15,attr,rw,,y,GTX2_CHANNEL
DRP.CHAN_BOND_SEQ_2_4,53,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.RXDLY_TAP_CFG,54,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXDLY_CFG,55,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXPH_MONITOR_SEL,57,0,8,12,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DDI_SEL,57,0,0,5,attr,rw,,y,GTX2_CHANNEL
DRP.TX_XCLK_SEL,59,0,7,7,attr,rw,,y,GTX2_CHANNEL
DRP.RX_XCLK_SEL,59,0,6,6,attr,rw,,y,GTX2_CHANNEL
DRP.CPLL_INIT_CFG,05B,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.CPLL_INIT_CFG,05C,1,0,7,attr,rw,,y,GTX2_CHANNEL
DRP.CPLL_CFG,05C,0,8,15,attr,rw,,y,GTX2_CHANNEL
DRP.CPLL_CFG,05D,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.SATA_CPLL_CFG,05E,0,14,15,attr,rw,,y,GTX2_CHANNEL
DRP.CPLL_REFCLK_DIV,05E,0,8,12,attr,rw,,y,GTX2_CHANNEL
DRP.CPLL_FBDIV_45,05E,0,7,7,attr,rw,,y,GTX2_CHANNEL
DRP.CPLL_FBDIV,05E,0,0,6,attr,rw,,y,GTX2_CHANNEL
DRP.CPLL_LOCK_CFG,05F,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.TXPHDLY_CFG,60,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.TXPHDLY_CFG,61,1,0,7,attr,rw,,y,GTX2_CHANNEL
DRP.TXDLY_CFG,62,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.TXDLY_TAP_CFG,63,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.TXPH_CFG,64,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.TXPH_MONITOR_SEL,65,0,8,12,attr,rw,,y,GTX2_CHANNEL
DRP.RX_BIAS_CFG,66,0,0,11,attr,rw,,y,GTX2_CHANNEL
DRP.TX_CLKMUX_PD,68,0,1,1,attr,rw,,y,GTX2_CHANNEL
DRP.RX_CLKMUX_PD,68,0,0,0,attr,rw,,y,GTX2_CHANNEL
DRP.TERM_RCAL_OVRD,69,0,8,8,attr,rw,,y,GTX2_CHANNEL
DRP.TERM_RCAL_CFG,69,0,0,4,attr,rw,,y,GTX2_CHANNEL
DRP.TX_CLK25_DIV,06A,0,0,4,attr,rw,,y,GTX2_CHANNEL
DRP.TX_QPI_STATUS_EN,06B,0,15,15,attr,rw,,y,GTX2_CHANNEL
DRP.TX_INT_DATAWIDTH,06B,0,4,4,attr,rw,,y,GTX2_CHANNEL
DRP.TX_DATA_WIDTH,06B,0,0,2,attr,rw,,y,GTX2_CHANNEL
DRP.PCS_RSVD_ATTR,06F,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.PCS_RSVD_ATTR,70,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.PCS_RSVD_ATTR,71,2,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_KL_CFG2,74,0,0,3,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_KL_CFG2,74,1,11,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_KL_CFG2,7F,2,0,3,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_KL_CFG2,7F,3,10,14,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_KL_CFG2,83,4,7,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DFE_KL_CFG2,8C,5,3,7,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_FULL_1,75,0,8,14,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_FULL_0,75,0,0,6,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_FULL_3,76,0,8,14,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_FULL_2,76,0,0,6,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_LOW_0,77,0,8,14,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_FULL_4,77,0,0,6,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_LOW_2,78,0,8,14,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_LOW_1,78,0,0,6,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_LOW_4,79,0,8,14,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MARGIN_LOW_3,79,0,0,6,attr,rw,,y,GTX2_CHANNEL
DRP.TX_DEEMPH1,07A,0,8,12,attr,rw,,y,GTX2_CHANNEL
DRP.TX_DEEMPH0,07A,0,0,4,attr,rw,,y,GTX2_CHANNEL
DRP.TX_RXDETECT_REF,07C,0,8,10,attr,rw,,y,GTX2_CHANNEL
DRP.TX_MAINCURSOR_SEL,07C,0,3,3,attr,rw,,y,GTX2_CHANNEL
DRP.PMA_RSV3,07C,0,0,1,attr,rw,,y,GTX2_CHANNEL
DRP.TX_RXDETECT_CFG,07D,0,0,13,attr,rw,,y,GTX2_CHANNEL
DRP.PMA_RSV2,82,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.DMONITOR_CFG,86,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.DMONITOR_CFG,87,1,0,7,attr,rw,,y,GTX2_CHANNEL
DRP.TXOUT_DIV,88,0,4,6,attr,rw,,y,GTX2_CHANNEL
DRP.RXOUT_DIV,88,0,0,2,attr,rw,,y,GTX2_CHANNEL
DRP.PMA_RSV4,91,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.PMA_RSV4,92,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.TST_RSV,97,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.TST_RSV,98,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.PMA_RSV,99,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.PMA_RSV,09A,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RX_BUFFER_CFG,09B,0,0,5,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_THRESH_OVFLW,09C,0,8,13,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_THRESH_UNDFLW,09C,0,0,5,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_EIDLE_HI_CNT,09D,0,12,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_EIDLE_LO_CNT,09D,0,8,11,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_ADDR_MODE,09D,0,7,7,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_RESET_ON_EIDLE,09D,0,6,6,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_RESET_ON_CB_CHANGE,09D,0,5,5,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_RESET_ON_RATE_CHANGE,09D,0,4,4,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_RESET_ON_COMMAALIGN,09D,0,3,3,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_THRESH_OVRD,09D,0,2,2,attr,rw,,y,GTX2_CHANNEL
DRP.RXBUF_EN,09D,0,1,1,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DEFER_RESET_BUF_EN,09D,0,0,0,attr,rw,,y,GTX2_CHANNEL
DRP.TXDLY_LCFG,09F,0,0,8,attr,rw,,y,GTX2_CHANNEL
DRP.RXDLY_LCFG,0A0,0,0,8,attr,rw,,y,GTX2_CHANNEL
DRP.RXPH_CFG,0A1,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXPH_CFG,0A2,1,0,7,attr,rw,,y,GTX2_CHANNEL
DRP.RXPHDLY_CFG,0A3,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXPHDLY_CFG,0A4,1,0,7,attr,rw,,y,GTX2_CHANNEL
DRP.RX_DEBUG_CFG,0A5,0,0,11,attr,rw,,y,GTX2_CHANNEL
DRP.ES_PMA_CFG,0A6,0,0,9,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_PH_RESET_ON_EIDLE,0A7,0,13,13,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_FR_RESET_ON_EIDLE,0A7,0,12,12,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_HOLD_DURING_EIDLE,0A7,0,11,11,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_LOCK_CFG,0A7,0,0,5,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_CFG,0A8,0,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_CFG,0A9,1,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_CFG,0AA,2,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_CFG,0AB,3,0,15,attr,rw,,y,GTX2_CHANNEL
DRP.RXCDR_CFG,0AC,4,0,7,attr,rw,,y,GTX2_CHANNEL
DRP.ES_ERROR_COUNT,14F,0,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_SAMPLE_COUNT,150,0,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_CONTROL_STATUS,151,0,0,3,attr,r,,y,GTX2_CHANNEL
DRP.ES_RDATA,156,0,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_RDATA,155,1,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_RDATA,154,2,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_RDATA,153,3,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_RDATA,152,4,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_SDATA,15B,0,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_SDATA,15A,1,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_SDATA,159,2,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_SDATA,158,3,0,15,attr,r,,y,GTX2_CHANNEL
DRP.ES_SDATA,157,4,0,15,attr,r,,y,GTX2_CHANNEL
DRP.PMA_RSV2_BIT4,82,0,4,4,alias,rw,,y,
DRP.ES_UT_SIGN,03B,0,8,8,alias,rw,,y,
DRP.RX_DFE_CTLE_STAGE1,74,0,12,15,alias,rw,,y,
DRP.RX_DFE_CTLE_STAGE2,7F,0,11,14,alias,rw,,y,
DRP.RX_DFE_CTLE_STAGE3,83,0,12,15,alias,rw,,y,
LOGIC.MGT_COORDINATE,200,0,0,15,logic,r,,y,
LOGIC.MGT_NUMBER,201,0,0,15,logic,r,,y,
PORT.RXLPMEN,202,0,0,0,logic,r,,y,
PORT.RXRATE,202,0,1,3,logic,r,,y,

